<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tp_sac_documentation: D:/ProgettiSTEMENSEA/tp_sac/NUCLEO-G431RB-MSC_Shell/Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">tp_sac_documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e36a9dd2dd675aa083f9a1a04851a07f.html">ProgettiSTEMENSEA</a></li><li class="navelem"><a class="el" href="dir_96a4692ff04e55522ec3e985c9ef8784.html">tp_sac</a></li><li class="navelem"><a class="el" href="dir_324df0dd507297e8da558c7ae000e173.html">NUCLEO-G431RB-MSC_Shell</a></li><li class="navelem"><a class="el" href="dir_06a8a08e7c40d74bf01a28b8707f1e5a.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_6a4fd1bffdb3f44ae2e6b6ef1511efca.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_f1dce58ed1ef2c938e6302a48193a955.html">Device</a></li><li class="navelem"><a class="el" href="dir_b6c06795b61e8f3bef9ef6dcdb186fcb.html">ST</a></li><li class="navelem"><a class="el" href="dir_95946f6cf064a2bf5f59f51ac78688b4.html">STM32G4xx</a></li><li class="navelem"><a class="el" href="dir_0a4e2bfb93ee5dd756288f782ba0f3b7.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32g431xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32g431xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef __STM32G431xx_H</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define __STM32G431xx_H</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   47</a></span><span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   48</a></span><span class="preprocessor">#define __MPU_PRESENT             1U       </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   49</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   50</a></span><span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   51</a></span><span class="preprocessor">#define __FPU_PRESENT             1U       </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   65</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>{</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/******  Cortex-M4 Processor Exceptions Numbers *********************************************************************************/</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   68</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   69</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   70</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   71</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   72</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   73</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   74</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   75</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   76</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/******  STM32 specific Interrupt Numbers ***************************************************************************************/</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   78</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">   79</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">PVD_PVM_IRQn</a>                = 1,      </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9">   80</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9">RTC_TAMP_LSECSS_IRQn</a>        = 2,      </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   81</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   82</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   83</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">   84</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">   85</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">   86</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">   87</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">   88</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">   89</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">   90</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">   91</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">   92</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">   93</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">   94</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">   95</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a>                 = 18,     </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">   96</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a>                 = 19,     </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">   97</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a>                 = 20,     </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256">   98</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256">FDCAN1_IT0_IRQn</a>             = 21,     </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4">   99</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4">FDCAN1_IT1_IRQn</a>             = 22,     </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  100</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">  101</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a>         = 24,     </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">  102</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a>          = 25,     </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">  103</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a>     = 26,     </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  104</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  105</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  106</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  107</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  108</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  109</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  110</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  111</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  112</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  113</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  114</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  115</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  116</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  117</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  118</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">  119</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a>              = 42,     </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">  120</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a>               = 43,     </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">  121</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a>                = 44,     </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">  122</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a>           = 45,     </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">  123</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">  124</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a>                 = 49,     </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  125</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">  126</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">  127</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  128</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">  129</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 56,     </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">  130</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 57,     </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">  131</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 58,     </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">  132</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>          = 59,     </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">  133</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>          = 60,     </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140">  134</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140">UCPD1_IRQn</a>                  = 63,     </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">  135</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a>              = 64,     </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82d7c395cf638ee625655e93cd250ebe">  136</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82d7c395cf638ee625655e93cd250ebe">COMP4_IRQn</a>                  = 65,     </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695">  137</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695">CRS_IRQn</a>                    = 75,     </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">  138</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a>                   = 76,     </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  139</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">  140</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                    = 90,     </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">  141</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a>                = 91,     </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">  142</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 92,     </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">  143</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 93,     </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af">  144</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af">DMAMUX_OVR_IRQn</a>             = 94,     </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">  145</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">DMA2_Channel6_IRQn</a>          = 97,     </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4">  146</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4">CORDIC_IRQn</a>                 = 100,    </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4">FMAC_IRQn</a>                   = 101     </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4">  148</a></span>} <a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#include &quot;<a class="code" href="system__stm32g4xx_8h.html">system_stm32g4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  166</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>{</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  168</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  169</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;          </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  170</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  171</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;         </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  172</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;        </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">  173</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>;        </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">  174</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a>;        </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  175</a></span>       uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;    </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">  176</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">TR1</a>;          </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a29b9c5387e26932298f220236bd69dee">  177</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a29b9c5387e26932298f220236bd69dee">TR2</a>;          </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">  178</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">TR3</a>;          </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  179</a></span>       uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;    </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">  180</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>;         </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">  181</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">SQR2</a>;         </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">  182</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a>;         </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a95e53a6a23b0060a05a4a0f606bba7e9">  183</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a95e53a6a23b0060a05a4a0f606bba7e9">SQR4</a>;         </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  184</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;           </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">  185</a></span>       uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;    </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  186</a></span>       uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;    </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">  187</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>;         </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a1d2725eae5695077cb750951c99f7ec8">  188</a></span>       uint32_t RESERVED5[4]; </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">  189</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>;         </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1">  190</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1">OFR2</a>;         </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d">  191</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d">OFR3</a>;         </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149">  192</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149">OFR4</a>;         </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a354d8c62ae1714a3cb370ec09c810c82">  193</a></span>       uint32_t RESERVED6[4]; </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">  194</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>;         </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">  195</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">JDR2</a>;         </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">  196</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">JDR3</a>;         </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">  197</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a>;         </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a80b22719391f17134177b18fa7e8ad13">  198</a></span>       uint32_t RESERVED7[4]; </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">  199</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">AWD2CR</a>;       </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">  200</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">AWD3CR</a>;       </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af9aea66fa3452ae47d2b938898b1c094">  201</a></span>       uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#af9aea66fa3452ae47d2b938898b1c094">RESERVED8</a>;    </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">  202</a></span>       uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a>;    </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">  203</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">DIFSEL</a>;       </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">  204</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>;      </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a4e08b46b13eb4adc6b7170e30fcecbea">  205</a></span>       uint32_t RESERVED10[2];</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a0d4e10d65f674882544c457183f643dd">  206</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a0d4e10d65f674882544c457183f643dd">GCOMP</a>;        </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>} <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  209</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>{</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">  211</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;          </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  212</a></span>  uint32_t      <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;    </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  213</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;          </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">  214</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">CDR</a>;          </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>} <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html">  221</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>{</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a9fd0362bbfc6a3137b441bdc6a39511d">  223</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a9fd0362bbfc6a3137b441bdc6a39511d">CREL</a>;         </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#ab81d2b1ba9cc468bc74a9921d1180296">  224</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#ab81d2b1ba9cc468bc74a9921d1180296">ENDN</a>;         </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  225</a></span>       uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;    </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a54412819ff4fa0f86fe0d5d16980abba">  226</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a54412819ff4fa0f86fe0d5d16980abba">DBTP</a>;         </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a071509075a20265b5c09b13d91247a9c">  227</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a071509075a20265b5c09b13d91247a9c">TEST</a>;         </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#acfa1ae20aeb2b84ef6e175171b7fc05a">  228</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#acfa1ae20aeb2b84ef6e175171b7fc05a">RWD</a>;          </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#ade82175f8de1848c6f0f3c7c588c73ea">  229</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#ade82175f8de1848c6f0f3c7c588c73ea">CCCR</a>;         </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a5fc2f55ee54956bc99fd0e444318ee41">  230</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a5fc2f55ee54956bc99fd0e444318ee41">NBTP</a>;         </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a086c81ab5ca3076448e6cc0421ee513e">  231</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a086c81ab5ca3076448e6cc0421ee513e">TSCC</a>;         </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#ab2121ccada33a19629c9b2acdb775fbe">  232</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#ab2121ccada33a19629c9b2acdb775fbe">TSCV</a>;         </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#af26521f26d7f49be0ad265ebd3160e8e">  233</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#af26521f26d7f49be0ad265ebd3160e8e">TOCC</a>;         </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#ae4ffb1d45ff35a47752802a8d2bc20ca">  234</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#ae4ffb1d45ff35a47752802a8d2bc20ca">TOCV</a>;         </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a6f5da9a4bd236721b4dae0a04987d684">  235</a></span>       uint32_t RESERVED2[4]; </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">  236</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>;          </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a909d70d4d88dd6731a07b76a21c8214b">  237</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a909d70d4d88dd6731a07b76a21c8214b">PSR</a>;          </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#ac689816b67ce3d5a6ef496bd97c57eca">  238</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#ac689816b67ce3d5a6ef496bd97c57eca">TDCR</a>;         </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#af2b40c5e36a5e861490988275499e158">  239</a></span>       uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;    </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a6615bc39cfcd7131bdc8662583cc6714">  240</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a6615bc39cfcd7131bdc8662583cc6714">IR</a>;           </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a5334fa489ba4df825113ac9b606e7da3">  241</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a5334fa489ba4df825113ac9b606e7da3">IE</a>;           </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a18a6edb2c46482b657a9a83730bba06c">  242</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a18a6edb2c46482b657a9a83730bba06c">ILS</a>;          </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a6837a68a3220a3612715b8ad5ec5cb0f">  243</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a6837a68a3220a3612715b8ad5ec5cb0f">ILE</a>;          </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a347aa8896e2bf52030fab5519af7c3d5">  244</a></span>       uint32_t RESERVED4[8]; </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a504c4a37aa4e7840305d30af1e3baf96">  245</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a504c4a37aa4e7840305d30af1e3baf96">RXGFC</a>;        </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a7676c0a83a28dbab64586a95888c96f9">  246</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a7676c0a83a28dbab64586a95888c96f9">XIDAM</a>;        </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a7855cdf00d457c3ce75c622d41a1af61">  247</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a7855cdf00d457c3ce75c622d41a1af61">HPMS</a>;         </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">  248</a></span>       uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a>;    </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a7dd4a44a328b5c1b90288f2d9f7561ab">  249</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a7dd4a44a328b5c1b90288f2d9f7561ab">RXF0S</a>;        </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a44e82fba635d5f8dcf81bb8a1652ff8d">  250</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a44e82fba635d5f8dcf81bb8a1652ff8d">RXF0A</a>;        </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#add7915afdd5454d4eb76c9f2c76feea3">  251</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#add7915afdd5454d4eb76c9f2c76feea3">RXF1S</a>;        </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#aa2ecba07f23cf2933186251dc0daf73c">  252</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#aa2ecba07f23cf2933186251dc0daf73c">RXF1A</a>;        </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#ab82e625880640f59562f37478966c979">  253</a></span>       uint32_t RESERVED6[8]; </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a801972b18965fcbcd16ede1babf526ce">  254</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a801972b18965fcbcd16ede1babf526ce">TXBC</a>;         </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a7c012535bc8bee1680f07e11e7ccab6e">  255</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a7c012535bc8bee1680f07e11e7ccab6e">TXFQS</a>;        </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a771b4bc494bb9ec48347a243743191ed">  256</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a771b4bc494bb9ec48347a243743191ed">TXBRP</a>;        </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#aedcc891e5b22b924df352e73f9205ff3">  257</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#aedcc891e5b22b924df352e73f9205ff3">TXBAR</a>;        </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a4c8921ff8dc0d21b3ddbbbf4294c2ca9">  258</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a4c8921ff8dc0d21b3ddbbbf4294c2ca9">TXBCR</a>;        </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a6127c4ebef48cee524225ba363defd70">  259</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a6127c4ebef48cee524225ba363defd70">TXBTO</a>;        </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a3631e18bd4bcae72d8d61f1eba15e9d7">  260</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a3631e18bd4bcae72d8d61f1eba15e9d7">TXBCF</a>;        </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#ab1065651598e12b8655b92125eba6775">  261</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#ab1065651598e12b8655b92125eba6775">TXBTIE</a>;       </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a6d86090c003567e1b5e3e9207124ba86">  262</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a6d86090c003567e1b5e3e9207124ba86">TXBCIE</a>;       </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#aa6c3cefbcdb46a4aa2d0b1f67768a8b2">  263</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#aa6c3cefbcdb46a4aa2d0b1f67768a8b2">TXEFS</a>;        </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___global_type_def.html#a7d2ee9121bf6e4f9b6f9c794346e8f64">  264</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___global_type_def.html#a7d2ee9121bf6e4f9b6f9c794346e8f64">TXEFA</a>;        </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>} <a class="code hl_struct" href="struct_f_d_c_a_n___global_type_def.html">FDCAN_GlobalTypeDef</a>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___config___type_def.html">  271</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>{</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="struct_f_d_c_a_n___config___type_def.html#a9671e475d38f40acc390bb04dd4a4296">  273</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_d_c_a_n___config___type_def.html#a9671e475d38f40acc390bb04dd4a4296">CKDIV</a>;        </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>} <a class="code hl_struct" href="struct_f_d_c_a_n___config___type_def.html">FDCAN_Config_TypeDef</a>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___type_def.html">  280</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>{</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">  282</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_o_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;         </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>} <a class="code hl_struct" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  289</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>{</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  291</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;          </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">  292</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;         </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  293</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  294</a></span>  uint32_t      <a class="code hl_variable" href="struct_c_r_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;   </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">  295</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">INIT</a>;        </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">  296</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">POL</a>;         </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>} <a class="code hl_struct" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html">  302</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>{</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  304</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  305</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_s___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;        </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  306</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_s___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  307</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_s___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>} <a class="code hl_struct" href="struct_c_r_s___type_def.html">CRS_TypeDef</a>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html">  314</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>{</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  316</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">  317</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>;     </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">  318</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>;     </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">  319</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a>;     </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">  320</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a>;      </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">  321</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</a>;     </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">  322</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</a>;     </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">  323</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</a>;      </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">  324</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DHR12RD</a>;     </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">  325</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DHR12LD</a>;     </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">  326</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>;      </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">  327</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DOR1</a>;        </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">  328</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DOR2</a>;        </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  329</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  330</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;         </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">  331</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;         </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a2f1b1c5dc8845e9975fd4e389f3d61df">  332</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a2f1b1c5dc8845e9975fd4e389f3d61df">SHSR1</a>;       </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a2ed474a60e57e7957d5ecc165ea1b770">  333</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a2ed474a60e57e7957d5ecc165ea1b770">SHSR2</a>;       </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a32bcc4a8d05220fba0dc44a6cd289a5b">  334</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a32bcc4a8d05220fba0dc44a6cd289a5b">SHHR</a>;        </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a0fa3fb0105403a3cc45c5199a7cf18aa">  335</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a0fa3fb0105403a3cc45c5199a7cf18aa">SHRR</a>;        </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED[2];</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a7a82a5bfb94b070675ac41836d32c97b">  337</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a7a82a5bfb94b070675ac41836d32c97b">STR1</a>;        </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a52d6e8ee5c70673fedac9291236a2b89">  338</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a52d6e8ee5c70673fedac9291236a2b89">STR2</a>;        </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a2d84ecfc6f23a6ffeeea6a6aa8bf0e3e">  339</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a2d84ecfc6f23a6ffeeea6a6aa8bf0e3e">STMODR</a>;      </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>} <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  346</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>{</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">  348</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;      </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  349</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a28c36c82c92159d332e737b3eb3e91f8">  350</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a28c36c82c92159d332e737b3eb3e91f8">APB1FZR1</a>;    </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#acd2e6232df2a59e1404b361408dcd3af">  351</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#acd2e6232df2a59e1404b361408dcd3af">APB1FZR2</a>;    </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">  352</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</a>;      </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>} <a class="code hl_struct" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html">  359</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>{</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  361</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;         </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">  362</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">CNDTR</a>;       </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">  363</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">CPAR</a>;        </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">  364</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a>;        </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>} <a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  367</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>{</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  369</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">  370</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>;        </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>} <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel___type_def.html">  377</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>{</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  379</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;       </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>}<a class="code hl_struct" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a>;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel_status___type_def.html">  382</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>{</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">  384</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;      </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">  385</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;      </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>}<a class="code hl_struct" href="struct_d_m_a_m_u_x___channel_status___type_def.html">DMAMUX_ChannelStatus_TypeDef</a>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen___type_def.html">  388</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>{</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">  390</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">RGCR</a>;        </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>}<a class="code hl_struct" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html">  393</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>{</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#acd15854a6b0590daecbc44dd3e4e0bff">  395</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#acd15854a6b0590daecbc44dd3e4e0bff">RGSR</a>;        </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">  396</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a>;        </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>}<a class="code hl_struct" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html">DMAMUX_RequestGenStatus_TypeDef</a>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  403</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>{</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a86124759eb82b2816e3b8e19e578ae23">  405</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a86124759eb82b2816e3b8e19e578ae23">IMR1</a>;        </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a35cb1cf342522c35163ca68d129225bb">  406</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a35cb1cf342522c35163ca68d129225bb">EMR1</a>;        </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9977ed8528793541e579a317b264e657">  407</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a9977ed8528793541e579a317b264e657">RTSR1</a>;       </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#af19a6271cc16f9052ca5b8933fdedec2">  408</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#af19a6271cc16f9052ca5b8933fdedec2">FTSR1</a>;       </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a1505a648822329eafa565c3fd5589b6c">  409</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a1505a648822329eafa565c3fd5589b6c">SWIER1</a>;      </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a4270c3f84d19ae7e5ddac96cf36fb9fe">  410</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a4270c3f84d19ae7e5ddac96cf36fb9fe">PR1</a>;         </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  411</a></span>  uint32_t      <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;   </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  412</a></span>  uint32_t      <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;   </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a6148580ac6bf32f046fd0d6d7af90756">  413</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a6148580ac6bf32f046fd0d6d7af90756">IMR2</a>;        </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a230867a7be42661d545fcb8c6667490d">  414</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a230867a7be42661d545fcb8c6667490d">EMR2</a>;        </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a07bacdf23d9c3a8692d99cc2930c1ed1">  415</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a07bacdf23d9c3a8692d99cc2930c1ed1">RTSR2</a>;       </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a5f69f8f69bc737360b01b0e066643592">  416</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a5f69f8f69bc737360b01b0e066643592">FTSR2</a>;       </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a0e17561a663731942ae2a24ccfeda992">  417</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a0e17561a663731942ae2a24ccfeda992">SWIER2</a>;      </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#afa9403cd8cce41e2f668bb31b5821efa">  418</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#afa9403cd8cce41e2f668bb31b5821efa">PR2</a>;         </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>} <a class="code hl_struct" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  425</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>{</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">  427</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;              </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">  428</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">PDKEYR</a>;           </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">  429</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;             </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">  430</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;          </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  431</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;               </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  432</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;               </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">  433</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">ECCR</a>;             </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  434</a></span>       uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;        </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">  435</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">OPTR</a>;             </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9e1c86171e89f89cb5d337c55fe53e01">  436</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a9e1c86171e89f89cb5d337c55fe53e01">PCROP1SR</a>;         </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aa0e34261741fdac1326900b59c746790">  437</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#aa0e34261741fdac1326900b59c746790">PCROP1ER</a>;         </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a503024fb8ce3251295cb464cb2fc296a">  438</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a503024fb8ce3251295cb464cb2fc296a">WRP1AR</a>;           </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a6c4436204616aa7b8494c93cc3a58cee">  439</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a6c4436204616aa7b8494c93cc3a58cee">WRP1BR</a>;           </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a391748a705084dd61c4a9f56d456a12c">  440</a></span>       uint32_t RESERVED2[15];    </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a8f1fc856e5a0760b4152ef10ba1a802d">  441</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a8f1fc856e5a0760b4152ef10ba1a802d">SEC1R</a>;            </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>} <a class="code hl_struct" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html">  447</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>{</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html#a9730ac0a50a8130a1b39225f6b8fcef2">  449</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_a_c___type_def.html#a9730ac0a50a8130a1b39225f6b8fcef2">X1BUFCFG</a>;        </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html#a61cf42919a775e85905c87824c108253">  450</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_a_c___type_def.html#a61cf42919a775e85905c87824c108253">X2BUFCFG</a>;        </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html#aa449b465f8f7ea9f57e025f8c619dd5d">  451</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_a_c___type_def.html#aa449b465f8f7ea9f57e025f8c619dd5d">YBUFCFG</a>;         </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html#aa03458fe971a538d6b532b6bcb9afb14">  452</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_a_c___type_def.html#aa03458fe971a538d6b532b6bcb9afb14">PARAM</a>;           </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  453</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  454</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html#a1a9ec62dc5c37856dec9d9cbeb0db996">  455</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_a_c___type_def.html#a1a9ec62dc5c37856dec9d9cbeb0db996">WDATA</a>;           </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="struct_f_m_a_c___type_def.html#aa7b31555400f27fecec7f6bd34e2f0ee">  456</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_a_c___type_def.html#aa7b31555400f27fecec7f6bd34e2f0ee">RDATA</a>;           </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>} <a class="code hl_struct" href="struct_f_m_a_c___type_def.html">FMAC_TypeDef</a>;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  464</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>{</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">  466</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">MODER</a>;       </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">  467</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">OTYPER</a>;      </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">  468</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;     </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">  469</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;       </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">  470</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;         </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">  471</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;         </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">  472</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;        </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">  473</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;        </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ab67c1158c04450d19ad483dcd2192e43">  474</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];      </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">  475</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;         </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>} <a class="code hl_struct" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  482</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>{</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  484</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">  485</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">  486</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;        </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">  487</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;        </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">  488</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">TIMINGR</a>;     </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">  489</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a>;    </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  490</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  491</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">  492</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;        </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">  493</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;        </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">  494</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;        </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>} <a class="code hl_struct" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  501</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>{</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">  503</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;          </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">  504</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;          </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">  505</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;         </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  506</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">  507</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">WINR</a>;        </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>} <a class="code hl_struct" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html">  514</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>{</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  516</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;              </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  517</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;              </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  518</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;              </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  519</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;             </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  520</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;               </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">  521</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">CMP</a>;              </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  522</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;              </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  523</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;              </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  524</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;               </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>} <a class="code hl_struct" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a>;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html">  531</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>{</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">  533</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_o_p_a_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;           </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html#aee1965a09d6cc2fb09c330f9f766d4f3">  534</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED[5];   </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html#a60c5f2c242a5400123f2ef1c65af686f">  535</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_o_p_a_m_p___type_def.html#a60c5f2c242a5400123f2ef1c65af686f">TCMR</a>;          </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>} <a class="code hl_struct" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  542</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>{</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab0ec7102960640751d44e92ddac994f0">  544</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;      </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#afdfa307571967afb1d97943e982b6586">  545</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;      </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">  546</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;      </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#aad73b4746976ca75f784db4062482f07">  547</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#aad73b4746976ca75f784db4062482f07">CR4</a>;      </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">  548</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a>;      </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a89623ee198737b29dc0a803310605a83">  549</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a>;      </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a64a95891ad3e904dd5548112539c1c98">  550</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;      </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a0e5030971ec1bfd3101f83f546493c83">  551</a></span>  uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a0e5030971ec1bfd3101f83f546493c83">RESERVED</a>;      </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6">  552</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6">PUCRA</a>;    </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0">  553</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0">PDCRA</a>;    </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9">  554</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9">PUCRB</a>;    </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">  555</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">PDCRB</a>;    </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">  556</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">PUCRC</a>;    </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12">  557</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12">PDCRC</a>;    </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85">  558</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85">PUCRD</a>;    </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1">  559</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1">PDCRD</a>;    </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#abe4c1e74829e021cc61eaea9cb35b20a">  560</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#abe4c1e74829e021cc61eaea9cb35b20a">PUCRE</a>;    </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a4770038c721e2d0286203aa1129bb893">  561</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a4770038c721e2d0286203aa1129bb893">PDCRE</a>;    </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a6e7e6d82ae35200fb60f9b235d9774a1">  562</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a6e7e6d82ae35200fb60f9b235d9774a1">PUCRF</a>;    </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ac0307ace68686dbf855a02f79b593a95">  563</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ac0307ace68686dbf855a02f79b593a95">PDCRF</a>;    </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a096bb0935d0cafda7fef9a96a859ee1f">  564</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a096bb0935d0cafda7fef9a96a859ee1f">PUCRG</a>;    </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#aac0337fe57b790ab6fe244d74d2a7cbc">  565</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#aac0337fe57b790ab6fe244d74d2a7cbc">PDCRG</a>;    </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ad51cbe7192ea13182e4fde3ff412e3f2">  566</a></span>  uint32_t RESERVED1[10]; </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a0bbbf567fcfbb44116c5ae184dca8b58">  567</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a0bbbf567fcfbb44116c5ae184dca8b58">CR5</a>;      </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>} <a class="code hl_struct" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  575</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>{</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  577</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">  578</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">ICSCR</a>;       </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  579</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;        </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">  580</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a>;     </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  581</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;   </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  582</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;   </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">  583</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">CIER</a>;        </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">  584</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">CIFR</a>;        </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">  585</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">CICR</a>;        </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  586</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;   </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">  587</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a>;    </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">  588</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a>;    </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">  589</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</a>;    </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af2b40c5e36a5e861490988275499e158">  590</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;   </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a237a692a156e19b3becf8fc97ff0f584">  591</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a237a692a156e19b3becf8fc97ff0f584">APB1RSTR1</a>;   </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a652b0e9556d58102277cd30ae6559382">  592</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a652b0e9556d58102277cd30ae6559382">APB1RSTR2</a>;   </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">  593</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;    </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  594</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;   </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">  595</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a>;     </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">  596</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a>;     </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">  597</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</a>;     </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">  598</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a>;   </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a79b5aff2202e70906b3ac0a0e3ecfa98">  599</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a79b5aff2202e70906b3ac0a0e3ecfa98">APB1ENR1</a>;    </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af84d22cd2c07c0a4b4d37f8cc8ba856d">  600</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#af84d22cd2c07c0a4b4d37f8cc8ba856d">APB1ENR2</a>;    </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">  601</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;     </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a540dca302294444f48c31655a7496a3a">  602</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#a540dca302294444f48c31655a7496a3a">RESERVED6</a>;   </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad8423b2da6edd95c40655f31a39b5d63">  603</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ad8423b2da6edd95c40655f31a39b5d63">AHB1SMENR</a>;   </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aaf0a001d3f29b6edcc69182a77f8c9a9">  604</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#aaf0a001d3f29b6edcc69182a77f8c9a9">AHB2SMENR</a>;   </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a959e3c2e6f3e6327d47d2f70af1d6922">  605</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a959e3c2e6f3e6327d47d2f70af1d6922">AHB3SMENR</a>;   </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">  606</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">RESERVED7</a>;   </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#adadeee103cf937f548f7f922eb305e97">  607</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#adadeee103cf937f548f7f922eb305e97">APB1SMENR1</a>;  </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0b86632e083b14cd70083eb2af0dd29e">  608</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a0b86632e083b14cd70083eb2af0dd29e">APB1SMENR2</a>;  </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0">  609</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0">APB2SMENR</a>;   </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af9aea66fa3452ae47d2b938898b1c094">  610</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#af9aea66fa3452ae47d2b938898b1c094">RESERVED8</a>;   </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">  611</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">CCIPR</a>;       </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">  612</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a>;   </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">  613</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a>;        </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">  614</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;         </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">  615</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">CRRCR</a>;       </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a6491ddb037276e9d38c378a89e33cfe7">  616</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a6491ddb037276e9d38c378a89e33cfe7">CCIPR2</a>;      </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>} <a class="code hl_struct" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/*</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">* @brief Specific device feature definitions</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">*/</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaedd178daad5b492a1779b11c5ebeaa9a">  625</a></span><span class="preprocessor">#define RTC_TAMP_INT_6_SUPPORT</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define RTC_TAMP_INT_NB        4u</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define RTC_TAMP_NB            3u</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">#define RTC_BACKUP_NB          16u</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  632</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>{</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">  634</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;          </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  635</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;          </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">  636</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;         </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8fec9e122b923822e7f951cd48cf1d47">  637</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a>;        </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">  638</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;        </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">  639</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a>;        </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  640</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  641</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;   </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  642</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;   </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">  643</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a>;         </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">  644</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a>;        </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">  645</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;      </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">  646</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a>;        </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">  647</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;        </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">  648</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;       </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  649</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;   </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">  650</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;      </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">  651</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a>;    </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">  652</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a>;      </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">  653</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a>;    </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  654</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a524e134cec519206cb41d0545e382978">  655</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a>;        </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">  656</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;   </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a64a95891ad3e904dd5548112539c1c98">  657</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;         </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>} <a class="code hl_struct" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html">  664</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>{</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ab0ec7102960640751d44e92ddac994f0">  666</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;                     </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#afdfa307571967afb1d97943e982b6586">  667</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;                     </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  668</a></span>       uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;               </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a7b9a396bf60fe92f8ea0713862d9679e">  669</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a7b9a396bf60fe92f8ea0713862d9679e">FLTCR</a>;                   </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a52555c0aaca0111720c26d793c1df010">  670</a></span>       uint32_t RESERVED1[6];            </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  671</a></span>       uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;               </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  672</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                     </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  673</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                      </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a524e134cec519206cb41d0545e382978">  674</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a>;                    </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#af2b40c5e36a5e861490988275499e158">  675</a></span>       uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;               </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a64a95891ad3e904dd5548112539c1c98">  676</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;                     </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a5f3f39467dbb5d996dc25056c82670e5">  677</a></span>       uint32_t RESERVED4[48];           </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">  678</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a>;                   </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#af85290529fb82acef7c9fcea3718346c">  679</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a>;                   </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">  680</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a>;                   </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">  681</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a>;                   </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">  682</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a>;                   </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">  683</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a>;                   </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">  684</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a>;                   </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">  685</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a>;                   </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ac1085f6aae54b353c30871fe90c59851">  686</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#ac1085f6aae54b353c30871fe90c59851">BKP8R</a>;                   </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">  687</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">BKP9R</a>;                   </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">  688</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a>;                  </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">  689</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a>;                  </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">  690</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a>;                  </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">  691</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a>;                  </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ac60f13e6619724747e61cfbff55b9fab">  692</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#ac60f13e6619724747e61cfbff55b9fab">BKP14R</a>;                  </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#afafaddc3a983eb71332b7526d82191ad">  693</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#afafaddc3a983eb71332b7526d82191ad">BKP15R</a>;                  </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>} <a class="code hl_struct" href="struct_t_a_m_p___type_def.html">TAMP_TypeDef</a>;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="struct_s_a_i___type_def.html">  700</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>{</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="struct_s_a_i___type_def.html#aae092d9d07574afe1fbc79c8bf7f7c19">  702</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___type_def.html#aae092d9d07574afe1fbc79c8bf7f7c19">GCR</a>;          </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="struct_s_a_i___type_def.html#a5c0b11410c7c2684d58b63ee2ecdb398">  703</a></span>  uint32_t      RESERVED[16]; </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="struct_s_a_i___type_def.html#ae98382ebc3ec173bced2f4821e9f83d0">  704</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___type_def.html#ae98382ebc3ec173bced2f4821e9f83d0">PDMCR</a>;        </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="struct_s_a_i___type_def.html#a5002a514f43745feb29e9e4c6efe484f">  705</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___type_def.html#a5002a514f43745feb29e9e4c6efe484f">PDMDLY</a>;       </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>} <a class="code hl_struct" href="struct_s_a_i___type_def.html">SAI_TypeDef</a>;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html">  708</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>{</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#ab0ec7102960640751d44e92ddac994f0">  710</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___block___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#afdfa307571967afb1d97943e982b6586">  711</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___block___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#ae307d5a553582e6c9717f50037245710">  712</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___block___type_def.html#ae307d5a553582e6c9717f50037245710">FRCR</a>;        </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#ad30f20f612dacf85a5bb7f9f97cf0772">  713</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___block___type_def.html#ad30f20f612dacf85a5bb7f9f97cf0772">SLOTR</a>;       </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  714</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___block___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;         </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  715</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___block___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#aa46ece753867049c7643819478b8330b">  716</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___block___type_def.html#aa46ece753867049c7643819478b8330b">CLRFR</a>;       </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  717</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_a_i___block___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;          </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>} <a class="code hl_struct" href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  724</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>{</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">  726</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">  727</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  728</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  729</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;          </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">  730</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">CRCPR</a>;       </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">  731</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</a>;      </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">  732</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">TXCRCR</a>;      </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">  733</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a>;     </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">  734</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">I2SPR</a>;       </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>} <a class="code hl_struct" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  741</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>{</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">  743</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">MEMRMP</a>;      </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">  744</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;       </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a52f7bf8003ba69d66a4e86dea6eeab65">  745</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];   </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ac47be9a014592341e7bf863ae3d6195d">  746</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#ac47be9a014592341e7bf863ae3d6195d">SCSR</a>;        </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  747</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;       </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a3e9b568118f73101acf1006c5d5f10a2">  748</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a3e9b568118f73101acf1006c5d5f10a2">SWPR</a>;        </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a8400cd28474edc58d9a34316039bc125">  749</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a8400cd28474edc58d9a34316039bc125">SKR</a>;         </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>} <a class="code hl_struct" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  756</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>{</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">  758</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">  759</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">  760</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>;        </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">  761</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>;        </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  762</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">  763</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>;         </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">  764</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>;       </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">  765</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>;       </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">  766</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>;        </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  767</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;         </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">  768</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>;         </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  769</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;         </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">  770</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;         </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">  771</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;        </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">  772</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;        </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">  773</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;        </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">  774</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;        </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">  775</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>;        </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a34474d97b298c0bf671b72203ae43713">  776</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a34474d97b298c0bf671b72203ae43713">CCR5</a>;        </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a522126f56497797646c95acb049bfa9c">  777</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a522126f56497797646c95acb049bfa9c">CCR6</a>;        </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aeae3f2752306d96164bb0b895aec60da">  778</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#aeae3f2752306d96164bb0b895aec60da">CCMR3</a>;       </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ac92e1ab4dfee01a9f734236fb1eee249">  779</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ac92e1ab4dfee01a9f734236fb1eee249">DTR2</a>;        </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">  780</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>;         </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a23d4cf627c278273f0b20f88592ae96a">  781</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a23d4cf627c278273f0b20f88592ae96a">TISEL</a>;       </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aaa8b893e1390434a07a70d17ea058223">  782</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#aaa8b893e1390434a07a70d17ea058223">AF1</a>;         </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a3d712f76141c5f21d16d3c55ec7d89a0">  783</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a3d712f76141c5f21d16d3c55ec7d89a0">AF2</a>;         </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  784</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a> ;         </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a04abbde215c2d15692ca847c97db587d">  785</a></span>       uint32_t RESERVED0[220];</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">  786</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;         </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">  787</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a>;        </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>} <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  793</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>{</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">  795</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">  796</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">  797</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;         </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">  798</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;         </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">  799</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a>;        </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">  800</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">RTOR</a>;        </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">  801</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a>;         </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  802</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  803</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">  804</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">RDR</a>;         </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">  805</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">TDR</a>;         </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af455f54206b36a7cfd7441501adf7535">  806</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#af455f54206b36a7cfd7441501adf7535">PRESC</a>;       </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>} <a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html">  813</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>{</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a325f0bdb1f81ce237dea2773bc26aed2">  815</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a325f0bdb1f81ce237dea2773bc26aed2">EP0R</a>;            </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ab234cb4952ccf50c24a841b3f2f28a91">  816</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ab234cb4952ccf50c24a841b3f2f28a91">RESERVED0</a>;       </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a181159566b312dd1471e247e6a74b8ef">  817</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a181159566b312dd1471e247e6a74b8ef">EP1R</a>;            </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#abd0cb7c1fef737616a25adb37ef909bd">  818</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#abd0cb7c1fef737616a25adb37ef909bd">RESERVED1</a>;       </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aaf056ff97c76de78e90701449c8cbf16">  819</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#aaf056ff97c76de78e90701449c8cbf16">EP2R</a>;            </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a44086b7a050f78b2148a60945e477293">  820</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a44086b7a050f78b2148a60945e477293">RESERVED2</a>;       </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ac4d0c88deada778ef870d2f6d478768f">  821</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ac4d0c88deada778ef870d2f6d478768f">EP3R</a>;            </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a73aa1eb05d9f4581a6efe7a8e919bcbf">  822</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a73aa1eb05d9f4581a6efe7a8e919bcbf">RESERVED3</a>;       </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a304267e30a8fb671cfe22c8ef965d284">  823</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a304267e30a8fb671cfe22c8ef965d284">EP4R</a>;            </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a27f713a0ca762e5fd478a66a82f39a36">  824</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a27f713a0ca762e5fd478a66a82f39a36">RESERVED4</a>;       </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a5c7950efccc55900c811a434d259e357">  825</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a5c7950efccc55900c811a434d259e357">EP5R</a>;            </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a71145eb8e6d24d871c231d38f2ff49f7">  826</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a71145eb8e6d24d871c231d38f2ff49f7">RESERVED5</a>;       </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aba6ced7617c465949dc6b9ba64b96ef7">  827</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#aba6ced7617c465949dc6b9ba64b96ef7">EP6R</a>;            </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#af6264c920c71ea17140e0f673bd2f9ca">  828</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#af6264c920c71ea17140e0f673bd2f9ca">RESERVED6</a>;       </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#abc8d8ef89e886cc3492e0617bef98edf">  829</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#abc8d8ef89e886cc3492e0617bef98edf">EP7R</a>;            </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a56ede38a529e8da85e8ac7497a342486">  830</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7[17];   </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a532529aa4c809b7e6881ce081f55c37b">  831</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a532529aa4c809b7e6881ce081f55c37b">CNTR</a>;            </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#adcfbdb4bcad575e5ed423803e0a0b321">  832</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#adcfbdb4bcad575e5ed423803e0a0b321">RESERVED8</a>;       </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a54fc7329a9549448d56b50bcca73bab4">  833</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a54fc7329a9549448d56b50bcca73bab4">ISTR</a>;            </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ac72f7489a9d2c795bce1158ee23e78f3">  834</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ac72f7489a9d2c795bce1158ee23e78f3">RESERVED9</a>;       </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a5ecb1ade997ff76fd2ff76370717d464">  835</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a5ecb1ade997ff76fd2ff76370717d464">FNR</a>;             </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aaa3240660b9b6f379ecdffd4d440f726">  836</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#aaa3240660b9b6f379ecdffd4d440f726">RESERVEDA</a>;       </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ae95ebb359f2974e0f25b27e488978922">  837</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ae95ebb359f2974e0f25b27e488978922">DADDR</a>;           </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a952c408bacd5ee662017440986eca043">  838</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a952c408bacd5ee662017440986eca043">RESERVEDB</a>;       </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a045130eb8c2d3eb353a4417f24f34f46">  839</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a045130eb8c2d3eb353a4417f24f34f46">BTABLE</a>;          </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a9af23dac80d50cdf937b9fbbc4add948">  840</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a9af23dac80d50cdf937b9fbbc4add948">RESERVEDC</a>;       </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ae21a63f0e47e2b526ec7087deca91d96">  841</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ae21a63f0e47e2b526ec7087deca91d96">LPMCSR</a>;          </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a2eaf7996b107c6bf4c1930b05241420c">  842</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a2eaf7996b107c6bf4c1930b05241420c">RESERVEDD</a>;       </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#afa745ad72775fcf145e7637311dc2852">  843</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#afa745ad72775fcf145e7637311dc2852">BCDR</a>;            </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a0fdf1be4be4317a597f6b5f1f667290b">  844</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a0fdf1be4be4317a597f6b5f1f667290b">RESERVEDE</a>;       </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>} <a class="code hl_struct" href="struct_u_s_b___type_def.html">USB_TypeDef</a>;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="struct_v_r_e_f_b_u_f___type_def.html">  851</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>{</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="struct_v_r_e_f_b_u_f___type_def.html#a876dd0a8546697065f406b7543e27af2">  853</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_v_r_e_f_b_u_f___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;         </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="struct_v_r_e_f_b_u_f___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  854</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_v_r_e_f_b_u_f___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;         </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>} <a class="code hl_struct" href="struct_v_r_e_f_b_u_f___type_def.html">VREFBUF_TypeDef</a>;</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  861</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>{</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  863</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">  864</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;         </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  865</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>} <a class="code hl_struct" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html">  872</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>{</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  874</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_n_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;  </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  875</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_n_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;  </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  876</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_n_g___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;  </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>} <a class="code hl_struct" href="struct_r_n_g___type_def.html">RNG_TypeDef</a>;</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="struct_c_o_r_d_i_c___type_def.html">  883</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>{</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="struct_c_o_r_d_i_c___type_def.html#a876dd0a8546697065f406b7543e27af2">  885</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_o_r_d_i_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;          </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="struct_c_o_r_d_i_c___type_def.html#a1a9ec62dc5c37856dec9d9cbeb0db996">  886</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_o_r_d_i_c___type_def.html#a1a9ec62dc5c37856dec9d9cbeb0db996">WDATA</a>;        </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="struct_c_o_r_d_i_c___type_def.html#aa7b31555400f27fecec7f6bd34e2f0ee">  887</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_o_r_d_i_c___type_def.html#aa7b31555400f27fecec7f6bd34e2f0ee">RDATA</a>;        </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>} <a class="code hl_struct" href="struct_c_o_r_d_i_c___type_def.html">CORDIC_TypeDef</a>;</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html">  894</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>{</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#abecccecd01b0d465123a2dc166db4141">  896</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#abecccecd01b0d465123a2dc166db4141">CFG1</a>;          </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#a722c7bd03a5d7b185bf43bdb5f846d43">  897</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#a722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a>;          </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#ab08951d2511e8867d6f97c25bde8848b">  898</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#ab08951d2511e8867d6f97c25bde8848b">RESERVED0</a>;     </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  899</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  900</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;           </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  901</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;            </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  902</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;           </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#a7b789d75efee140e49a88acdc17b883d">  903</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#a7b789d75efee140e49a88acdc17b883d">TX_ORDSET</a>;     </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#aee1349dfc332a1ff34955c7e4b136a29">  904</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#aee1349dfc332a1ff34955c7e4b136a29">TX_PAYSZ</a>;      </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">  905</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;          </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#ae205df745c4f66fc3dbacd94bc353b40">  906</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#ae205df745c4f66fc3dbacd94bc353b40">RX_ORDSET</a>;     </div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#ad1f8caae3b2e09ed2479301f56e3df80">  907</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#ad1f8caae3b2e09ed2479301f56e3df80">RX_PAYSZ</a>;      </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">  908</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;          </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#ade1537301e42df2f48fe05667f9e68ab">  909</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#ade1537301e42df2f48fe05667f9e68ab">RX_ORDEXT1</a>;    </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="struct_u_c_p_d___type_def.html#a4408c2afcf687125d3918a30bcae1106">  910</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_c_p_d___type_def.html#a4408c2afcf687125d3918a30bcae1106">RX_ORDEXT2</a>;    </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>} <a class="code hl_struct" href="struct_u_c_p_d___type_def.html">UCPD_TypeDef</a>;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  922</a></span><span class="preprocessor">#define FLASH_BASE            (0x08000000UL) </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">  923</a></span><span class="preprocessor">#define SRAM1_BASE            (0x20000000UL) </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gadbb42a3d0a8a90a79d2146e4014241b1">  924</a></span><span class="preprocessor">#define SRAM2_BASE            (0x20004000UL) </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf185d384fb3e0c211eb8a068ccece389">  925</a></span><span class="preprocessor">#define CCMSRAM_BASE          (0x10000000UL) </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  926</a></span><span class="preprocessor">#define PERIPH_BASE           (0x40000000UL) </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">  928</a></span><span class="preprocessor">#define SRAM1_BB_BASE         (0x22000000UL) </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac33cb6edadf184ab9860d77089503922">  929</a></span><span class="preprocessor">#define SRAM2_BB_BASE         (0x22080000UL) </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga2b55f4c138962d1f922317383c9f8633">  930</a></span><span class="preprocessor">#define CCMSRAM_BB_BASE       (0x220B0000UL) </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  931</a></span><span class="preprocessor">#define PERIPH_BB_BASE        (0x42000000UL) </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5739aeef90bd57ec2e7ddf66b479139b">  936</a></span><span class="preprocessor">#define SRAM1_SIZE_MAX        (0x00004000UL) </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad89e757d25db6160b1aedeb58fcdac09">  937</a></span><span class="preprocessor">#define SRAM2_SIZE            (0x00001800UL) </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define CCMSRAM_SIZE          (0x00002800UL) </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">#define APB1PERIPH_BASE        PERIPH_BASE</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000UL)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400UL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">#define CRS_BASE              (APB1PERIPH_BASE + 0x2000UL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#define TAMP_BASE             (APB1PERIPH_BASE + 0x2400UL)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800UL)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00UL)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">  965</a></span><span class="preprocessor">#define USB_BASE              (APB1PERIPH_BASE + 0x5C00UL)  </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">  966</a></span><span class="preprocessor">#define USB_PMAADDR           (APB1PERIPH_BASE + 0x6000UL)  </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define FDCAN1_BASE           (APB1PERIPH_BASE + 0x6400UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad592dfc07631b7f7dec4f231bbf27247">  968</a></span><span class="preprocessor">#define FDCAN_CONFIG_BASE     (APB1PERIPH_BASE + 0x6500UL)  </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000UL)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x7800UL)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define LPTIM1_BASE           (APB1PERIPH_BASE + 0x7C00UL)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#define LPUART1_BASE          (APB1PERIPH_BASE + 0x8000UL)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define UCPD1_BASE            (APB1PERIPH_BASE + 0xA000UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define SRAMCAN_BASE          (APB1PERIPH_BASE + 0xA400UL)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define VREFBUF_BASE          (APB2PERIPH_BASE + 0x0030UL)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#define COMP1_BASE            (APB2PERIPH_BASE + 0x0200UL)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define COMP2_BASE            (APB2PERIPH_BASE + 0x0204UL)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define COMP3_BASE            (APB2PERIPH_BASE + 0x0208UL)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#define COMP4_BASE            (APB2PERIPH_BASE + 0x020CUL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#define OPAMP_BASE            (APB2PERIPH_BASE + 0x0300UL)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define OPAMP1_BASE           (APB2PERIPH_BASE + 0x0300UL)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">#define OPAMP2_BASE           (APB2PERIPH_BASE + 0x0304UL)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">#define OPAMP3_BASE           (APB2PERIPH_BASE + 0x0308UL)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400UL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#define TIM15_BASE            (APB2PERIPH_BASE + 0x4000UL)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#define TIM16_BASE            (APB2PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#define TIM17_BASE            (APB2PERIPH_BASE + 0x4800UL)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">#define SAI1_BASE             (APB2PERIPH_BASE + 0x5400UL)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#define SAI1_Block_A_BASE     (SAI1_BASE + 0x0004UL)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#define SAI1_Block_B_BASE     (SAI1_BASE + 0x0024UL)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">#define DMAMUX1_BASE          (AHB1PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="preprocessor">#define CORDIC_BASE           (AHB1PERIPH_BASE + 0x0C00UL)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">#define FMAC_BASE             (AHB1PERIPH_BASE + 0x1400UL)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x2000UL)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x0008UL)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x001CUL)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x0030UL)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x0044UL)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x0058UL)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#define DMA1_Channel6_BASE    (DMA1_BASE + 0x006CUL)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#define DMA2_Channel1_BASE    (DMA2_BASE + 0x0008UL)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#define DMA2_Channel2_BASE    (DMA2_BASE + 0x001CUL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#define DMA2_Channel3_BASE    (DMA2_BASE + 0x0030UL)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define DMA2_Channel4_BASE    (DMA2_BASE + 0x0044UL)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#define DMA2_Channel5_BASE    (DMA2_BASE + 0x0058UL)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#define DMA2_Channel6_BASE    (DMA2_BASE + 0x006CUL)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x0004UL)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x0008UL)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x000CUL)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x0010UL)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x0014UL)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x0020UL)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#define DMAMUX1_Channel7_BASE    (DMAMUX1_BASE + 0x0024UL)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define DMAMUX1_Channel8_BASE    (DMAMUX1_BASE + 0x0028UL)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define DMAMUX1_Channel9_BASE    (DMAMUX1_BASE + 0x002CUL)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define DMAMUX1_Channel10_BASE   (DMAMUX1_BASE + 0x0030UL)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#define DMAMUX1_Channel11_BASE   (DMAMUX1_BASE + 0x0034UL)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x0100UL)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x0104UL)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x0108UL)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x010CUL)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x0080UL)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x0140UL)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define GPIOA_BASE            (AHB2PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define GPIOB_BASE            (AHB2PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define GPIOC_BASE            (AHB2PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define GPIOD_BASE            (AHB2PERIPH_BASE + 0x0C00UL)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define GPIOE_BASE            (AHB2PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define GPIOF_BASE            (AHB2PERIPH_BASE + 0x1400UL)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define GPIOG_BASE            (AHB2PERIPH_BASE + 0x1800UL)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define ADC1_BASE             (AHB2PERIPH_BASE + 0x08000000UL)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define ADC2_BASE             (AHB2PERIPH_BASE + 0x08000100UL)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#define ADC12_COMMON_BASE     (AHB2PERIPH_BASE + 0x08000300UL)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span> </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define DAC_BASE              (AHB2PERIPH_BASE + 0x08000800UL)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#define DAC1_BASE             (AHB2PERIPH_BASE + 0x08000800UL)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#define DAC3_BASE             (AHB2PERIPH_BASE + 0x08001000UL)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">#define RNG_BASE              (AHB2PERIPH_BASE + 0x08060800UL)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">/* Debug MCU registers base address */</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#define DBGMCU_BASE           (0xE0042000UL)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096"> 1065</a></span><span class="preprocessor">#define PACKAGE_BASE          (0x1FFF7500UL)        </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67"> 1066</a></span><span class="preprocessor">#define UID_BASE              (0x1FFF7590UL)        </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78"> 1067</a></span><span class="preprocessor">#define FLASHSIZE_BASE        (0x1FFF75E0UL)        </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define CRS                 ((CRS_TypeDef *) CRS_BASE)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define USB                 ((USB_TypeDef *) USB_BASE)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define FDCAN1              ((FDCAN_GlobalTypeDef *) FDCAN1_BASE)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define FDCAN_CONFIG        ((FDCAN_Config_TypeDef *) FDCAN_CONFIG_BASE)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">#define UCPD1              ((UCPD_TypeDef *) UCPD1_BASE)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#define COMP1               ((COMP_TypeDef *) COMP1_BASE)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define COMP2               ((COMP_TypeDef *) COMP2_BASE)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define COMP3               ((COMP_TypeDef *) COMP3_BASE)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#define COMP4               ((COMP_TypeDef *) COMP4_BASE)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define OPAMP               ((OPAMP_TypeDef *) OPAMP_BASE)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define OPAMP1              ((OPAMP_TypeDef *) OPAMP1_BASE)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define OPAMP2              ((OPAMP_TypeDef *) OPAMP2_BASE)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#define OPAMP3              ((OPAMP_TypeDef *) OPAMP3_BASE)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span> </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define TIM15               ((TIM_TypeDef *) TIM15_BASE)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#define SAI1                ((SAI_TypeDef *) SAI1_BASE)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#define SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#define SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#define DMAMUX1             ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define CORDIC              ((CORDIC_TypeDef *) CORDIC_BASE)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#define FMAC                ((FMAC_TypeDef *) FMAC_BASE)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define ADC12_COMMON        ((ADC_Common_TypeDef *) ADC12_COMMON_BASE)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC1_BASE)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define DAC3                ((DAC_TypeDef *) DAC3_BASE)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define DMA2_Channel6       ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define DMAMUX1_Channel0    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define DMAMUX1_Channel1    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define DMAMUX1_Channel2    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define DMAMUX1_Channel3    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define DMAMUX1_Channel4    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define DMAMUX1_Channel5    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define DMAMUX1_Channel6    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define DMAMUX1_Channel7    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#define DMAMUX1_Channel8    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define DMAMUX1_Channel9    ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define DMAMUX1_Channel10   ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define DMAMUX1_Channel11   ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span> </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7"> 1198</a></span><span class="preprocessor">#define LSI_STARTUP_TIME 130U </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">/*                        Analog to Digital Converter                         */</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">/*</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> */</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8"> 1221</a></span><span class="preprocessor">#define ADC_MULTIMODE_SUPPORT                          </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">/********************  Bit definition for ADC_ISR register  *******************/</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">#define ADC_ISR_ADRDY_Pos              (0U)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd"> 1225</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Msk              (0x1UL &lt;&lt; ADC_ISR_ADRDY_Pos)            </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8"> 1226</a></span><span class="preprocessor">#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">#define ADC_ISR_EOSMP_Pos              (1U)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b"> 1228</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Msk              (0x1UL &lt;&lt; ADC_ISR_EOSMP_Pos)            </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11"> 1229</a></span><span class="preprocessor">#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define ADC_ISR_EOC_Pos                (2U)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a"> 1231</a></span><span class="preprocessor">#define ADC_ISR_EOC_Msk                (0x1UL &lt;&lt; ADC_ISR_EOC_Pos)              </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550"> 1232</a></span><span class="preprocessor">#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define ADC_ISR_EOS_Pos                (3U)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9"> 1234</a></span><span class="preprocessor">#define ADC_ISR_EOS_Msk                (0x1UL &lt;&lt; ADC_ISR_EOS_Pos)              </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50"> 1235</a></span><span class="preprocessor">#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define ADC_ISR_OVR_Pos                (4U)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081"> 1237</a></span><span class="preprocessor">#define ADC_ISR_OVR_Msk                (0x1UL &lt;&lt; ADC_ISR_OVR_Pos)              </span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61"> 1238</a></span><span class="preprocessor">#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define ADC_ISR_JEOC_Pos               (5U)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f"> 1240</a></span><span class="preprocessor">#define ADC_ISR_JEOC_Msk               (0x1UL &lt;&lt; ADC_ISR_JEOC_Pos)             </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74"> 1241</a></span><span class="preprocessor">#define ADC_ISR_JEOC                   ADC_ISR_JEOC_Msk                        </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#define ADC_ISR_JEOS_Pos               (6U)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5"> 1243</a></span><span class="preprocessor">#define ADC_ISR_JEOS_Msk               (0x1UL &lt;&lt; ADC_ISR_JEOS_Pos)             </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4"> 1244</a></span><span class="preprocessor">#define ADC_ISR_JEOS                   ADC_ISR_JEOS_Msk                        </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#define ADC_ISR_AWD1_Pos               (7U)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18"> 1246</a></span><span class="preprocessor">#define ADC_ISR_AWD1_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD1_Pos)             </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239"> 1247</a></span><span class="preprocessor">#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define ADC_ISR_AWD2_Pos               (8U)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f"> 1249</a></span><span class="preprocessor">#define ADC_ISR_AWD2_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD2_Pos)             </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696"> 1250</a></span><span class="preprocessor">#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#define ADC_ISR_AWD3_Pos               (9U)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5"> 1252</a></span><span class="preprocessor">#define ADC_ISR_AWD3_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD3_Pos)             </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f"> 1253</a></span><span class="preprocessor">#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">#define ADC_ISR_JQOVF_Pos              (10U)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13"> 1255</a></span><span class="preprocessor">#define ADC_ISR_JQOVF_Msk              (0x1UL &lt;&lt; ADC_ISR_JQOVF_Pos)            </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc"> 1256</a></span><span class="preprocessor">#define ADC_ISR_JQOVF                  ADC_ISR_JQOVF_Msk                       </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">/********************  Bit definition for ADC_IER register  *******************/</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define ADC_IER_ADRDYIE_Pos            (0U)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6"> 1260</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Msk            (0x1UL &lt;&lt; ADC_IER_ADRDYIE_Pos)          </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b"> 1261</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define ADC_IER_EOSMPIE_Pos            (1U)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8"> 1263</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Msk            (0x1UL &lt;&lt; ADC_IER_EOSMPIE_Pos)          </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138"> 1264</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="preprocessor">#define ADC_IER_EOCIE_Pos              (2U)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687"> 1266</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOCIE_Pos)            </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985"> 1267</a></span><span class="preprocessor">#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">#define ADC_IER_EOSIE_Pos              (3U)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763"> 1269</a></span><span class="preprocessor">#define ADC_IER_EOSIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOSIE_Pos)            </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d"> 1270</a></span><span class="preprocessor">#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define ADC_IER_OVRIE_Pos              (4U)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4"> 1272</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Msk              (0x1UL &lt;&lt; ADC_IER_OVRIE_Pos)            </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107"> 1273</a></span><span class="preprocessor">#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define ADC_IER_JEOCIE_Pos             (5U)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7"> 1275</a></span><span class="preprocessor">#define ADC_IER_JEOCIE_Msk             (0x1UL &lt;&lt; ADC_IER_JEOCIE_Pos)           </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50"> 1276</a></span><span class="preprocessor">#define ADC_IER_JEOCIE                 ADC_IER_JEOCIE_Msk                      </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define ADC_IER_JEOSIE_Pos             (6U)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65"> 1278</a></span><span class="preprocessor">#define ADC_IER_JEOSIE_Msk             (0x1UL &lt;&lt; ADC_IER_JEOSIE_Pos)           </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8"> 1279</a></span><span class="preprocessor">#define ADC_IER_JEOSIE                 ADC_IER_JEOSIE_Msk                      </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#define ADC_IER_AWD1IE_Pos             (7U)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4"> 1281</a></span><span class="preprocessor">#define ADC_IER_AWD1IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD1IE_Pos)           </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69"> 1282</a></span><span class="preprocessor">#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="preprocessor">#define ADC_IER_AWD2IE_Pos             (8U)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a"> 1284</a></span><span class="preprocessor">#define ADC_IER_AWD2IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD2IE_Pos)           </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3"> 1285</a></span><span class="preprocessor">#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">#define ADC_IER_AWD3IE_Pos             (9U)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26"> 1287</a></span><span class="preprocessor">#define ADC_IER_AWD3IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD3IE_Pos)           </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c"> 1288</a></span><span class="preprocessor">#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define ADC_IER_JQOVFIE_Pos            (10U)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a"> 1290</a></span><span class="preprocessor">#define ADC_IER_JQOVFIE_Msk            (0x1UL &lt;&lt; ADC_IER_JQOVFIE_Pos)          </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884"> 1291</a></span><span class="preprocessor">#define ADC_IER_JQOVFIE                ADC_IER_JQOVFIE_Msk                     </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">/********************  Bit definition for ADC_CR register  ********************/</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#define ADC_CR_ADEN_Pos                (0U)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d"> 1295</a></span><span class="preprocessor">#define ADC_CR_ADEN_Msk                (0x1UL &lt;&lt; ADC_CR_ADEN_Pos)              </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b"> 1296</a></span><span class="preprocessor">#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">#define ADC_CR_ADDIS_Pos               (1U)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335"> 1298</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Msk               (0x1UL &lt;&lt; ADC_CR_ADDIS_Pos)             </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a"> 1299</a></span><span class="preprocessor">#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">#define ADC_CR_ADSTART_Pos             (2U)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3"> 1301</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Msk             (0x1UL &lt;&lt; ADC_CR_ADSTART_Pos)           </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218"> 1302</a></span><span class="preprocessor">#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="preprocessor">#define ADC_CR_JADSTART_Pos            (3U)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9"> 1304</a></span><span class="preprocessor">#define ADC_CR_JADSTART_Msk            (0x1UL &lt;&lt; ADC_CR_JADSTART_Pos)          </span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca"> 1305</a></span><span class="preprocessor">#define ADC_CR_JADSTART                ADC_CR_JADSTART_Msk                     </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">#define ADC_CR_ADSTP_Pos               (4U)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8"> 1307</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Msk               (0x1UL &lt;&lt; ADC_CR_ADSTP_Pos)             </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5"> 1308</a></span><span class="preprocessor">#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define ADC_CR_JADSTP_Pos              (5U)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a"> 1310</a></span><span class="preprocessor">#define ADC_CR_JADSTP_Msk              (0x1UL &lt;&lt; ADC_CR_JADSTP_Pos)            </span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9"> 1311</a></span><span class="preprocessor">#define ADC_CR_JADSTP                  ADC_CR_JADSTP_Msk                       </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="preprocessor">#define ADC_CR_ADVREGEN_Pos            (28U)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f"> 1313</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Msk            (0x1UL &lt;&lt; ADC_CR_ADVREGEN_Pos)          </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493"> 1314</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">#define ADC_CR_DEEPPWD_Pos             (29U)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c476eee5e28872a97747be4afc84b3a"> 1316</a></span><span class="preprocessor">#define ADC_CR_DEEPPWD_Msk             (0x1UL &lt;&lt; ADC_CR_DEEPPWD_Pos)           </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86"> 1317</a></span><span class="preprocessor">#define ADC_CR_DEEPPWD                 ADC_CR_DEEPPWD_Msk                      </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define ADC_CR_ADCALDIF_Pos            (30U)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb"> 1319</a></span><span class="preprocessor">#define ADC_CR_ADCALDIF_Msk            (0x1UL &lt;&lt; ADC_CR_ADCALDIF_Pos)          </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6"> 1320</a></span><span class="preprocessor">#define ADC_CR_ADCALDIF                ADC_CR_ADCALDIF_Msk                     </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#define ADC_CR_ADCAL_Pos               (31U)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279"> 1322</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Msk               (0x1UL &lt;&lt; ADC_CR_ADCAL_Pos)             </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a"> 1323</a></span><span class="preprocessor">#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">/********************  Bit definition for ADC_CFGR register  ******************/</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define ADC_CFGR_DMAEN_Pos             (0U)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7"> 1327</a></span><span class="preprocessor">#define ADC_CFGR_DMAEN_Msk             (0x1UL &lt;&lt; ADC_CFGR_DMAEN_Pos)           </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5"> 1328</a></span><span class="preprocessor">#define ADC_CFGR_DMAEN                 ADC_CFGR_DMAEN_Msk                      </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#define ADC_CFGR_DMACFG_Pos            (1U)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841"> 1330</a></span><span class="preprocessor">#define ADC_CFGR_DMACFG_Msk            (0x1UL &lt;&lt; ADC_CFGR_DMACFG_Pos)          </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863"> 1331</a></span><span class="preprocessor">#define ADC_CFGR_DMACFG                ADC_CFGR_DMACFG_Msk                     </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">#define ADC_CFGR_RES_Pos               (3U)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06"> 1334</a></span><span class="preprocessor">#define ADC_CFGR_RES_Msk               (0x3UL &lt;&lt; ADC_CFGR_RES_Pos)             </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba"> 1335</a></span><span class="preprocessor">#define ADC_CFGR_RES                   ADC_CFGR_RES_Msk                        </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb"> 1336</a></span><span class="preprocessor">#define ADC_CFGR_RES_0                 (0x1UL &lt;&lt; ADC_CFGR_RES_Pos)             </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b"> 1337</a></span><span class="preprocessor">#define ADC_CFGR_RES_1                 (0x2UL &lt;&lt; ADC_CFGR_RES_Pos)             </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#define ADC_CFGR_EXTSEL_Pos            (5U)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63"> 1340</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_Msk            (0x1FUL &lt;&lt; ADC_CFGR_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a"> 1341</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL                ADC_CFGR_EXTSEL_Msk                     </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415"> 1342</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_0              (0x1UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115"> 1343</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_1              (0x2UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed"> 1344</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_2              (0x4UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91"> 1345</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_3              (0x8UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)          </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac857e0b3042a05e815f6416ecbcb1640"> 1346</a></span><span class="preprocessor">#define ADC_CFGR_EXTSEL_4              (0x10UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">#define ADC_CFGR_EXTEN_Pos             (10U)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c"> 1349</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN_Msk             (0x3UL &lt;&lt; ADC_CFGR_EXTEN_Pos)           </span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df"> 1350</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN                 ADC_CFGR_EXTEN_Msk                      </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc"> 1351</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN_0               (0x1UL &lt;&lt; ADC_CFGR_EXTEN_Pos)           </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d"> 1352</a></span><span class="preprocessor">#define ADC_CFGR_EXTEN_1               (0x2UL &lt;&lt; ADC_CFGR_EXTEN_Pos)           </span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">#define ADC_CFGR_OVRMOD_Pos            (12U)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0"> 1355</a></span><span class="preprocessor">#define ADC_CFGR_OVRMOD_Msk            (0x1UL &lt;&lt; ADC_CFGR_OVRMOD_Pos)          </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14"> 1356</a></span><span class="preprocessor">#define ADC_CFGR_OVRMOD                ADC_CFGR_OVRMOD_Msk                     </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#define ADC_CFGR_CONT_Pos              (13U)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b"> 1358</a></span><span class="preprocessor">#define ADC_CFGR_CONT_Msk              (0x1UL &lt;&lt; ADC_CFGR_CONT_Pos)            </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f"> 1359</a></span><span class="preprocessor">#define ADC_CFGR_CONT                  ADC_CFGR_CONT_Msk                       </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">#define ADC_CFGR_AUTDLY_Pos            (14U)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e"> 1361</a></span><span class="preprocessor">#define ADC_CFGR_AUTDLY_Msk            (0x1UL &lt;&lt; ADC_CFGR_AUTDLY_Pos)          </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539"> 1362</a></span><span class="preprocessor">#define ADC_CFGR_AUTDLY                ADC_CFGR_AUTDLY_Msk                     </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#define ADC_CFGR_ALIGN_Pos             (15U)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28"> 1364</a></span><span class="preprocessor">#define ADC_CFGR_ALIGN_Msk             (0x1UL &lt;&lt; ADC_CFGR_ALIGN_Pos)           </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642"> 1365</a></span><span class="preprocessor">#define ADC_CFGR_ALIGN                 ADC_CFGR_ALIGN_Msk                      </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define ADC_CFGR_DISCEN_Pos            (16U)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff"> 1367</a></span><span class="preprocessor">#define ADC_CFGR_DISCEN_Msk            (0x1UL &lt;&lt; ADC_CFGR_DISCEN_Pos)          </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2"> 1368</a></span><span class="preprocessor">#define ADC_CFGR_DISCEN                ADC_CFGR_DISCEN_Msk                     </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">#define ADC_CFGR_DISCNUM_Pos           (17U)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91"> 1371</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_Msk           (0x7UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)         </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4"> 1372</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM               ADC_CFGR_DISCNUM_Msk                    </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36"> 1373</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_0             (0x1UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)         </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940"> 1374</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_1             (0x2UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)         </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026"> 1375</a></span><span class="preprocessor">#define ADC_CFGR_DISCNUM_2             (0x4UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)         </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define ADC_CFGR_JDISCEN_Pos           (20U)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7"> 1378</a></span><span class="preprocessor">#define ADC_CFGR_JDISCEN_Msk           (0x1UL &lt;&lt; ADC_CFGR_JDISCEN_Pos)         </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4"> 1379</a></span><span class="preprocessor">#define ADC_CFGR_JDISCEN               ADC_CFGR_JDISCEN_Msk                    </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#define ADC_CFGR_JQM_Pos               (21U)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26"> 1381</a></span><span class="preprocessor">#define ADC_CFGR_JQM_Msk               (0x1UL &lt;&lt; ADC_CFGR_JQM_Pos)             </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0"> 1382</a></span><span class="preprocessor">#define ADC_CFGR_JQM                   ADC_CFGR_JQM_Msk                        </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define ADC_CFGR_AWD1SGL_Pos           (22U)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883"> 1384</a></span><span class="preprocessor">#define ADC_CFGR_AWD1SGL_Msk           (0x1UL &lt;&lt; ADC_CFGR_AWD1SGL_Pos)         </span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4"> 1385</a></span><span class="preprocessor">#define ADC_CFGR_AWD1SGL               ADC_CFGR_AWD1SGL_Msk                    </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#define ADC_CFGR_AWD1EN_Pos            (23U)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24"> 1387</a></span><span class="preprocessor">#define ADC_CFGR_AWD1EN_Msk            (0x1UL &lt;&lt; ADC_CFGR_AWD1EN_Pos)          </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a"> 1388</a></span><span class="preprocessor">#define ADC_CFGR_AWD1EN                ADC_CFGR_AWD1EN_Msk                     </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define ADC_CFGR_JAWD1EN_Pos           (24U)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42"> 1390</a></span><span class="preprocessor">#define ADC_CFGR_JAWD1EN_Msk           (0x1UL &lt;&lt; ADC_CFGR_JAWD1EN_Pos)         </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b"> 1391</a></span><span class="preprocessor">#define ADC_CFGR_JAWD1EN               ADC_CFGR_JAWD1EN_Msk                    </span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define ADC_CFGR_JAUTO_Pos             (25U)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d"> 1393</a></span><span class="preprocessor">#define ADC_CFGR_JAUTO_Msk             (0x1UL &lt;&lt; ADC_CFGR_JAUTO_Pos)           </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b"> 1394</a></span><span class="preprocessor">#define ADC_CFGR_JAUTO                 ADC_CFGR_JAUTO_Msk                      </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define ADC_CFGR_AWD1CH_Pos            (26U)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b"> 1397</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_Msk            (0x1FUL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02"> 1398</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH                ADC_CFGR_AWD1CH_Msk                     </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145"> 1399</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_0              (0x01UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c"> 1400</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_1              (0x02UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f"> 1401</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_2              (0x04UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf"> 1402</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_3              (0x08UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3"> 1403</a></span><span class="preprocessor">#define ADC_CFGR_AWD1CH_4              (0x10UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)         </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define ADC_CFGR_JQDIS_Pos             (31U)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd126e10753847ae458475eaa9e3d2d"> 1406</a></span><span class="preprocessor">#define ADC_CFGR_JQDIS_Msk             (0x1UL &lt;&lt; ADC_CFGR_JQDIS_Pos)           </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d"> 1407</a></span><span class="preprocessor">#define ADC_CFGR_JQDIS                 ADC_CFGR_JQDIS_Msk                      </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">/********************  Bit definition for ADC_CFGR2 register  *****************/</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define ADC_CFGR2_ROVSE_Pos            (0U)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc0d65c2d62f9cd066c1c348be34928"> 1411</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSE_Msk            (0x1UL &lt;&lt; ADC_CFGR2_ROVSE_Pos)          </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a"> 1412</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSE                ADC_CFGR2_ROVSE_Msk                     </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define ADC_CFGR2_JOVSE_Pos            (1U)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00271fbb7f3cec753b7c13f5a665e7bc"> 1414</a></span><span class="preprocessor">#define ADC_CFGR2_JOVSE_Msk            (0x1UL &lt;&lt; ADC_CFGR2_JOVSE_Pos)          </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616"> 1415</a></span><span class="preprocessor">#define ADC_CFGR2_JOVSE                ADC_CFGR2_JOVSE_Msk                     </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#define ADC_CFGR2_OVSR_Pos             (2U)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723"> 1418</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Msk             (0x7UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be"> 1419</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94"> 1420</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_0               (0x1UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01"> 1421</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_1               (0x2UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d"> 1422</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_2               (0x4UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define ADC_CFGR2_OVSS_Pos             (5U)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d"> 1425</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Msk             (0xFUL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8"> 1426</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      </span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4"> 1427</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_0               (0x1UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3"> 1428</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_1               (0x2UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248"> 1429</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_2               (0x4UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f"> 1430</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_3               (0x8UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">#define ADC_CFGR2_TROVS_Pos            (9U)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4e352cc5393f8e53057de8a434cba1"> 1433</a></span><span class="preprocessor">#define ADC_CFGR2_TROVS_Msk            (0x1UL &lt;&lt; ADC_CFGR2_TROVS_Pos)          </span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352"> 1434</a></span><span class="preprocessor">#define ADC_CFGR2_TROVS                ADC_CFGR2_TROVS_Msk                     </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#define ADC_CFGR2_ROVSM_Pos            (10U)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38747afffb3a4546f2499e08900c3b57"> 1436</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSM_Msk            (0x1UL &lt;&lt; ADC_CFGR2_ROVSM_Pos)          </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70"> 1437</a></span><span class="preprocessor">#define ADC_CFGR2_ROVSM                ADC_CFGR2_ROVSM_Msk                     </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#define ADC_CFGR2_GCOMP_Pos            (16U)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91ae035187d95a35209e641cc328566"> 1440</a></span><span class="preprocessor">#define ADC_CFGR2_GCOMP_Msk            (0x1UL &lt;&lt; ADC_CFGR2_GCOMP_Pos)          </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf0477ef9f3e5a904c815f291b1eee92"> 1441</a></span><span class="preprocessor">#define ADC_CFGR2_GCOMP                ADC_CFGR2_GCOMP_Msk                     </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define ADC_CFGR2_SWTRIG_Pos           (25U)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacad941a7bcbfc2646474f4ada76f414"> 1444</a></span><span class="preprocessor">#define ADC_CFGR2_SWTRIG_Msk           (0x1UL &lt;&lt; ADC_CFGR2_SWTRIG_Pos)         </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cbd7438a043b8f10603925889d36ce"> 1445</a></span><span class="preprocessor">#define ADC_CFGR2_SWTRIG               ADC_CFGR2_SWTRIG_Msk                    </span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#define ADC_CFGR2_BULB_Pos             (26U)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52705b3c178740542ea4942d8c979e5"> 1447</a></span><span class="preprocessor">#define ADC_CFGR2_BULB_Msk             (0x1UL &lt;&lt; ADC_CFGR2_BULB_Pos)           </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4034a5f515ffc477133edc0672f3207e"> 1448</a></span><span class="preprocessor">#define ADC_CFGR2_BULB                 ADC_CFGR2_BULB_Msk                      </span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define ADC_CFGR2_SMPTRIG_Pos          (27U)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c418afac118429279494a1eaf1b6793"> 1450</a></span><span class="preprocessor">#define ADC_CFGR2_SMPTRIG_Msk          (0x1UL &lt;&lt; ADC_CFGR2_SMPTRIG_Pos)        </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba122b5165f806339c2616b0ca4ec55c"> 1451</a></span><span class="preprocessor">#define ADC_CFGR2_SMPTRIG              ADC_CFGR2_SMPTRIG_Msk                   </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">/********************  Bit definition for ADC_SMPR1 register  *****************/</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define ADC_SMPR1_SMP0_Pos             (0U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358"> 1455</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP0_Pos)           </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095"> 1456</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0                 ADC_SMPR1_SMP0_Msk                      </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413"> 1457</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP0_Pos)           </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391"> 1458</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP0_Pos)           </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028"> 1459</a></span><span class="preprocessor">#define ADC_SMPR1_SMP0_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP0_Pos)           </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">#define ADC_SMPR1_SMP1_Pos             (3U)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57"> 1462</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP1_Pos)           </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b"> 1463</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1                 ADC_SMPR1_SMP1_Msk                      </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083"> 1464</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP1_Pos)           </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a"> 1465</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP1_Pos)           </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918"> 1466</a></span><span class="preprocessor">#define ADC_SMPR1_SMP1_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP1_Pos)           </span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define ADC_SMPR1_SMP2_Pos             (6U)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54"> 1469</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP2_Pos)           </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616"> 1470</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2                 ADC_SMPR1_SMP2_Msk                      </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124"> 1471</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP2_Pos)           </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8"> 1472</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP2_Pos)           </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c"> 1473</a></span><span class="preprocessor">#define ADC_SMPR1_SMP2_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP2_Pos)           </span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define ADC_SMPR1_SMP3_Pos             (9U)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4"> 1476</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP3_Pos)           </span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a"> 1477</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3                 ADC_SMPR1_SMP3_Msk                      </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b"> 1478</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP3_Pos)           </span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973"> 1479</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP3_Pos)           </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed"> 1480</a></span><span class="preprocessor">#define ADC_SMPR1_SMP3_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP3_Pos)           </span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define ADC_SMPR1_SMP4_Pos             (12U)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20"> 1483</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP4_Pos)           </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041"> 1484</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4                 ADC_SMPR1_SMP4_Msk                      </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805"> 1485</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP4_Pos)           </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99"> 1486</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP4_Pos)           </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c"> 1487</a></span><span class="preprocessor">#define ADC_SMPR1_SMP4_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP4_Pos)           </span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#define ADC_SMPR1_SMP5_Pos             (15U)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46"> 1490</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP5_Pos)           </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a"> 1491</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5                 ADC_SMPR1_SMP5_Msk                      </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb"> 1492</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP5_Pos)           </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51"> 1493</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP5_Pos)           </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135"> 1494</a></span><span class="preprocessor">#define ADC_SMPR1_SMP5_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP5_Pos)           </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define ADC_SMPR1_SMP6_Pos             (18U)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48"> 1497</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP6_Pos)           </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a"> 1498</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6                 ADC_SMPR1_SMP6_Msk                      </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a"> 1499</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP6_Pos)           </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608"> 1500</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP6_Pos)           </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76"> 1501</a></span><span class="preprocessor">#define ADC_SMPR1_SMP6_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP6_Pos)           </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define ADC_SMPR1_SMP7_Pos             (21U)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de"> 1504</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP7_Pos)           </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7"> 1505</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7                 ADC_SMPR1_SMP7_Msk                      </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6"> 1506</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP7_Pos)           </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd"> 1507</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP7_Pos)           </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6"> 1508</a></span><span class="preprocessor">#define ADC_SMPR1_SMP7_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP7_Pos)           </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define ADC_SMPR1_SMP8_Pos             (24U)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952"> 1511</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP8_Pos)           </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04"> 1512</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8                 ADC_SMPR1_SMP8_Msk                      </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c"> 1513</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP8_Pos)           </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4"> 1514</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP8_Pos)           </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7"> 1515</a></span><span class="preprocessor">#define ADC_SMPR1_SMP8_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP8_Pos)           </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">#define ADC_SMPR1_SMP9_Pos             (27U)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631"> 1518</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP9_Pos)           </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d"> 1519</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9                 ADC_SMPR1_SMP9_Msk                      </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c"> 1520</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP9_Pos)           </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa"> 1521</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP9_Pos)           </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5"> 1522</a></span><span class="preprocessor">#define ADC_SMPR1_SMP9_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP9_Pos)           </span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define ADC_SMPR1_SMPPLUS_Pos          (31U)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43cbee7f6c519900beb3527456ba634e"> 1525</a></span><span class="preprocessor">#define ADC_SMPR1_SMPPLUS_Msk          (0x1UL &lt;&lt; ADC_SMPR1_SMPPLUS_Pos)        </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3407e68c4289d1249dd3da05e4e7cbc"> 1526</a></span><span class="preprocessor">#define ADC_SMPR1_SMPPLUS              ADC_SMPR1_SMPPLUS_Msk                   </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment">/********************  Bit definition for ADC_SMPR2 register  *****************/</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">#define ADC_SMPR2_SMP10_Pos            (0U)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a"> 1530</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP10_Pos)          </span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812"> 1531</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10                ADC_SMPR2_SMP10_Msk                     </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173"> 1532</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP10_Pos)          </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498"> 1533</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP10_Pos)          </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a"> 1534</a></span><span class="preprocessor">#define ADC_SMPR2_SMP10_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP10_Pos)          </span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#define ADC_SMPR2_SMP11_Pos            (3U)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847"> 1537</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP11_Pos)          </span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344"> 1538</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11                ADC_SMPR2_SMP11_Msk                     </span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90"> 1539</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP11_Pos)          </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db"> 1540</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP11_Pos)          </span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310"> 1541</a></span><span class="preprocessor">#define ADC_SMPR2_SMP11_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP11_Pos)          </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define ADC_SMPR2_SMP12_Pos            (6U)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7"> 1544</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP12_Pos)          </span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257"> 1545</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12                ADC_SMPR2_SMP12_Msk                     </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9"> 1546</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP12_Pos)          </span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185"> 1547</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP12_Pos)          </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f"> 1548</a></span><span class="preprocessor">#define ADC_SMPR2_SMP12_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP12_Pos)          </span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#define ADC_SMPR2_SMP13_Pos            (9U)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c"> 1551</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP13_Pos)          </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa"> 1552</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13                ADC_SMPR2_SMP13_Msk                     </span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf"> 1553</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP13_Pos)          </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353"> 1554</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP13_Pos)          </span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f"> 1555</a></span><span class="preprocessor">#define ADC_SMPR2_SMP13_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP13_Pos)          </span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">#define ADC_SMPR2_SMP14_Pos            (12U)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9"> 1558</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP14_Pos)          </span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997"> 1559</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14                ADC_SMPR2_SMP14_Msk                     </span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91"> 1560</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP14_Pos)          </span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50"> 1561</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP14_Pos)          </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc"> 1562</a></span><span class="preprocessor">#define ADC_SMPR2_SMP14_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP14_Pos)          </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define ADC_SMPR2_SMP15_Pos            (15U)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe"> 1565</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP15_Pos)          </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3"> 1566</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15                ADC_SMPR2_SMP15_Msk                     </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee"> 1567</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP15_Pos)          </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249"> 1568</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP15_Pos)          </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1"> 1569</a></span><span class="preprocessor">#define ADC_SMPR2_SMP15_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP15_Pos)          </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">#define ADC_SMPR2_SMP16_Pos            (18U)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00"> 1572</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP16_Pos)          </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e"> 1573</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16                ADC_SMPR2_SMP16_Msk                     </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307"> 1574</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP16_Pos)          </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195"> 1575</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP16_Pos)          </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1"> 1576</a></span><span class="preprocessor">#define ADC_SMPR2_SMP16_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP16_Pos)          </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define ADC_SMPR2_SMP17_Pos            (21U)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b"> 1579</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP17_Pos)          </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf"> 1580</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17                ADC_SMPR2_SMP17_Msk                     </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645"> 1581</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP17_Pos)          </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d"> 1582</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP17_Pos)          </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60"> 1583</a></span><span class="preprocessor">#define ADC_SMPR2_SMP17_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP17_Pos)          </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#define ADC_SMPR2_SMP18_Pos            (24U)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3"> 1586</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP18_Pos)          </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562"> 1587</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18                ADC_SMPR2_SMP18_Msk                     </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d"> 1588</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP18_Pos)          </span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11"> 1589</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP18_Pos)          </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128"> 1590</a></span><span class="preprocessor">#define ADC_SMPR2_SMP18_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP18_Pos)          </span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">/********************  Bit definition for ADC_TR1 register  *******************/</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">#define ADC_TR1_LT1_Pos                (0U)</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545"> 1594</a></span><span class="preprocessor">#define ADC_TR1_LT1_Msk                (0xFFFUL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8"> 1595</a></span><span class="preprocessor">#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define ADC_TR1_AWDFILT_Pos            (12U)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a4be08452d04f2f36e1c093f38003f"> 1598</a></span><span class="preprocessor">#define ADC_TR1_AWDFILT_Msk            (0x7UL &lt;&lt; ADC_TR1_AWDFILT_Pos)          </span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e8b46608c98b5b9a6956021b9a137a"> 1599</a></span><span class="preprocessor">#define ADC_TR1_AWDFILT                ADC_TR1_AWDFILT_Msk                     </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2f8595d72bc8d07c0e7005ed2dbeac"> 1600</a></span><span class="preprocessor">#define ADC_TR1_AWDFILT_0              (0x1UL &lt;&lt; ADC_TR1_AWDFILT_Pos)          </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917b11b6c9d40b7882fb49495eac6c9e"> 1601</a></span><span class="preprocessor">#define ADC_TR1_AWDFILT_1              (0x2UL &lt;&lt; ADC_TR1_AWDFILT_Pos)          </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e7eecc90ba0d5acdfeeca40050bc569"> 1602</a></span><span class="preprocessor">#define ADC_TR1_AWDFILT_2              (0x4UL &lt;&lt; ADC_TR1_AWDFILT_Pos)          </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define ADC_TR1_HT1_Pos                (16U)</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7"> 1605</a></span><span class="preprocessor">#define ADC_TR1_HT1_Msk                (0xFFFUL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819"> 1606</a></span><span class="preprocessor">#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">/********************  Bit definition for ADC_TR2 register  *******************/</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#define ADC_TR2_LT2_Pos                (0U)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5"> 1610</a></span><span class="preprocessor">#define ADC_TR2_LT2_Msk                (0xFFUL &lt;&lt; ADC_TR2_LT2_Pos)             </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144"> 1611</a></span><span class="preprocessor">#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#define ADC_TR2_HT2_Pos                (16U)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317"> 1614</a></span><span class="preprocessor">#define ADC_TR2_HT2_Msk                (0xFFUL &lt;&lt; ADC_TR2_HT2_Pos)             </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f"> 1615</a></span><span class="preprocessor">#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">/********************  Bit definition for ADC_TR3 register  *******************/</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define ADC_TR3_LT3_Pos                (0U)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73"> 1619</a></span><span class="preprocessor">#define ADC_TR3_LT3_Msk                (0xFFUL &lt;&lt; ADC_TR3_LT3_Pos)             </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be"> 1620</a></span><span class="preprocessor">#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#define ADC_TR3_HT3_Pos                (16U)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f"> 1623</a></span><span class="preprocessor">#define ADC_TR3_HT3_Msk                (0xFFUL &lt;&lt; ADC_TR3_HT3_Pos)             </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7"> 1624</a></span><span class="preprocessor">#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">/********************  Bit definition for ADC_SQR1 register  ******************/</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define ADC_SQR1_L_Pos                 (0U)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 1628</a></span><span class="preprocessor">#define ADC_SQR1_L_Msk                 (0xFUL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1629</a></span><span class="preprocessor">#define ADC_SQR1_L                     ADC_SQR1_L_Msk                          </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1630</a></span><span class="preprocessor">#define ADC_SQR1_L_0                   (0x1UL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1631</a></span><span class="preprocessor">#define ADC_SQR1_L_1                   (0x2UL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1632</a></span><span class="preprocessor">#define ADC_SQR1_L_2                   (0x4UL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1633</a></span><span class="preprocessor">#define ADC_SQR1_L_3                   (0x8UL &lt;&lt; ADC_SQR1_L_Pos)               </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define ADC_SQR1_SQ1_Pos               (6U)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841"> 1636</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2"> 1637</a></span><span class="preprocessor">#define ADC_SQR1_SQ1                   ADC_SQR1_SQ1_Msk                        </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e"> 1638</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d"> 1639</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2"> 1640</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b"> 1641</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae"> 1642</a></span><span class="preprocessor">#define ADC_SQR1_SQ1_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ1_Pos)            </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#define ADC_SQR1_SQ2_Pos               (12U)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a"> 1645</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39"> 1646</a></span><span class="preprocessor">#define ADC_SQR1_SQ2                   ADC_SQR1_SQ2_Msk                        </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab"> 1647</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b"> 1648</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f"> 1649</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee"> 1650</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b"> 1651</a></span><span class="preprocessor">#define ADC_SQR1_SQ2_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ2_Pos)            </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define ADC_SQR1_SQ3_Pos               (18U)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab"> 1654</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe"> 1655</a></span><span class="preprocessor">#define ADC_SQR1_SQ3                   ADC_SQR1_SQ3_Msk                        </span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b"> 1656</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d"> 1657</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f"> 1658</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04"> 1659</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ3_Pos)            </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a"> 1660</a></span><span class="preprocessor">#define ADC_SQR1_SQ3_4                 (0x10UL&lt;&lt; ADC_SQR1_SQ3_Pos)             </span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define ADC_SQR1_SQ4_Pos               (24U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb"> 1663</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e"> 1664</a></span><span class="preprocessor">#define ADC_SQR1_SQ4                   ADC_SQR1_SQ4_Msk                        </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4"> 1665</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f"> 1666</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310"> 1667</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a"> 1668</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec"> 1669</a></span><span class="preprocessor">#define ADC_SQR1_SQ4_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ4_Pos)            </span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">/********************  Bit definition for ADC_SQR2 register  ******************/</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#define ADC_SQR2_SQ5_Pos               (0U)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952"> 1673</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0"> 1674</a></span><span class="preprocessor">#define ADC_SQR2_SQ5                   ADC_SQR2_SQ5_Msk                        </span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9"> 1675</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5"> 1676</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654"> 1677</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36"> 1678</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70"> 1679</a></span><span class="preprocessor">#define ADC_SQR2_SQ5_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ5_Pos)            </span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#define ADC_SQR2_SQ6_Pos               (6U)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e"> 1682</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c"> 1683</a></span><span class="preprocessor">#define ADC_SQR2_SQ6                   ADC_SQR2_SQ6_Msk                        </span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960"> 1684</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded"> 1685</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c"> 1686</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c"> 1687</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20"> 1688</a></span><span class="preprocessor">#define ADC_SQR2_SQ6_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ6_Pos)            </span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="preprocessor">#define ADC_SQR2_SQ7_Pos               (12U)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 1691</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1692</a></span><span class="preprocessor">#define ADC_SQR2_SQ7                   ADC_SQR2_SQ7_Msk                        </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1693</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1694</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1695</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1696</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1697</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)            </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#define ADC_SQR2_SQ8_Pos               (18U)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 1700</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1701</a></span><span class="preprocessor">#define ADC_SQR2_SQ8                   ADC_SQR2_SQ8_Msk                        </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1702</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1703</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1704</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1705</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1706</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)            </span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define ADC_SQR2_SQ9_Pos               (24U)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 1709</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1710</a></span><span class="preprocessor">#define ADC_SQR2_SQ9                   ADC_SQR2_SQ9_Msk                        </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1711</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1712</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1713</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1714</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1715</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)            </span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">/********************  Bit definition for ADC_SQR3 register  ******************/</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#define ADC_SQR3_SQ10_Pos              (0U)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791"> 1719</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263"> 1720</a></span><span class="preprocessor">#define ADC_SQR3_SQ10                  ADC_SQR3_SQ10_Msk                       </span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2"> 1721</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_0                (0x01UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1"> 1722</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_1                (0x02UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c"> 1723</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_2                (0x04UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9"> 1724</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_3                (0x08UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231"> 1725</a></span><span class="preprocessor">#define ADC_SQR3_SQ10_4                (0x10UL &lt;&lt; ADC_SQR3_SQ10_Pos)           </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">#define ADC_SQR3_SQ11_Pos              (6U)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372"> 1728</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b"> 1729</a></span><span class="preprocessor">#define ADC_SQR3_SQ11                  ADC_SQR3_SQ11_Msk                       </span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7"> 1730</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_0                (0x01UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d"> 1731</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_1                (0x02UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196"> 1732</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_2                (0x04UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d"> 1733</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_3                (0x08UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a"> 1734</a></span><span class="preprocessor">#define ADC_SQR3_SQ11_4                (0x10UL &lt;&lt; ADC_SQR3_SQ11_Pos)           </span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#define ADC_SQR3_SQ12_Pos              (12U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f"> 1737</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd"> 1738</a></span><span class="preprocessor">#define ADC_SQR3_SQ12                  ADC_SQR3_SQ12_Msk                       </span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54"> 1739</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_0                (0x01UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa"> 1740</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_1                (0x02UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18"> 1741</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_2                (0x04UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211"> 1742</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_3                (0x08UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee"> 1743</a></span><span class="preprocessor">#define ADC_SQR3_SQ12_4                (0x10UL &lt;&lt; ADC_SQR3_SQ12_Pos)           </span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="preprocessor">#define ADC_SQR3_SQ13_Pos              (18U)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883"> 1746</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a"> 1747</a></span><span class="preprocessor">#define ADC_SQR3_SQ13                  ADC_SQR3_SQ13_Msk                       </span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161"> 1748</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_0                (0x01UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483"> 1749</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_1                (0x02UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec"> 1750</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_2                (0x04UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d"> 1751</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_3                (0x08UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa"> 1752</a></span><span class="preprocessor">#define ADC_SQR3_SQ13_4                (0x10UL &lt;&lt; ADC_SQR3_SQ13_Pos)           </span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="preprocessor">#define ADC_SQR3_SQ14_Pos              (24U)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7"> 1755</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771"> 1756</a></span><span class="preprocessor">#define ADC_SQR3_SQ14                  ADC_SQR3_SQ14_Msk                       </span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4"> 1757</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_0                (0x01UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357"> 1758</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_1                (0x02UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344"> 1759</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_2                (0x04UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0"> 1760</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_3                (0x08UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e"> 1761</a></span><span class="preprocessor">#define ADC_SQR3_SQ14_4                (0x10UL &lt;&lt; ADC_SQR3_SQ14_Pos)           </span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">/********************  Bit definition for ADC_SQR4 register  ******************/</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="preprocessor">#define ADC_SQR4_SQ15_Pos              (0U)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5"> 1765</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_Msk              (0x1FUL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0"> 1766</a></span><span class="preprocessor">#define ADC_SQR4_SQ15                  ADC_SQR4_SQ15_Msk                       </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44"> 1767</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_0                (0x01UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b"> 1768</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_1                (0x02UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a"> 1769</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_2                (0x04UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d"> 1770</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_3                (0x08UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e"> 1771</a></span><span class="preprocessor">#define ADC_SQR4_SQ15_4                (0x10UL &lt;&lt; ADC_SQR4_SQ15_Pos)           </span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="preprocessor">#define ADC_SQR4_SQ16_Pos              (6U)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f"> 1774</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_Msk              (0x1FUL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327"> 1775</a></span><span class="preprocessor">#define ADC_SQR4_SQ16                  ADC_SQR4_SQ16_Msk                       </span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c"> 1776</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_0                (0x01UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36"> 1777</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_1                (0x02UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b"> 1778</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_2                (0x04UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c"> 1779</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_3                (0x08UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632"> 1780</a></span><span class="preprocessor">#define ADC_SQR4_SQ16_4                (0x10UL &lt;&lt; ADC_SQR4_SQ16_Pos)           </span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="preprocessor">#define ADC_DR_RDATA_Pos               (0U)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7"> 1784</a></span><span class="preprocessor">#define ADC_DR_RDATA_Msk               (0xFFFFUL &lt;&lt; ADC_DR_RDATA_Pos)          </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f"> 1785</a></span><span class="preprocessor">#define ADC_DR_RDATA                   ADC_DR_RDATA_Msk                        </span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment">/********************  Bit definition for ADC_JSQR register  ******************/</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="preprocessor">#define ADC_JSQR_JL_Pos                (0U)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 1789</a></span><span class="preprocessor">#define ADC_JSQR_JL_Msk                (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)              </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1790</a></span><span class="preprocessor">#define ADC_JSQR_JL                    ADC_JSQR_JL_Msk                         </span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1791</a></span><span class="preprocessor">#define ADC_JSQR_JL_0                  (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)              </span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1792</a></span><span class="preprocessor">#define ADC_JSQR_JL_1                  (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)              </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_Pos           (2U)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4"> 1795</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_Msk           (0x1FUL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)        </span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96"> 1796</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL               ADC_JSQR_JEXTSEL_Msk                    </span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b"> 1797</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_0             (0x1UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1"> 1798</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_1             (0x2UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf"> 1799</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_2             (0x4UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7"> 1800</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_3             (0x8UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)         </span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37dee12e0521fb23231641ce436d20e1"> 1801</a></span><span class="preprocessor">#define ADC_JSQR_JEXTSEL_4             (0x10UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)        </span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="preprocessor">#define ADC_JSQR_JEXTEN_Pos            (7U)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17"> 1804</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN_Msk            (0x3UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)          </span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d"> 1805</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN                ADC_JSQR_JEXTEN_Msk                     </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8"> 1806</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN_0              (0x1UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)          </span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6"> 1807</a></span><span class="preprocessor">#define ADC_JSQR_JEXTEN_1              (0x2UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)          </span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="preprocessor">#define ADC_JSQR_JSQ1_Pos              (9U)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 1810</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1811</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1                  ADC_JSQR_JSQ1_Msk                       </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1812</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1813</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1814</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1815</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1816</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)           </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="preprocessor">#define ADC_JSQR_JSQ2_Pos              (15U)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 1819</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1820</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2                  ADC_JSQR_JSQ2_Msk                       </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1821</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1822</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1823</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1824</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1825</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)           </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="preprocessor">#define ADC_JSQR_JSQ3_Pos              (21U)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 1828</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1829</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3                  ADC_JSQR_JSQ3_Msk                       </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1830</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1831</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1832</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1833</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1834</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)           </span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="preprocessor">#define ADC_JSQR_JSQ4_Pos              (27U)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 1837</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1838</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4                  ADC_JSQR_JSQ4_Msk                       </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1839</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1840</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1841</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1842</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1843</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)           </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment">/********************  Bit definition for ADC_OFR1 register  ******************/</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="preprocessor">#define ADC_OFR1_OFFSET1_Pos           (0U)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914"> 1847</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_Msk           (0xFFFUL &lt;&lt; ADC_OFR1_OFFSET1_Pos)       </span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f"> 1848</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1               ADC_OFR1_OFFSET1_Msk                    </span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">#define ADC_OFR1_OFFSETPOS_Pos         (24U)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe0185d4d6584504ec660da233f17ba6"> 1851</a></span><span class="preprocessor">#define ADC_OFR1_OFFSETPOS_Msk         (0x1UL &lt;&lt; ADC_OFR1_OFFSETPOS_Pos)       </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd10fb14a367458b3aa766c75aa12f6"> 1852</a></span><span class="preprocessor">#define ADC_OFR1_OFFSETPOS             ADC_OFR1_OFFSETPOS_Msk                  </span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="preprocessor">#define ADC_OFR1_SATEN_Pos             (25U)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c321fe9397f97f330969740c0c8fa9"> 1854</a></span><span class="preprocessor">#define ADC_OFR1_SATEN_Msk             (0x1UL &lt;&lt; ADC_OFR1_SATEN_Pos)           </span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b8ec23ce97b5a2d656da3e548aedc5"> 1855</a></span><span class="preprocessor">#define ADC_OFR1_SATEN                 ADC_OFR1_SATEN_Msk                      </span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_Pos        (26U)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128"> 1858</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee"> 1859</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH            ADC_OFR1_OFFSET1_CH_Msk                 </span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca"> 1860</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_0          (0x01UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340"> 1861</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_1          (0x02UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448"> 1862</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_2          (0x04UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9"> 1863</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_3          (0x08UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1"> 1864</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_4          (0x10UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)     </span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="preprocessor">#define ADC_OFR1_OFFSET1_EN_Pos        (31U)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4"> 1867</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_EN_Msk        (0x1UL &lt;&lt; ADC_OFR1_OFFSET1_EN_Pos)      </span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7"> 1868</a></span><span class="preprocessor">#define ADC_OFR1_OFFSET1_EN            ADC_OFR1_OFFSET1_EN_Msk                 </span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">/********************  Bit definition for ADC_OFR2 register  ******************/</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="preprocessor">#define ADC_OFR2_OFFSET2_Pos           (0U)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30"> 1872</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_Msk           (0xFFFUL &lt;&lt; ADC_OFR2_OFFSET2_Pos)       </span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba"> 1873</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2               ADC_OFR2_OFFSET2_Msk                    </span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="preprocessor">#define ADC_OFR2_OFFSETPOS_Pos         (24U)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39af625d22a2482a13c31d8e4140a4de"> 1876</a></span><span class="preprocessor">#define ADC_OFR2_OFFSETPOS_Msk         (0x1UL &lt;&lt; ADC_OFR2_OFFSETPOS_Pos)       </span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace740e6a006431dc7a0d884dd10ab4d7"> 1877</a></span><span class="preprocessor">#define ADC_OFR2_OFFSETPOS             ADC_OFR2_OFFSETPOS_Msk                  </span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="preprocessor">#define ADC_OFR2_SATEN_Pos             (25U)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd0bc441216dc7bce94f89f2d7f5e45a"> 1879</a></span><span class="preprocessor">#define ADC_OFR2_SATEN_Msk             (0x1UL &lt;&lt; ADC_OFR2_SATEN_Pos)           </span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f6065af83b02c643cd034b31158e99"> 1880</a></span><span class="preprocessor">#define ADC_OFR2_SATEN                 ADC_OFR2_SATEN_Msk                      </span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_Pos        (26U)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513"> 1883</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b"> 1884</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH            ADC_OFR2_OFFSET2_CH_Msk                 </span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701"> 1885</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_0          (0x01UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7"> 1886</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_1          (0x02UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa"> 1887</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_2          (0x04UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a"> 1888</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_3          (0x08UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653"> 1889</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_4          (0x10UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)     </span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="preprocessor">#define ADC_OFR2_OFFSET2_EN_Pos        (31U)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb"> 1892</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_EN_Msk        (0x1UL &lt;&lt; ADC_OFR2_OFFSET2_EN_Pos)      </span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4"> 1893</a></span><span class="preprocessor">#define ADC_OFR2_OFFSET2_EN            ADC_OFR2_OFFSET2_EN_Msk                 </span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment">/********************  Bit definition for ADC_OFR3 register  ******************/</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#define ADC_OFR3_OFFSET3_Pos           (0U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf"> 1897</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_Msk           (0xFFFUL &lt;&lt; ADC_OFR3_OFFSET3_Pos)       </span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa"> 1898</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3               ADC_OFR3_OFFSET3_Msk                    </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">#define ADC_OFR3_OFFSETPOS_Pos         (24U)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf570c3c32c09abb8a85d1c8db066c11d"> 1901</a></span><span class="preprocessor">#define ADC_OFR3_OFFSETPOS_Msk         (0x1UL &lt;&lt; ADC_OFR3_OFFSETPOS_Pos)       </span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga786069fbf861391d75c3d9cbdf58d616"> 1902</a></span><span class="preprocessor">#define ADC_OFR3_OFFSETPOS             ADC_OFR3_OFFSETPOS_Msk                  </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="preprocessor">#define ADC_OFR3_SATEN_Pos             (25U)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453a4cb60b2bc67d14504a8011fbb4d6"> 1904</a></span><span class="preprocessor">#define ADC_OFR3_SATEN_Msk             (0x1UL &lt;&lt; ADC_OFR3_SATEN_Pos)           </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea2c7703a7ea310303f700a4aa50801"> 1905</a></span><span class="preprocessor">#define ADC_OFR3_SATEN                 ADC_OFR3_SATEN_Msk                      </span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_Pos        (26U)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461"> 1908</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb"> 1909</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH            ADC_OFR3_OFFSET3_CH_Msk                 </span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a"> 1910</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_0          (0x01UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d"> 1911</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_1          (0x02UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da"> 1912</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_2          (0x04UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605"> 1913</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_3          (0x08UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7"> 1914</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_4          (0x10UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)     </span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="preprocessor">#define ADC_OFR3_OFFSET3_EN_Pos        (31U)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3"> 1917</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_EN_Msk        (0x1UL &lt;&lt; ADC_OFR3_OFFSET3_EN_Pos)      </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6"> 1918</a></span><span class="preprocessor">#define ADC_OFR3_OFFSET3_EN            ADC_OFR3_OFFSET3_EN_Msk                 </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment">/********************  Bit definition for ADC_OFR4 register  ******************/</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="preprocessor">#define ADC_OFR4_OFFSET4_Pos           (0U)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122"> 1922</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_Msk           (0xFFFUL &lt;&lt; ADC_OFR4_OFFSET4_Pos)       </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a"> 1923</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4               ADC_OFR4_OFFSET4_Msk                    </span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="preprocessor">#define ADC_OFR4_OFFSETPOS_Pos         (24U)</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad2cc618d9e1ea467eb50464d952662"> 1926</a></span><span class="preprocessor">#define ADC_OFR4_OFFSETPOS_Msk         (0x1UL &lt;&lt; ADC_OFR4_OFFSETPOS_Pos)       </span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac39d460dedad54d91a366ddd9be4b772"> 1927</a></span><span class="preprocessor">#define ADC_OFR4_OFFSETPOS             ADC_OFR4_OFFSETPOS_Msk                  </span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="preprocessor">#define ADC_OFR4_SATEN_Pos             (25U)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028d0c2db03aed5333e08b168aec2d24"> 1929</a></span><span class="preprocessor">#define ADC_OFR4_SATEN_Msk             (0x1UL &lt;&lt; ADC_OFR4_SATEN_Pos)           </span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e49b88ecc63f3689d04c637a0dca46b"> 1930</a></span><span class="preprocessor">#define ADC_OFR4_SATEN                 ADC_OFR4_SATEN_Msk                      </span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_Pos        (26U)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b"> 1933</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b"> 1934</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH            ADC_OFR4_OFFSET4_CH_Msk                 </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc"> 1935</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_0          (0x01UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87"> 1936</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_1          (0x02UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4"> 1937</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_2          (0x04UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b"> 1938</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_3          (0x08UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160"> 1939</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_4          (0x10UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)     </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="preprocessor">#define ADC_OFR4_OFFSET4_EN_Pos        (31U)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f"> 1942</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_EN_Msk        (0x1UL &lt;&lt; ADC_OFR4_OFFSET4_EN_Pos)      </span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead"> 1943</a></span><span class="preprocessor">#define ADC_OFR4_OFFSET4_EN            ADC_OFR4_OFFSET4_EN_Msk                 </span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment">/********************  Bit definition for ADC_JDR1 register  ******************/</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">#define ADC_JDR1_JDATA_Pos             (0U)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 1947</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)        </span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1948</a></span><span class="preprocessor">#define ADC_JDR1_JDATA                 ADC_JDR1_JDATA_Msk                      </span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">/********************  Bit definition for ADC_JDR2 register  ******************/</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="preprocessor">#define ADC_JDR2_JDATA_Pos             (0U)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 1952</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)        </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1953</a></span><span class="preprocessor">#define ADC_JDR2_JDATA                 ADC_JDR2_JDATA_Msk                      </span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment">/********************  Bit definition for ADC_JDR3 register  ******************/</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="preprocessor">#define ADC_JDR3_JDATA_Pos             (0U)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 1957</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)        </span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1958</a></span><span class="preprocessor">#define ADC_JDR3_JDATA                 ADC_JDR3_JDATA_Msk                      </span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment">/********************  Bit definition for ADC_JDR4 register  ******************/</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#define ADC_JDR4_JDATA_Pos             (0U)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 1962</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)        </span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1963</a></span><span class="preprocessor">#define ADC_JDR4_JDATA                 ADC_JDR4_JDATA_Msk                      </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment">/********************  Bit definition for ADC_AWD2CR register  ****************/</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Pos          (0U)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663"> 1967</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66"> 1968</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f"> 1969</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_0            (0x00001UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442"> 1970</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_1            (0x00002UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405"> 1971</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_2            (0x00004UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9"> 1972</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_3            (0x00008UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b"> 1973</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_4            (0x00010UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e"> 1974</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_5            (0x00020UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6"> 1975</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_6            (0x00040UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c"> 1976</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_7            (0x00080UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633"> 1977</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_8            (0x00100UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4"> 1978</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_9            (0x00200UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320"> 1979</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_10           (0x00400UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da"> 1980</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_11           (0x00800UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1"> 1981</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_12           (0x01000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf"> 1982</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_13           (0x02000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1"> 1983</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_14           (0x04000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9"> 1984</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_15           (0x08000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735"> 1985</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_16           (0x10000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c"> 1986</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_17           (0x20000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd"> 1987</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_18           (0x40000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment">/********************  Bit definition for ADC_AWD3CR register  ****************/</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Pos          (0U)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f"> 1991</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de"> 1992</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   </span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d"> 1993</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_0            (0x00001UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220"> 1994</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_1            (0x00002UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4"> 1995</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_2            (0x00004UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d"> 1996</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_3            (0x00008UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3"> 1997</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_4            (0x00010UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b"> 1998</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_5            (0x00020UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021"> 1999</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_6            (0x00040UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf"> 2000</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_7            (0x00080UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f"> 2001</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_8            (0x00100UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b"> 2002</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_9            (0x00200UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93"> 2003</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_10           (0x00400UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7"> 2004</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_11           (0x00800UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35"> 2005</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_12           (0x01000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef"> 2006</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_13           (0x02000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216"> 2007</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_14           (0x04000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3"> 2008</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_15           (0x08000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235"> 2009</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_16           (0x10000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa"> 2010</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_17           (0x20000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f"> 2011</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_18           (0x40000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment">/********************  Bit definition for ADC_DIFSEL register  ****************/</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_Pos          (0U)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0"> 2015</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_Msk          (0x7FFFFUL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f"> 2016</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL              ADC_DIFSEL_DIFSEL_Msk                   </span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a"> 2017</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_0            (0x00001UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a"> 2018</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_1            (0x00002UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1"> 2019</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_2            (0x00004UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7"> 2020</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_3            (0x00008UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b"> 2021</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_4            (0x00010UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203"> 2022</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_5            (0x00020UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc"> 2023</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_6            (0x00040UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088"> 2024</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_7            (0x00080UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba"> 2025</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_8            (0x00100UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190"> 2026</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_9            (0x00200UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e"> 2027</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_10           (0x00400UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0"> 2028</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_11           (0x00800UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159"> 2029</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_12           (0x01000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998"> 2030</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_13           (0x02000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3"> 2031</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_14           (0x04000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b"> 2032</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_15           (0x08000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81"> 2033</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_16           (0x10000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361"> 2034</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_17           (0x20000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae1c5277d868cb92eb1cced7ed7b846"> 2035</a></span><span class="preprocessor">#define ADC_DIFSEL_DIFSEL_18           (0x40000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)    </span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">/********************  Bit definition for ADC_CALFACT register  ***************/</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_Pos      (0U)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e"> 2039</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_Msk      (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1"> 2040</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S          ADC_CALFACT_CALFACT_S_Msk               </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d"> 2041</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_0        (0x01UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30"> 2042</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_1        (0x02UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6"> 2043</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_2        (0x04UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47"> 2044</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_3        (0x08UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7"> 2045</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_4        (0x10UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378"> 2046</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_5        (0x20UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44"> 2047</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_S_6        (0x40UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)   </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_Pos      (16U)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65"> 2050</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_Msk      (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057"> 2051</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D          ADC_CALFACT_CALFACT_D_Msk               </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229"> 2052</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_0        (0x01UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b"> 2053</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_1        (0x02UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351"> 2054</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_2        (0x04UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867"> 2055</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_3        (0x08UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e"> 2056</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_4        (0x10UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25"> 2057</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_5        (0x20UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899"> 2058</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_D_6        (0x40UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)   </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">/********************  Bit definition for ADC_GCOMP register  *****************/</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="preprocessor">#define ADC_GCOMP_GCOMPCOEFF_Pos       (0U)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1af7a50d6a567f3ad67247751f6f3a9c"> 2062</a></span><span class="preprocessor">#define ADC_GCOMP_GCOMPCOEFF_Msk       (0x3FFFUL &lt;&lt; ADC_GCOMP_GCOMPCOEFF_Pos)  </span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f58506167a23659a30b9581e8448df"> 2063</a></span><span class="preprocessor">#define ADC_GCOMP_GCOMPCOEFF           ADC_GCOMP_GCOMPCOEFF_Msk                </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">/*************************  ADC Common registers  *****************************/</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment">/********************  Bit definition for ADC_CSR register  *******************/</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="preprocessor">#define ADC_CSR_ADRDY_MST_Pos          (0U)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287bf640ff71b540f1ea2e0b3cc4b927"> 2068</a></span><span class="preprocessor">#define ADC_CSR_ADRDY_MST_Msk          (0x1UL &lt;&lt; ADC_CSR_ADRDY_MST_Pos)        </span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363c4baa77a2a55d75ab15825780f36b"> 2069</a></span><span class="preprocessor">#define ADC_CSR_ADRDY_MST              ADC_CSR_ADRDY_MST_Msk                   </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="preprocessor">#define ADC_CSR_EOSMP_MST_Pos          (1U)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef233cd2c50308531f23f1f9c46b913a"> 2071</a></span><span class="preprocessor">#define ADC_CSR_EOSMP_MST_Msk          (0x1UL &lt;&lt; ADC_CSR_EOSMP_MST_Pos)        </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c019742346d8471abf506b5d70a219e"> 2072</a></span><span class="preprocessor">#define ADC_CSR_EOSMP_MST              ADC_CSR_EOSMP_MST_Msk                   </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="preprocessor">#define ADC_CSR_EOC_MST_Pos            (2U)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c506151c3461f49b0fa3fb2cd5597fc"> 2074</a></span><span class="preprocessor">#define ADC_CSR_EOC_MST_Msk            (0x1UL &lt;&lt; ADC_CSR_EOC_MST_Pos)          </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacc674c57735123cbb2842fefff55671"> 2075</a></span><span class="preprocessor">#define ADC_CSR_EOC_MST                ADC_CSR_EOC_MST_Msk                     </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="preprocessor">#define ADC_CSR_EOS_MST_Pos            (3U)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494e649237731d4628d676adb0b2d17f"> 2077</a></span><span class="preprocessor">#define ADC_CSR_EOS_MST_Msk            (0x1UL &lt;&lt; ADC_CSR_EOS_MST_Pos)          </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f6c1dc3e6f539d8278488b0ec564eb"> 2078</a></span><span class="preprocessor">#define ADC_CSR_EOS_MST                ADC_CSR_EOS_MST_Msk                     </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="preprocessor">#define ADC_CSR_OVR_MST_Pos            (4U)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576bb24ca2143b1b423ebf95a3ec2f93"> 2080</a></span><span class="preprocessor">#define ADC_CSR_OVR_MST_Msk            (0x1UL &lt;&lt; ADC_CSR_OVR_MST_Pos)          </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afddd4e5800a9fe49ed48d8e929db32"> 2081</a></span><span class="preprocessor">#define ADC_CSR_OVR_MST                ADC_CSR_OVR_MST_Msk                     </span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="preprocessor">#define ADC_CSR_JEOC_MST_Pos           (5U)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab51d3e6aa00952823429c6f750242656"> 2083</a></span><span class="preprocessor">#define ADC_CSR_JEOC_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_JEOC_MST_Pos)         </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga307cef04f4e0e39a1d316bb79cfdb84c"> 2084</a></span><span class="preprocessor">#define ADC_CSR_JEOC_MST               ADC_CSR_JEOC_MST_Msk                    </span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="preprocessor">#define ADC_CSR_JEOS_MST_Pos           (6U)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57bce9a1c4ee661d87045444ce4a44ae"> 2086</a></span><span class="preprocessor">#define ADC_CSR_JEOS_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_JEOS_MST_Pos)         </span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c32dd3da4503bb4882965e86d2fa77"> 2087</a></span><span class="preprocessor">#define ADC_CSR_JEOS_MST               ADC_CSR_JEOS_MST_Msk                    </span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="preprocessor">#define ADC_CSR_AWD1_MST_Pos           (7U)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90fd5294cf66a0cb265ac0738dd29dc4"> 2089</a></span><span class="preprocessor">#define ADC_CSR_AWD1_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD1_MST_Pos)         </span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e760a89ee69a39b038237f9a252bde"> 2090</a></span><span class="preprocessor">#define ADC_CSR_AWD1_MST               ADC_CSR_AWD1_MST_Msk                    </span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="preprocessor">#define ADC_CSR_AWD2_MST_Pos           (8U)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8336227c21d9e7a4d59aa9222b074a"> 2092</a></span><span class="preprocessor">#define ADC_CSR_AWD2_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD2_MST_Pos)         </span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0979e63035a45186a9da27816a89f03"> 2093</a></span><span class="preprocessor">#define ADC_CSR_AWD2_MST               ADC_CSR_AWD2_MST_Msk                    </span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="preprocessor">#define ADC_CSR_AWD3_MST_Pos           (9U)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d43ee034d6c30210b93c502c265d3fc"> 2095</a></span><span class="preprocessor">#define ADC_CSR_AWD3_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD3_MST_Pos)         </span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace561ffa960b234da7f1bcdae7f24242"> 2096</a></span><span class="preprocessor">#define ADC_CSR_AWD3_MST               ADC_CSR_AWD3_MST_Msk                    </span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="preprocessor">#define ADC_CSR_JQOVF_MST_Pos          (10U)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae79e467cb0438e4fac2df4cf526d335d"> 2098</a></span><span class="preprocessor">#define ADC_CSR_JQOVF_MST_Msk          (0x1UL &lt;&lt; ADC_CSR_JQOVF_MST_Pos)        </span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eb3decc04766dc174f0ab849dd8e2f"> 2099</a></span><span class="preprocessor">#define ADC_CSR_JQOVF_MST              ADC_CSR_JQOVF_MST_Msk                   </span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="preprocessor">#define ADC_CSR_ADRDY_SLV_Pos          (16U)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dc32c73e0374782a92838bf1906900"> 2102</a></span><span class="preprocessor">#define ADC_CSR_ADRDY_SLV_Msk          (0x1UL &lt;&lt; ADC_CSR_ADRDY_SLV_Pos)        </span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0cbefbb00d6b3f888a0b46f360eb17b"> 2103</a></span><span class="preprocessor">#define ADC_CSR_ADRDY_SLV              ADC_CSR_ADRDY_SLV_Msk                   </span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="preprocessor">#define ADC_CSR_EOSMP_SLV_Pos          (17U)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1751dd3001a5a74d8c13ee3188094316"> 2105</a></span><span class="preprocessor">#define ADC_CSR_EOSMP_SLV_Msk          (0x1UL &lt;&lt; ADC_CSR_EOSMP_SLV_Pos)        </span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7793a7543890e8292a35ca4c9720d185"> 2106</a></span><span class="preprocessor">#define ADC_CSR_EOSMP_SLV              ADC_CSR_EOSMP_SLV_Msk                   </span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="preprocessor">#define ADC_CSR_EOC_SLV_Pos            (18U)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a8a562974a619252e00957dce9d240"> 2108</a></span><span class="preprocessor">#define ADC_CSR_EOC_SLV_Msk            (0x1UL &lt;&lt; ADC_CSR_EOC_SLV_Pos)          </span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16e61d9236080ff6992fe1fb95903a8"> 2109</a></span><span class="preprocessor">#define ADC_CSR_EOC_SLV                ADC_CSR_EOC_SLV_Msk                     </span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="preprocessor">#define ADC_CSR_EOS_SLV_Pos            (19U)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675f130eb27e11452c673327fe3130a6"> 2111</a></span><span class="preprocessor">#define ADC_CSR_EOS_SLV_Msk            (0x1UL &lt;&lt; ADC_CSR_EOS_SLV_Pos)          </span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb74b0eb7fedb0dd6328adcc25ca538f"> 2112</a></span><span class="preprocessor">#define ADC_CSR_EOS_SLV                ADC_CSR_EOS_SLV_Msk                     </span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="preprocessor">#define ADC_CSR_OVR_SLV_Pos            (20U)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4a599b34dbee34e65378b9e9e3fc79"> 2114</a></span><span class="preprocessor">#define ADC_CSR_OVR_SLV_Msk            (0x1UL &lt;&lt; ADC_CSR_OVR_SLV_Pos)          </span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10e122204a63a8360084bb9fce845c9c"> 2115</a></span><span class="preprocessor">#define ADC_CSR_OVR_SLV                ADC_CSR_OVR_SLV_Msk                     </span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="preprocessor">#define ADC_CSR_JEOC_SLV_Pos           (21U)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4d95bb72664f52d2981e7adc996038"> 2117</a></span><span class="preprocessor">#define ADC_CSR_JEOC_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_JEOC_SLV_Pos)         </span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36a196799a84469ddea76fdb7a4b0ca"> 2118</a></span><span class="preprocessor">#define ADC_CSR_JEOC_SLV               ADC_CSR_JEOC_SLV_Msk                    </span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="preprocessor">#define ADC_CSR_JEOS_SLV_Pos           (22U)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f5cdef39b42faceef4e6d3f5fe71b5"> 2120</a></span><span class="preprocessor">#define ADC_CSR_JEOS_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_JEOS_SLV_Pos)         </span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893cd39cdf68ecbe045ee0484d8495f7"> 2121</a></span><span class="preprocessor">#define ADC_CSR_JEOS_SLV               ADC_CSR_JEOS_SLV_Msk                    </span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="preprocessor">#define ADC_CSR_AWD1_SLV_Pos           (23U)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac8856a5e862990cb9f64010144e0da0"> 2123</a></span><span class="preprocessor">#define ADC_CSR_AWD1_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD1_SLV_Pos)         </span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0531777f248f2d8a954afc78a23ccd44"> 2124</a></span><span class="preprocessor">#define ADC_CSR_AWD1_SLV               ADC_CSR_AWD1_SLV_Msk                    </span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">#define ADC_CSR_AWD2_SLV_Pos           (24U)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dfd003ca15655e1f2de9d1bc31997e"> 2126</a></span><span class="preprocessor">#define ADC_CSR_AWD2_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD2_SLV_Pos)         </span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f827ecc13461312054617bc5be7f9ca"> 2127</a></span><span class="preprocessor">#define ADC_CSR_AWD2_SLV               ADC_CSR_AWD2_SLV_Msk                    </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="preprocessor">#define ADC_CSR_AWD3_SLV_Pos           (25U)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44055e48d99b5203edc608830483e64c"> 2129</a></span><span class="preprocessor">#define ADC_CSR_AWD3_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD3_SLV_Pos)         </span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e4439f523dd2ff6ee0a547d798f81b"> 2130</a></span><span class="preprocessor">#define ADC_CSR_AWD3_SLV               ADC_CSR_AWD3_SLV_Msk                    </span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="preprocessor">#define ADC_CSR_JQOVF_SLV_Pos          (26U)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5187f6433dbadbf030e58785b50805ca"> 2132</a></span><span class="preprocessor">#define ADC_CSR_JQOVF_SLV_Msk          (0x1UL &lt;&lt; ADC_CSR_JQOVF_SLV_Pos)        </span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a20199a4ccce037041f1f099a1f3c54"> 2133</a></span><span class="preprocessor">#define ADC_CSR_JQOVF_SLV              ADC_CSR_JQOVF_SLV_Msk                   </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment">/********************  Bit definition for ADC_CCR register  *******************/</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="preprocessor">#define ADC_CCR_DUAL_Pos               (0U)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14a83522a85b5992ece3a2b0d609193"> 2137</a></span><span class="preprocessor">#define ADC_CCR_DUAL_Msk               (0x1FUL &lt;&lt; ADC_CCR_DUAL_Pos)            </span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0"> 2138</a></span><span class="preprocessor">#define ADC_CCR_DUAL                   ADC_CCR_DUAL_Msk                        </span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97c936e953e3285762dd2a338902e60e"> 2139</a></span><span class="preprocessor">#define ADC_CCR_DUAL_0                 (0x01UL &lt;&lt; ADC_CCR_DUAL_Pos)            </span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9483aadf5a658cd8308c70be518bbaeb"> 2140</a></span><span class="preprocessor">#define ADC_CCR_DUAL_1                 (0x02UL &lt;&lt; ADC_CCR_DUAL_Pos)            </span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77840f131e71e865667a9ac051e37507"> 2141</a></span><span class="preprocessor">#define ADC_CCR_DUAL_2                 (0x04UL &lt;&lt; ADC_CCR_DUAL_Pos)            </span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81210f9d2a7b9a1a666a6726c746b512"> 2142</a></span><span class="preprocessor">#define ADC_CCR_DUAL_3                 (0x08UL &lt;&lt; ADC_CCR_DUAL_Pos)            </span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdcd77d1ecad36eedafc0079da769cee"> 2143</a></span><span class="preprocessor">#define ADC_CCR_DUAL_4                 (0x10UL &lt;&lt; ADC_CCR_DUAL_Pos)            </span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="preprocessor">#define ADC_CCR_DELAY_Pos              (8U)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415"> 2146</a></span><span class="preprocessor">#define ADC_CCR_DELAY_Msk              (0xFUL &lt;&lt; ADC_CCR_DELAY_Pos)            </span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 2147</a></span><span class="preprocessor">#define ADC_CCR_DELAY                  ADC_CCR_DELAY_Msk                       </span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 2148</a></span><span class="preprocessor">#define ADC_CCR_DELAY_0                (0x1UL &lt;&lt; ADC_CCR_DELAY_Pos)            </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 2149</a></span><span class="preprocessor">#define ADC_CCR_DELAY_1                (0x2UL &lt;&lt; ADC_CCR_DELAY_Pos)            </span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 2150</a></span><span class="preprocessor">#define ADC_CCR_DELAY_2                (0x4UL &lt;&lt; ADC_CCR_DELAY_Pos)            </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 2151</a></span><span class="preprocessor">#define ADC_CCR_DELAY_3                (0x8UL &lt;&lt; ADC_CCR_DELAY_Pos)            </span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="preprocessor">#define ADC_CCR_DMACFG_Pos             (13U)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353e7ef1092349daae7fd502d2df23c0"> 2154</a></span><span class="preprocessor">#define ADC_CCR_DMACFG_Msk             (0x1UL &lt;&lt; ADC_CCR_DMACFG_Pos)           </span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46"> 2155</a></span><span class="preprocessor">#define ADC_CCR_DMACFG                 ADC_CCR_DMACFG_Msk                      </span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="preprocessor">#define ADC_CCR_MDMA_Pos               (14U)</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga397c2f059d14e8c535091ce7482fc6de"> 2158</a></span><span class="preprocessor">#define ADC_CCR_MDMA_Msk               (0x3UL &lt;&lt; ADC_CCR_MDMA_Pos)             </span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff"> 2159</a></span><span class="preprocessor">#define ADC_CCR_MDMA                   ADC_CCR_MDMA_Msk                        </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a0382adf16c16d48c9eca412b5303"> 2160</a></span><span class="preprocessor">#define ADC_CCR_MDMA_0                 (0x1UL &lt;&lt; ADC_CCR_MDMA_Pos)             </span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e2175d58f845e3fd15652a9a2ddcab"> 2161</a></span><span class="preprocessor">#define ADC_CCR_MDMA_1                 (0x2UL &lt;&lt; ADC_CCR_MDMA_Pos)             </span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="preprocessor">#define ADC_CCR_CKMODE_Pos             (16U)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647"> 2164</a></span><span class="preprocessor">#define ADC_CCR_CKMODE_Msk             (0x3UL &lt;&lt; ADC_CCR_CKMODE_Pos)           </span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d"> 2165</a></span><span class="preprocessor">#define ADC_CCR_CKMODE                 ADC_CCR_CKMODE_Msk                      </span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62319b4946a41b6f92be9abd551a3656"> 2166</a></span><span class="preprocessor">#define ADC_CCR_CKMODE_0               (0x1UL &lt;&lt; ADC_CCR_CKMODE_Pos)           </span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2fdc82fb3e94b7fb69dd04da3bd31c8"> 2167</a></span><span class="preprocessor">#define ADC_CCR_CKMODE_1               (0x2UL &lt;&lt; ADC_CCR_CKMODE_Pos)           </span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="preprocessor">#define ADC_CCR_PRESC_Pos              (18U)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101"> 2170</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Msk              (0xFUL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f"> 2171</a></span><span class="preprocessor">#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       </span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a"> 2172</a></span><span class="preprocessor">#define ADC_CCR_PRESC_0                (0x1UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1"> 2173</a></span><span class="preprocessor">#define ADC_CCR_PRESC_1                (0x2UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f"> 2174</a></span><span class="preprocessor">#define ADC_CCR_PRESC_2                (0x4UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461"> 2175</a></span><span class="preprocessor">#define ADC_CCR_PRESC_3                (0x8UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="preprocessor">#define ADC_CCR_VREFEN_Pos             (22U)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 2178</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VREFEN_Pos)           </span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 2179</a></span><span class="preprocessor">#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      </span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="preprocessor">#define ADC_CCR_VSENSESEL_Pos          (23U)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a16b02414e4f928cce4c10d9d6f6635"> 2181</a></span><span class="preprocessor">#define ADC_CCR_VSENSESEL_Msk          (0x1UL &lt;&lt; ADC_CCR_VSENSESEL_Pos)        </span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185b59630bba0baf1faf376da07ff5a0"> 2182</a></span><span class="preprocessor">#define ADC_CCR_VSENSESEL              ADC_CCR_VSENSESEL_Msk                   </span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="preprocessor">#define ADC_CCR_VBATSEL_Pos            (24U)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46125abd9f3ea3400e1250d726f2661a"> 2184</a></span><span class="preprocessor">#define ADC_CCR_VBATSEL_Msk            (0x1UL &lt;&lt; ADC_CCR_VBATSEL_Pos)          </span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4ea7557201240e9baeee28052542a0"> 2185</a></span><span class="preprocessor">#define ADC_CCR_VBATSEL                ADC_CCR_VBATSEL_Msk                     </span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment">/********************  Bit definition for ADC_CDR register  *******************/</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="preprocessor">#define ADC_CDR_RDATA_MST_Pos          (0U)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc59ae1ae54289109d3c8b328c8d3a0f"> 2189</a></span><span class="preprocessor">#define ADC_CDR_RDATA_MST_Msk          (0xFFFFUL &lt;&lt; ADC_CDR_RDATA_MST_Pos)     </span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe"> 2190</a></span><span class="preprocessor">#define ADC_CDR_RDATA_MST              ADC_CDR_RDATA_MST_Msk                   </span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="preprocessor">#define ADC_CDR_RDATA_SLV_Pos          (16U)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3deedceb10f630d9ff204588499325"> 2193</a></span><span class="preprocessor">#define ADC_CDR_RDATA_SLV_Msk          (0xFFFFUL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)     </span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33"> 2194</a></span><span class="preprocessor">#define ADC_CDR_RDATA_SLV              ADC_CDR_RDATA_SLV_Msk                   </span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment">/*                      Analog Comparators (COMP)                             */</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment">/**********************  Bit definition for COMP_CSR register  ****************/</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="preprocessor">#define COMP_CSR_EN_Pos            (0U)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fa9eb21f742da9d30243c271f8d874"> 2204</a></span><span class="preprocessor">#define COMP_CSR_EN_Msk            (0x1UL &lt;&lt; COMP_CSR_EN_Pos)                  </span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6feb7a7d13ffb5a2811aa35c8abed1ed"> 2205</a></span><span class="preprocessor">#define COMP_CSR_EN                COMP_CSR_EN_Msk                             </span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="preprocessor">#define COMP_CSR_INMSEL_Pos        (4U)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c3e4c32368ad500afd1021d6623f587"> 2208</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_Msk        (0xFUL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa449262c64ece0a455de606c9f559a81"> 2209</a></span><span class="preprocessor">#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         </span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67b84e4c0acf3c6431a51be269dae47a"> 2210</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_0          (0x1UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5160ed0a32d6f3584aa169408365c9"> 2211</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_1          (0x2UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc34f6719dcd70004614bd539e686f24"> 2212</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_2          (0x4UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82aa620499d6014c5354fed01c763313"> 2213</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_3          (0x8UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="preprocessor">#define COMP_CSR_INPSEL_Pos        (8U)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a67a31c95b4bdf4012a98618552e15"> 2216</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_Msk        (0x1UL &lt;&lt; COMP_CSR_INPSEL_Pos)              </span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb22cd1cc39fd1ef30722547e35156d3"> 2217</a></span><span class="preprocessor">#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         </span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="preprocessor">#define COMP_CSR_POLARITY_Pos      (15U)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c98a00c578925462109788597d5acbc"> 2220</a></span><span class="preprocessor">#define COMP_CSR_POLARITY_Msk      (0x1UL &lt;&lt; COMP_CSR_POLARITY_Pos)            </span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga297fb1e2579f708ccbef154f574105f5"> 2221</a></span><span class="preprocessor">#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       </span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="preprocessor">#define COMP_CSR_HYST_Pos          (16U)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18879dcbd9305b57fbbe19c35a814d25"> 2224</a></span><span class="preprocessor">#define COMP_CSR_HYST_Msk          (0x7UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe57b321ccbc7cbef7ab5dba15ec851f"> 2225</a></span><span class="preprocessor">#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           </span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921b78b44b1638adb97b4a3fea45e77a"> 2226</a></span><span class="preprocessor">#define COMP_CSR_HYST_0            (0x1UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2453bf9a390028d42fa48f76169f7036"> 2227</a></span><span class="preprocessor">#define COMP_CSR_HYST_1            (0x2UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639884236b557344937ae0f5dfe24ae6"> 2228</a></span><span class="preprocessor">#define COMP_CSR_HYST_2            (0x4UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="preprocessor">#define COMP_CSR_BLANKING_Pos      (19U)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dc4b4a57b305dd3c62816ddb6887ad"> 2231</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_Msk      (0x7UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca5e2f8219ced485e977823f7ee7413"> 2232</a></span><span class="preprocessor">#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       </span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d27cdb63579659d435522a93fdcc2e7"> 2233</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_0        (0x1UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f5db2aa58c949351fc161993bb09a0"> 2234</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_1        (0x2UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa140f4d58c5c6fc1e9e916f5e3c76c71"> 2235</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_2        (0x4UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="preprocessor">#define COMP_CSR_BRGEN_Pos         (22U)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3da6163b861cedb9170575119387ff9"> 2238</a></span><span class="preprocessor">#define COMP_CSR_BRGEN_Msk         (0x1UL &lt;&lt; COMP_CSR_BRGEN_Pos)               </span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a75737ca908efc9732e40c55eca9051"> 2239</a></span><span class="preprocessor">#define COMP_CSR_BRGEN             COMP_CSR_BRGEN_Msk                          </span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="preprocessor">#define COMP_CSR_SCALEN_Pos        (23U)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93fd0442d1f2e4acd7c9c79d28b39c64"> 2242</a></span><span class="preprocessor">#define COMP_CSR_SCALEN_Msk        (0x1UL &lt;&lt; COMP_CSR_SCALEN_Pos)              </span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7edae58fccd841ccd1b369c2b7081d"> 2243</a></span><span class="preprocessor">#define COMP_CSR_SCALEN            COMP_CSR_SCALEN_Msk                         </span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="preprocessor">#define COMP_CSR_VALUE_Pos         (30U)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110e8535f67740fc403c848f40c1ea13"> 2246</a></span><span class="preprocessor">#define COMP_CSR_VALUE_Msk         (0x1UL &lt;&lt; COMP_CSR_VALUE_Pos)               </span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7671b4d9a10fb07c0b498725ca65d43f"> 2247</a></span><span class="preprocessor">#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          </span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="preprocessor">#define COMP_CSR_LOCK_Pos          (31U)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d68a130c778f413c9af23d146fb6ce"> 2250</a></span><span class="preprocessor">#define COMP_CSR_LOCK_Msk          (0x1UL &lt;&lt; COMP_CSR_LOCK_Pos)                </span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a926a0b464f05c1f53a783275878832"> 2251</a></span><span class="preprocessor">#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           </span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="comment">/*                          CORDIC calculation unit                           */</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">/*******************  Bit definition for CORDIC_CSR register  *****************/</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="preprocessor">#define CORDIC_CSR_FUNC_Pos      (0U)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61657af95d1c3c3b699d9fd310da2347"> 2260</a></span><span class="preprocessor">#define CORDIC_CSR_FUNC_Msk      (0xFUL &lt;&lt; CORDIC_CSR_FUNC_Pos)                </span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f34800c89c36af45afe990e2e25c8c"> 2261</a></span><span class="preprocessor">#define CORDIC_CSR_FUNC          CORDIC_CSR_FUNC_Msk                           </span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e6ff34be41c70113590628245ac1e38"> 2262</a></span><span class="preprocessor">#define CORDIC_CSR_FUNC_0        (0x1UL &lt;&lt; CORDIC_CSR_FUNC_Pos)                </span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803acc04131b2171e0afa42d90a543ab"> 2263</a></span><span class="preprocessor">#define CORDIC_CSR_FUNC_1        (0x2UL &lt;&lt; CORDIC_CSR_FUNC_Pos)                </span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fdc8378b8ea57e19afe25827e9b640a"> 2264</a></span><span class="preprocessor">#define CORDIC_CSR_FUNC_2        (0x4UL &lt;&lt; CORDIC_CSR_FUNC_Pos)                </span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781b9ce4c99088b832dbe4f7066f9927"> 2265</a></span><span class="preprocessor">#define CORDIC_CSR_FUNC_3        (0x8UL &lt;&lt; CORDIC_CSR_FUNC_Pos)                </span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="preprocessor">#define CORDIC_CSR_PRECISION_Pos (4U)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f63149509c9db74e15b531e1a128ca4"> 2267</a></span><span class="preprocessor">#define CORDIC_CSR_PRECISION_Msk (0xFUL &lt;&lt; CORDIC_CSR_PRECISION_Pos)           </span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c36a883f2a07f97ebd3593fff7521e5"> 2268</a></span><span class="preprocessor">#define CORDIC_CSR_PRECISION     CORDIC_CSR_PRECISION_Msk                      </span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c0f8c40054d4d8cba638d1ba568459b"> 2269</a></span><span class="preprocessor">#define CORDIC_CSR_PRECISION_0   (0x1UL &lt;&lt; CORDIC_CSR_PRECISION_Pos)           </span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40837109d0a88c49d3c3207122d1fba"> 2270</a></span><span class="preprocessor">#define CORDIC_CSR_PRECISION_1   (0x2UL &lt;&lt; CORDIC_CSR_PRECISION_Pos)           </span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df7adde5514bb7eadcf69ad608a8693"> 2271</a></span><span class="preprocessor">#define CORDIC_CSR_PRECISION_2   (0x4UL &lt;&lt; CORDIC_CSR_PRECISION_Pos)           </span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6797dc5cd4c3bc0803ae04281631febc"> 2272</a></span><span class="preprocessor">#define CORDIC_CSR_PRECISION_3   (0x8UL &lt;&lt; CORDIC_CSR_PRECISION_Pos)           </span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="preprocessor">#define CORDIC_CSR_SCALE_Pos     (8U)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf635c4c0b395a8e3c84f1e424cb7b8c"> 2274</a></span><span class="preprocessor">#define CORDIC_CSR_SCALE_Msk     (0x7UL &lt;&lt; CORDIC_CSR_SCALE_Pos)               </span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87fc72a51d1c5e6482f74b3d10499ba3"> 2275</a></span><span class="preprocessor">#define CORDIC_CSR_SCALE         CORDIC_CSR_SCALE_Msk                          </span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb6051f3a9f7a9b3b55240312b670be"> 2276</a></span><span class="preprocessor">#define CORDIC_CSR_SCALE_0       (0x1UL &lt;&lt; CORDIC_CSR_SCALE_Pos)               </span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c272f4fe8198bf3c266073a508469ab"> 2277</a></span><span class="preprocessor">#define CORDIC_CSR_SCALE_1       (0x2UL &lt;&lt; CORDIC_CSR_SCALE_Pos)               </span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdbeee863f7644744ed400cabe276841"> 2278</a></span><span class="preprocessor">#define CORDIC_CSR_SCALE_2       (0x4UL &lt;&lt; CORDIC_CSR_SCALE_Pos)               </span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="preprocessor">#define CORDIC_CSR_IEN_Pos       (16U)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55979ad961c92e1fb32b20565cf6703c"> 2280</a></span><span class="preprocessor">#define CORDIC_CSR_IEN_Msk       (0x1UL &lt;&lt; CORDIC_CSR_IEN_Pos)                 </span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f12573c7be930ea5c502a1cb3eb6cd4"> 2281</a></span><span class="preprocessor">#define CORDIC_CSR_IEN           CORDIC_CSR_IEN_Msk                            </span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="preprocessor">#define CORDIC_CSR_DMAREN_Pos    (17U)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b1d83e66a80bcb2a86ebfe6229e30"> 2283</a></span><span class="preprocessor">#define CORDIC_CSR_DMAREN_Msk    (0x1UL &lt;&lt; CORDIC_CSR_DMAREN_Pos)              </span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b78445efff5c5e7a33d3322e0f5322d"> 2284</a></span><span class="preprocessor">#define CORDIC_CSR_DMAREN        CORDIC_CSR_DMAREN_Msk                         </span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="preprocessor">#define CORDIC_CSR_DMAWEN_Pos    (18U)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72f7c5929456ff6f38bffc47639df89"> 2286</a></span><span class="preprocessor">#define CORDIC_CSR_DMAWEN_Msk    (0x1UL &lt;&lt; CORDIC_CSR_DMAWEN_Pos)              </span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e21eb269ee4bcb4e818ea1aab081074"> 2287</a></span><span class="preprocessor">#define CORDIC_CSR_DMAWEN        CORDIC_CSR_DMAWEN_Msk                         </span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="preprocessor">#define CORDIC_CSR_NRES_Pos      (19U)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995a5294013d7b90a7d95130be8db337"> 2289</a></span><span class="preprocessor">#define CORDIC_CSR_NRES_Msk      (0x1UL &lt;&lt; CORDIC_CSR_NRES_Pos)                </span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf69ead0c9e537903b0bec68ffa80a909"> 2290</a></span><span class="preprocessor">#define CORDIC_CSR_NRES          CORDIC_CSR_NRES_Msk                           </span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="preprocessor">#define CORDIC_CSR_NARGS_Pos     (20U)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a2a7a033e4c88e2fce40c75a6055c1"> 2292</a></span><span class="preprocessor">#define CORDIC_CSR_NARGS_Msk     (0x1UL &lt;&lt; CORDIC_CSR_NARGS_Pos)               </span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0a9ac94f088369068f79df0a504444"> 2293</a></span><span class="preprocessor">#define CORDIC_CSR_NARGS         CORDIC_CSR_NARGS_Msk                          </span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="preprocessor">#define CORDIC_CSR_RESSIZE_Pos   (21U)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7136db2aafc58fa305643cfbc40759ec"> 2295</a></span><span class="preprocessor">#define CORDIC_CSR_RESSIZE_Msk   (0x1UL &lt;&lt; CORDIC_CSR_RESSIZE_Pos)             </span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb7fee9548bae12953f248b4c5f1a9a0"> 2296</a></span><span class="preprocessor">#define CORDIC_CSR_RESSIZE       CORDIC_CSR_RESSIZE_Msk                        </span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">#define CORDIC_CSR_ARGSIZE_Pos   (22U)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad7c4887cd8deb3b6dc54dfe6612bcd"> 2298</a></span><span class="preprocessor">#define CORDIC_CSR_ARGSIZE_Msk   (0x1UL &lt;&lt; CORDIC_CSR_ARGSIZE_Pos)             </span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aae0c81dc3217921b2d62b0823bede"> 2299</a></span><span class="preprocessor">#define CORDIC_CSR_ARGSIZE       CORDIC_CSR_ARGSIZE_Msk                        </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="preprocessor">#define CORDIC_CSR_RRDY_Pos      (31U)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a057953a7be018f6efe75d4afed7b9b"> 2301</a></span><span class="preprocessor">#define CORDIC_CSR_RRDY_Msk      (0x1UL &lt;&lt; CORDIC_CSR_RRDY_Pos)                </span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f0e54f0c434fe9fc08c4bd0ff601977"> 2302</a></span><span class="preprocessor">#define CORDIC_CSR_RRDY          CORDIC_CSR_RRDY_Msk                           </span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="comment">/*******************  Bit definition for CORDIC_WDATA register  ***************/</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="preprocessor">#define CORDIC_WDATA_ARG_Pos     (0U)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404b934409905c89d322f52bf42235c4"> 2306</a></span><span class="preprocessor">#define CORDIC_WDATA_ARG_Msk     (0xFFFFFFFFUL &lt;&lt; CORDIC_WDATA_ARG_Pos)        </span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8845284da29fcc8927ee000fdb745f11"> 2307</a></span><span class="preprocessor">#define CORDIC_WDATA_ARG         CORDIC_WDATA_ARG_Msk                          </span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment">/*******************  Bit definition for CORDIC_RDATA register  ***************/</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="preprocessor">#define CORDIC_RDATA_RES_Pos     (0U)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2df8dfa5a32a7eb819ac1ed689de5e2"> 2311</a></span><span class="preprocessor">#define CORDIC_RDATA_RES_Msk     (0xFFFFFFFFUL &lt;&lt; CORDIC_RDATA_RES_Pos)        </span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18a7dacb8d2ac4487bb3ab9713a6b2f"> 2312</a></span><span class="preprocessor">#define CORDIC_RDATA_RES         CORDIC_RDATA_RES_Msk                          </span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="preprocessor">#define CRC_DR_DR_Pos            (0U)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 2321</a></span><span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)               </span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 2322</a></span><span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                 </span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="preprocessor">#define CRC_IDR_IDR_Pos          (0U)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 2326</a></span><span class="preprocessor">#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_IDR_IDR_Pos)             </span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 2327</a></span><span class="preprocessor">#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                               </span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 2331</a></span><span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                   </span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 2332</a></span><span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                              </span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="preprocessor">#define CRC_CR_POLYSIZE_Pos      (3U)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857"> 2334</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Msk      (0x3UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 2335</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           </span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce"> 2336</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_0        (0x1UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 2337</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_1        (0x2UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 2339</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 2340</a></span><span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             </span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 2341</a></span><span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 2342</a></span><span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959"> 2344</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1UL &lt;&lt; CRC_CR_REV_OUT_Pos)                 </span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 2345</a></span><span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            </span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 2349</a></span><span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL &lt;&lt; CRC_INIT_INIT_Pos)           </span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 2350</a></span><span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             </span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="preprocessor">#define CRC_POL_POL_Pos          (0U)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c"> 2354</a></span><span class="preprocessor">#define CRC_POL_POL_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_POL_POL_Pos)             </span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 2355</a></span><span class="preprocessor">#define CRC_POL_POL              CRC_POL_POL_Msk                               </span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment">/*                          CRS Clock Recovery System                         */</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span> </div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment">/*******************  Bit definition for CRS_CR register  *********************/</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="preprocessor">#define CRS_CR_SYNCOKIE_Pos       (0U)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6687d2235aee6208ee83ec71f1bdf30"> 2364</a></span><span class="preprocessor">#define CRS_CR_SYNCOKIE_Msk       (0x1UL &lt;&lt; CRS_CR_SYNCOKIE_Pos)               </span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a4b3d840b5b9a18f6ea414fc48297"> 2365</a></span><span class="preprocessor">#define CRS_CR_SYNCOKIE           CRS_CR_SYNCOKIE_Msk                          </span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="preprocessor">#define CRS_CR_SYNCWARNIE_Pos     (1U)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab86637ea9a46d23663912bc2e71283"> 2367</a></span><span class="preprocessor">#define CRS_CR_SYNCWARNIE_Msk     (0x1UL &lt;&lt; CRS_CR_SYNCWARNIE_Pos)             </span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27fb8e1741d3b5c19a527955eb00bad"> 2368</a></span><span class="preprocessor">#define CRS_CR_SYNCWARNIE         CRS_CR_SYNCWARNIE_Msk                        </span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="preprocessor">#define CRS_CR_ERRIE_Pos          (2U)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3643f34d2c8309aa12a16eb328eacf8"> 2370</a></span><span class="preprocessor">#define CRS_CR_ERRIE_Msk          (0x1UL &lt;&lt; CRS_CR_ERRIE_Pos)                  </span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5"> 2371</a></span><span class="preprocessor">#define CRS_CR_ERRIE              CRS_CR_ERRIE_Msk                             </span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="preprocessor">#define CRS_CR_ESYNCIE_Pos        (3U)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7020a241ff6a9373ce1ac6659d3e51f"> 2373</a></span><span class="preprocessor">#define CRS_CR_ESYNCIE_Msk        (0x1UL &lt;&lt; CRS_CR_ESYNCIE_Pos)                </span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3831818c762e279f698faf27f4e7db4a"> 2374</a></span><span class="preprocessor">#define CRS_CR_ESYNCIE            CRS_CR_ESYNCIE_Msk                           </span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="preprocessor">#define CRS_CR_CEN_Pos            (5U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f433acb2c50755b1d533a1d0f931f1"> 2376</a></span><span class="preprocessor">#define CRS_CR_CEN_Msk            (0x1UL &lt;&lt; CRS_CR_CEN_Pos)                    </span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699"> 2377</a></span><span class="preprocessor">#define CRS_CR_CEN                CRS_CR_CEN_Msk                               </span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Pos     (6U)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd1304e43307ea1f0340ad3a48ab18d"> 2379</a></span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Msk     (0x1UL &lt;&lt; CRS_CR_AUTOTRIMEN_Pos)             </span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd"> 2380</a></span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN         CRS_CR_AUTOTRIMEN_Msk                        </span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="preprocessor">#define CRS_CR_SWSYNC_Pos         (7U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a66457a1fdc77dd7839847ed240edd"> 2382</a></span><span class="preprocessor">#define CRS_CR_SWSYNC_Msk         (0x1UL &lt;&lt; CRS_CR_SWSYNC_Pos)                 </span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d79706214ba4ee9310e4b678d67e44"> 2383</a></span><span class="preprocessor">#define CRS_CR_SWSYNC             CRS_CR_SWSYNC_Msk                            </span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="preprocessor">#define CRS_CR_TRIM_Pos           (8U)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d20d27668870ca66125aa3de5b18dfb"> 2385</a></span><span class="preprocessor">#define CRS_CR_TRIM_Msk           (0x7FUL &lt;&lt; CRS_CR_TRIM_Pos)                  </span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga755d695431db14c1b3b15a48ede61c13"> 2386</a></span><span class="preprocessor">#define CRS_CR_TRIM               CRS_CR_TRIM_Msk                              </span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment">/*******************  Bit definition for CRS_CFGR register  *********************/</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="preprocessor">#define CRS_CFGR_RELOAD_Pos       (0U)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c32c7f8486233dce5d3822e151a0735"> 2390</a></span><span class="preprocessor">#define CRS_CFGR_RELOAD_Msk       (0xFFFFUL &lt;&lt; CRS_CFGR_RELOAD_Pos)            </span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e54b011ada0eeb4b6ed9cdd24d517f9"> 2391</a></span><span class="preprocessor">#define CRS_CFGR_RELOAD           CRS_CFGR_RELOAD_Msk                          </span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="preprocessor">#define CRS_CFGR_FELIM_Pos        (16U)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e52d17a9bd1633cb72269a9a76f1d9"> 2393</a></span><span class="preprocessor">#define CRS_CFGR_FELIM_Msk        (0xFFUL &lt;&lt; CRS_CFGR_FELIM_Pos)               </span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c70ae21b6a35ed520a2b30df2c4852"> 2394</a></span><span class="preprocessor">#define CRS_CFGR_FELIM            CRS_CFGR_FELIM_Msk                           </span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_Pos      (24U)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3eb9195dc02a8cfbeb1d7ea2e09e8d9"> 2397</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_Msk      (0x7UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)              </span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b3ee2ab042802997e57d788c640647"> 2398</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV          CRS_CFGR_SYNCDIV_Msk                         </span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de"> 2399</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_0        (0x1UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)              </span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54"> 2400</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_1        (0x2UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)              </span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42"> 2401</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_2        (0x4UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)              </span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_Pos      (28U)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3dabb857d6e68374c542d1d2abe7ba6"> 2404</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_Msk      (0x3UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)              </span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441881d5e657b04236e440918fe63d20"> 2405</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC          CRS_CFGR_SYNCSRC_Msk                         </span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cd0182bf6bbb7088991ff04c612e20"> 2406</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_0        (0x1UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)              </span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d2f4200ea8754386aab5947b40721d"> 2407</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_1        (0x2UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)              </span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="preprocessor">#define CRS_CFGR_SYNCPOL_Pos      (31U)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga669fff4b2146c481e612c641f9b7d157"> 2410</a></span><span class="preprocessor">#define CRS_CFGR_SYNCPOL_Msk      (0x1UL &lt;&lt; CRS_CFGR_SYNCPOL_Pos)              </span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28395cefb0927f2118a9a840a2e2d71"> 2411</a></span><span class="preprocessor">#define CRS_CFGR_SYNCPOL          CRS_CFGR_SYNCPOL_Msk                         </span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment">/*******************  Bit definition for CRS_ISR register  *********************/</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="preprocessor">#define CRS_ISR_SYNCOKF_Pos       (0U)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1700d1d21e42d6e2c1ccebaaa532fd4"> 2415</a></span><span class="preprocessor">#define CRS_ISR_SYNCOKF_Msk       (0x1UL &lt;&lt; CRS_ISR_SYNCOKF_Pos)               </span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9b5f8992ead0ad76fbb08a5e32419"> 2416</a></span><span class="preprocessor">#define CRS_ISR_SYNCOKF           CRS_ISR_SYNCOKF_Msk                          </span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="preprocessor">#define CRS_ISR_SYNCWARNF_Pos     (1U)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5bab4a943dd56436fa284f16eae065"> 2418</a></span><span class="preprocessor">#define CRS_ISR_SYNCWARNF_Msk     (0x1UL &lt;&lt; CRS_ISR_SYNCWARNF_Pos)             </span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33a79fec47400ab363bbf5b4b9f2b5"> 2419</a></span><span class="preprocessor">#define CRS_ISR_SYNCWARNF         CRS_ISR_SYNCWARNF_Msk                        </span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="preprocessor">#define CRS_ISR_ERRF_Pos          (2U)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaa9ecbd7d32798d79ec221f7d434b2f"> 2421</a></span><span class="preprocessor">#define CRS_ISR_ERRF_Msk          (0x1UL &lt;&lt; CRS_ISR_ERRF_Pos)                  </span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963b451a4ca8890ee3d323304f0b9298"> 2422</a></span><span class="preprocessor">#define CRS_ISR_ERRF              CRS_ISR_ERRF_Msk                             </span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="preprocessor">#define CRS_ISR_ESYNCF_Pos        (3U)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac003c4f10cbcb01a21b5b74d2a0a2747"> 2424</a></span><span class="preprocessor">#define CRS_ISR_ESYNCF_Msk        (0x1UL &lt;&lt; CRS_ISR_ESYNCF_Pos)                </span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4d424be7915f9660ecb19c234a8f"> 2425</a></span><span class="preprocessor">#define CRS_ISR_ESYNCF            CRS_ISR_ESYNCF_Msk                           </span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="preprocessor">#define CRS_ISR_SYNCERR_Pos       (8U)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc683b5b8bbad43929bea1de7cf5e2de"> 2427</a></span><span class="preprocessor">#define CRS_ISR_SYNCERR_Msk       (0x1UL &lt;&lt; CRS_ISR_SYNCERR_Pos)               </span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d05ae1142788a65444c0463a26bcfb"> 2428</a></span><span class="preprocessor">#define CRS_ISR_SYNCERR           CRS_ISR_SYNCERR_Msk                          </span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="preprocessor">#define CRS_ISR_SYNCMISS_Pos      (9U)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab843d7aa1168df9df83d1c2ec43ada98"> 2430</a></span><span class="preprocessor">#define CRS_ISR_SYNCMISS_Msk      (0x1UL &lt;&lt; CRS_ISR_SYNCMISS_Pos)              </span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2241bd51b436f7b381ad410124aec5"> 2431</a></span><span class="preprocessor">#define CRS_ISR_SYNCMISS          CRS_ISR_SYNCMISS_Msk                         </span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="preprocessor">#define CRS_ISR_TRIMOVF_Pos       (10U)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bf95f5466540ed9b60bb2673bbfd98"> 2433</a></span><span class="preprocessor">#define CRS_ISR_TRIMOVF_Msk       (0x1UL &lt;&lt; CRS_ISR_TRIMOVF_Pos)               </span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3852f10eb46159b7888c71e6d9cec3b"> 2434</a></span><span class="preprocessor">#define CRS_ISR_TRIMOVF           CRS_ISR_TRIMOVF_Msk                          </span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="preprocessor">#define CRS_ISR_FEDIR_Pos         (15U)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98392380324f255298ef5a0a37ddde80"> 2436</a></span><span class="preprocessor">#define CRS_ISR_FEDIR_Msk         (0x1UL &lt;&lt; CRS_ISR_FEDIR_Pos)                 </span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91196b059d8ff52c4f28bc964c8a446a"> 2437</a></span><span class="preprocessor">#define CRS_ISR_FEDIR             CRS_ISR_FEDIR_Msk                            </span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="preprocessor">#define CRS_ISR_FECAP_Pos         (16U)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbafe96eb97cd10ee5df017a3958b73"> 2439</a></span><span class="preprocessor">#define CRS_ISR_FECAP_Msk         (0xFFFFUL &lt;&lt; CRS_ISR_FECAP_Pos)              </span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b8a9757678f28814b1a0c1baca63e2"> 2440</a></span><span class="preprocessor">#define CRS_ISR_FECAP             CRS_ISR_FECAP_Msk                            </span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment">/*******************  Bit definition for CRS_ICR register  *********************/</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="preprocessor">#define CRS_ICR_SYNCOKC_Pos       (0U)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53745cc683c8b0e1e296e0eb5629a0ff"> 2444</a></span><span class="preprocessor">#define CRS_ICR_SYNCOKC_Msk       (0x1UL &lt;&lt; CRS_ICR_SYNCOKC_Pos)               </span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42110e626aeef3ca9d76c8bda1f08d6"> 2445</a></span><span class="preprocessor">#define CRS_ICR_SYNCOKC           CRS_ICR_SYNCOKC_Msk                          </span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="preprocessor">#define CRS_ICR_SYNCWARNC_Pos     (1U)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb26aae877992c6c09ead21145fd08d5"> 2447</a></span><span class="preprocessor">#define CRS_ICR_SYNCWARNC_Msk     (0x1UL &lt;&lt; CRS_ICR_SYNCWARNC_Pos)             </span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab772d21f8bc42ad5761a270d663be1ce"> 2448</a></span><span class="preprocessor">#define CRS_ICR_SYNCWARNC         CRS_ICR_SYNCWARNC_Msk                        </span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="preprocessor">#define CRS_ICR_ERRC_Pos          (2U)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4def6621c455b0a5b3353cd4e3af021"> 2450</a></span><span class="preprocessor">#define CRS_ICR_ERRC_Msk          (0x1UL &lt;&lt; CRS_ICR_ERRC_Pos)                  </span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67dc4a9e576468b0c322902c7c47793"> 2451</a></span><span class="preprocessor">#define CRS_ICR_ERRC              CRS_ICR_ERRC_Msk                             </span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="preprocessor">#define CRS_ICR_ESYNCC_Pos        (3U)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddcb111c81613365f15ba3fb1974d2c5"> 2453</a></span><span class="preprocessor">#define CRS_ICR_ESYNCC_Msk        (0x1UL &lt;&lt; CRS_ICR_ESYNCC_Pos)                </span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfaa0b3004143ca5b1a7fe5ed23daccf"> 2454</a></span><span class="preprocessor">#define CRS_ICR_ESYNCC            CRS_ICR_ESYNCC_Msk                           </span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment">/*</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32G4 series)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment"> */</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88aaf7e89ddcd648227fd514315c9838"> 2464</a></span><span class="preprocessor">#define DAC_CHANNEL2_SUPPORT                           </span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 2468</a></span><span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1UL &lt;&lt; DAC_CR_EN1_Pos)                  </span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 2469</a></span><span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="preprocessor">#define DAC_CR_TEN1_Pos             (1U)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 2471</a></span><span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1UL &lt;&lt; DAC_CR_TEN1_Pos)                 </span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 2472</a></span><span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="preprocessor">#define DAC_CR_TSEL1_Pos            (2U)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 2475</a></span><span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0xFUL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 2476</a></span><span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 2477</a></span><span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 2478</a></span><span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 2479</a></span><span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3dabd915eca885a86edf41c2c8f89"> 2480</a></span><span class="preprocessor">#define DAC_CR_TSEL1_3              (0x8UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 2483</a></span><span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 2484</a></span><span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 2485</a></span><span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 2486</a></span><span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 2489</a></span><span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 2490</a></span><span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 2491</a></span><span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 2492</a></span><span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 2493</a></span><span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 2494</a></span><span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 2497</a></span><span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN1_Pos)               </span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 2498</a></span><span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 2500</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE1_Pos)            </span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 2501</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="preprocessor">#define DAC_CR_CEN1_Pos             (14U)</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4e84b0b68c51df7a31150f62c73406"> 2503</a></span><span class="preprocessor">#define DAC_CR_CEN1_Msk             (0x1UL &lt;&lt; DAC_CR_CEN1_Pos)                 </span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a32a17d51b856044c8e085f8ed0c940"> 2504</a></span><span class="preprocessor">#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            </span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="preprocessor">#define DAC_CR_HFSEL_Pos            (15U)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae24370a9ab9f19aedeb87d9a55274920"> 2507</a></span><span class="preprocessor">#define DAC_CR_HFSEL_Msk            (0x1UL &lt;&lt; DAC_CR_HFSEL_Pos)                </span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16c96d511b656176a5db2ea40025d0f"> 2508</a></span><span class="preprocessor">#define DAC_CR_HFSEL                DAC_CR_HFSEL_Msk                           </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="preprocessor">#define DAC_CR_EN2_Pos              (16U)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 2511</a></span><span class="preprocessor">#define DAC_CR_EN2_Msk              (0x1UL &lt;&lt; DAC_CR_EN2_Pos)                  </span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 2512</a></span><span class="preprocessor">#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="preprocessor">#define DAC_CR_TEN2_Pos             (17U)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 2514</a></span><span class="preprocessor">#define DAC_CR_TEN2_Msk             (0x1UL &lt;&lt; DAC_CR_TEN2_Pos)                 </span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 2515</a></span><span class="preprocessor">#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            </span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="preprocessor">#define DAC_CR_TSEL2_Pos            (18U)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 2518</a></span><span class="preprocessor">#define DAC_CR_TSEL2_Msk            (0xFUL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 2519</a></span><span class="preprocessor">#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           </span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 2520</a></span><span class="preprocessor">#define DAC_CR_TSEL2_0              (0x1UL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 2521</a></span><span class="preprocessor">#define DAC_CR_TSEL2_1              (0x2UL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 2522</a></span><span class="preprocessor">#define DAC_CR_TSEL2_2              (0x4UL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e0d879b871c582706e0d7f859c37a4"> 2523</a></span><span class="preprocessor">#define DAC_CR_TSEL2_3              (0x8UL &lt;&lt; DAC_CR_TSEL2_Pos)                </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="preprocessor">#define DAC_CR_WAVE2_Pos            (22U)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 2526</a></span><span class="preprocessor">#define DAC_CR_WAVE2_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE2_Pos)                </span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 2527</a></span><span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 2528</a></span><span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1UL &lt;&lt; DAC_CR_WAVE2_Pos)                </span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 2529</a></span><span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2UL &lt;&lt; DAC_CR_WAVE2_Pos)                </span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 2532</a></span><span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 2533</a></span><span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 2534</a></span><span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 2535</a></span><span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 2536</a></span><span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 2537</a></span><span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 2540</a></span><span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN2_Pos)               </span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 2541</a></span><span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 2543</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE2_Pos)            </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 2544</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><span class="preprocessor">#define DAC_CR_CEN2_Pos             (30U)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af867ef3f1cad485aee0da8c74b7ba"> 2546</a></span><span class="preprocessor">#define DAC_CR_CEN2_Msk             (0x1UL &lt;&lt; DAC_CR_CEN2_Pos)                 </span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ccfa330c76c4dd4129e385b895552e"> 2547</a></span><span class="preprocessor">#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            </span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 2551</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)         </span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 2552</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 2554</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)         </span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 2555</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIGB1_Pos    (16U)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9886741020b46bd80e1419657eb4d86"> 2557</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIGB1_Msk    (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIGB1_Pos)        </span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga189de5dd4e81d7466a9d4d08a8fc9dd1"> 2558</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIGB1        DAC_SWTRIGR_SWTRIGB1_Msk                   </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIGB2_Pos    (17U)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5770a8d613f1cb23eed3d818a2e2ca05"> 2560</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIGB2_Msk    (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIGB2_Pos)        </span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da2699b76440dbd2b728075ded50d2e"> 2561</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIGB2        DAC_SWTRIGR_SWTRIGB2_Msk                   </span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 2565</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 2566</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHRB_Pos   (16U)</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47195e387c008a5f44f4bc5669e7033b"> 2568</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHRB_Msk   (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHRB_Pos)     </span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb528eb7d76b0d6f6c2002c388005f55"> 2569</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHRB       DAC_DHR12R1_DACC1DHRB_Msk                  </span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 2573</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 2574</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHRB_Pos   (20U)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2303c47e1867a6090c918a336a0e87"> 2576</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHRB_Msk   (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHRB_Pos)     </span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1408d01a1549f64a1e9d2047da65a0e"> 2577</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHRB       DAC_DHR12L1_DACC1DHRB_Msk                  </span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 2581</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)        </span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 2582</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHRB_Pos    (8U)</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6be7065c0990d3276502adc112c99a"> 2584</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHRB_Msk    (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHRB_Pos)       </span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4a114685d9ce11a012af5f06b0d85f"> 2585</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHRB        DAC_DHR8R1_DACC1DHRB_Msk                   </span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 2589</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)      </span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 2590</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHRB_Pos   (16U)</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2313d8fbaa7acbf3d22644f6eda1068"> 2592</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHRB_Msk   (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHRB_Pos)     </span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdca4d05333fedaf9b3f8db62c27b317"> 2593</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHRB       DAC_DHR12R2_DACC2DHRB_Msk                  </span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 2597</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)      </span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 2598</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHRB_Pos   (20U)</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf136462760bd5a72d12ab5cc7e22dc67"> 2600</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHRB_Msk   (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHRB_Pos)     </span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8437bea3a5695231a250c76fae4a7883"> 2601</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHRB       DAC_DHR12L2_DACC2DHRB_Msk                  </span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 2605</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)        </span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 2606</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHRB_Pos    (8U)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f16aacc91f0dea1543585c8749e34f"> 2608</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHRB_Msk    (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHRB_Pos)       </span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39794fc22975e0ddc47514629c767fe0"> 2609</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHRB        DAC_DHR8R2_DACC2DHRB_Msk                   </span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 2613</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 2614</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 2616</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)      </span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 2617</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 2621</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 2622</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 2624</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)      </span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 2625</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 2629</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)        </span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 2630</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 2632</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)        </span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 2633</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 2637</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)         </span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 2638</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="preprocessor">#define DAC_DOR1_DACC1DORB_Pos      (16U)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68e42c63d90f58eaabb66035eae4965"> 2640</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DORB_Msk      (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DORB_Pos)        </span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed6a7e8c131863a4df6e49231af6f0b"> 2641</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DORB          DAC_DOR1_DACC1DORB_Msk                     </span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 2645</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DOR_Pos)         </span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 2646</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="preprocessor">#define DAC_DOR2_DACC2DORB_Pos      (16U)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28f4ed622fe2aa782b22558cb9fc1c1"> 2648</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DORB_Msk      (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DORB_Pos)        </span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac782114b2e7ca13667d28f12db1613a7"> 2649</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DORB          DAC_DOR2_DACC2DORB_Msk                     </span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="preprocessor">#define DAC_SR_DAC1RDY_Pos          (11U)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab17eeefb5859c4c0732f19cd70607234"> 2653</a></span><span class="preprocessor">#define DAC_SR_DAC1RDY_Msk          (0x1UL &lt;&lt; DAC_SR_DAC1RDY_Pos)              </span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa76ec511036bff7a60ffcfdd9f1c74c"> 2654</a></span><span class="preprocessor">#define DAC_SR_DAC1RDY              DAC_SR_DAC1RDY_Msk                         </span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="preprocessor">#define DAC_SR_DORSTAT1_Pos         (12U)</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6240eee766d73e0abe406a0deb30de7"> 2656</a></span><span class="preprocessor">#define DAC_SR_DORSTAT1_Msk         (0x1UL &lt;&lt; DAC_SR_DORSTAT1_Pos)             </span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3bb057e1c23a032a2879bbb914c77a6"> 2657</a></span><span class="preprocessor">#define DAC_SR_DORSTAT1             DAC_SR_DORSTAT1_Msk                        </span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 2659</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR1_Pos)              </span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 2660</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="preprocessor">#define DAC_SR_CAL_FLAG1_Pos        (14U)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11f12c0c3ad12a1df216b909e183a5e"> 2662</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG1_Msk        (0x1UL &lt;&lt; DAC_SR_CAL_FLAG1_Pos)            </span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a28933728ad7218c1a35a28f369f237"> 2663</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       </span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="preprocessor">#define DAC_SR_BWST1_Pos            (15U)</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6f1dcf843c40e189f723b6cf0ccd1f"> 2665</a></span><span class="preprocessor">#define DAC_SR_BWST1_Msk            (0x1UL &lt;&lt; DAC_SR_BWST1_Pos)                </span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bb7ec09f274673a0bc638e628a48eb"> 2666</a></span><span class="preprocessor">#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           </span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="preprocessor">#define DAC_SR_DAC2RDY_Pos          (27U)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06d2bc5c8b96c9da63047ef9895133b3"> 2669</a></span><span class="preprocessor">#define DAC_SR_DAC2RDY_Msk          (0x1UL &lt;&lt; DAC_SR_DAC2RDY_Pos)              </span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa135db60536cf248c0267475dc57eecb"> 2670</a></span><span class="preprocessor">#define DAC_SR_DAC2RDY              DAC_SR_DAC2RDY_Msk                         </span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="preprocessor">#define DAC_SR_DORSTAT2_Pos         (28U)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5aefa982186975ca55b9a512f2b905"> 2672</a></span><span class="preprocessor">#define DAC_SR_DORSTAT2_Msk         (0x1UL &lt;&lt; DAC_SR_DORSTAT2_Pos)             </span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860f726728245546064e709876e40f9a"> 2673</a></span><span class="preprocessor">#define DAC_SR_DORSTAT2             DAC_SR_DORSTAT2_Msk                        </span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 2675</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR2_Pos)              </span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 2676</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="preprocessor">#define DAC_SR_CAL_FLAG2_Pos        (30U)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e69300cee9ea99e6a4efbe90ad8650"> 2678</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG2_Msk        (0x1UL &lt;&lt; DAC_SR_CAL_FLAG2_Pos)            </span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8625d64b52916aecec4ad1af2151611"> 2679</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       </span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="preprocessor">#define DAC_SR_BWST2_Pos            (31U)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e5d6c95247cc576dc6079a1fee4921b"> 2681</a></span><span class="preprocessor">#define DAC_SR_BWST2_Msk            (0x1UL &lt;&lt; DAC_SR_BWST2_Pos)                </span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3b39075eab930b643022442c28cc4"> 2682</a></span><span class="preprocessor">#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           </span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment">/*******************  Bit definition for DAC_CCR register  ********************/</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="preprocessor">#define DAC_CCR_OTRIM1_Pos          (0U)</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68d2bd7ed83bfa562b100be5125c1ac"> 2686</a></span><span class="preprocessor">#define DAC_CCR_OTRIM1_Msk          (0x1FUL &lt;&lt; DAC_CCR_OTRIM1_Pos)             </span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b249a9e80c32dfe3cdcf6965a8ab5e5"> 2687</a></span><span class="preprocessor">#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         </span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="preprocessor">#define DAC_CCR_OTRIM2_Pos          (16U)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57760c458a22d9a8aaa3acca319d6023"> 2689</a></span><span class="preprocessor">#define DAC_CCR_OTRIM2_Msk          (0x1FUL &lt;&lt; DAC_CCR_OTRIM2_Pos)             </span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8fbda0c44d5861b07aa5c41ca8951c"> 2690</a></span><span class="preprocessor">#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         </span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment">/*******************  Bit definition for DAC_MCR register  *******************/</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="preprocessor">#define DAC_MCR_MODE1_Pos           (0U)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01bf0067ef0566b80d64f72bc4049a0a"> 2694</a></span><span class="preprocessor">#define DAC_MCR_MODE1_Msk           (0x7UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e19ac9791c5f2d43bfa773d73e7cce9"> 2695</a></span><span class="preprocessor">#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          </span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea553823e38bb50c5ff2e39e147b3f25"> 2696</a></span><span class="preprocessor">#define DAC_MCR_MODE1_0             (0x1UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0521d00c2a858985fae3690b53c90d78"> 2697</a></span><span class="preprocessor">#define DAC_MCR_MODE1_1             (0x2UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0900c5706930ec452f3b53507755b9e"> 2698</a></span><span class="preprocessor">#define DAC_MCR_MODE1_2             (0x4UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="preprocessor">#define DAC_MCR_DMADOUBLE1_Pos      (8U)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e7df131cadf3bada607aeb9f1fdd38"> 2701</a></span><span class="preprocessor">#define DAC_MCR_DMADOUBLE1_Msk      (0x1UL &lt;&lt; DAC_MCR_DMADOUBLE1_Pos)          </span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6ba42a382f378ce5b61b2b0af5a03e"> 2702</a></span><span class="preprocessor">#define DAC_MCR_DMADOUBLE1          DAC_MCR_DMADOUBLE1_Msk                     </span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="preprocessor">#define DAC_MCR_SINFORMAT1_Pos      (9U)</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f63d6ee2ca4e7f14095e68318a4302"> 2705</a></span><span class="preprocessor">#define DAC_MCR_SINFORMAT1_Msk      (0x1UL &lt;&lt; DAC_MCR_SINFORMAT1_Pos)          </span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a154f8708f1d2e605ef604a8dc93d7c"> 2706</a></span><span class="preprocessor">#define DAC_MCR_SINFORMAT1          DAC_MCR_SINFORMAT1_Msk                     </span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="preprocessor">#define DAC_MCR_HFSEL_Pos           (14U)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08be641b303bce5f5e167b13cba26a32"> 2709</a></span><span class="preprocessor">#define DAC_MCR_HFSEL_Msk           (0x3UL &lt;&lt; DAC_MCR_HFSEL_Pos)               </span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc34b220bde56f8669ae32df9bc059"> 2710</a></span><span class="preprocessor">#define DAC_MCR_HFSEL               DAC_MCR_HFSEL_Msk                          </span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa062473d481075482d873c7d8554e970"> 2711</a></span><span class="preprocessor">#define DAC_MCR_HFSEL_0             (0x1UL &lt;&lt; DAC_MCR_HFSEL_Pos)               </span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66d370c733766099a739572f0249cce"> 2712</a></span><span class="preprocessor">#define DAC_MCR_HFSEL_1             (0x2UL &lt;&lt; DAC_MCR_HFSEL_Pos)               </span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="preprocessor">#define DAC_MCR_MODE2_Pos           (16U)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a70ff5f0e0024c1cc8f021f6cac404"> 2715</a></span><span class="preprocessor">#define DAC_MCR_MODE2_Msk           (0x7UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838e39ec4ee55b31228f2e9bba8ef16a"> 2716</a></span><span class="preprocessor">#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          </span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dfc664918a2b4807e06ca22cb7aa3cf"> 2717</a></span><span class="preprocessor">#define DAC_MCR_MODE2_0             (0x1UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2d83718521b0a334ecdcc2995d30d1"> 2718</a></span><span class="preprocessor">#define DAC_MCR_MODE2_1             (0x2UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2a5c85e16c4bc3bf18973851af6fbe"> 2719</a></span><span class="preprocessor">#define DAC_MCR_MODE2_2             (0x4UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="preprocessor">#define DAC_MCR_DMADOUBLE2_Pos      (24U)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9b15f87b76b5695842fd0b28d76a35"> 2722</a></span><span class="preprocessor">#define DAC_MCR_DMADOUBLE2_Msk      (0x1UL &lt;&lt; DAC_MCR_DMADOUBLE2_Pos)          </span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0759ba6168f2631df946ea3ba310b7b0"> 2723</a></span><span class="preprocessor">#define DAC_MCR_DMADOUBLE2          DAC_MCR_DMADOUBLE2_Msk                     </span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="preprocessor">#define DAC_MCR_SINFORMAT2_Pos      (25U)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4326ba99b1af9e24a9a5fb1e3f9b6150"> 2726</a></span><span class="preprocessor">#define DAC_MCR_SINFORMAT2_Msk      (0x1UL &lt;&lt; DAC_MCR_SINFORMAT2_Pos)          </span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf4e1a0add04d32d505c12c7dfbf7063"> 2727</a></span><span class="preprocessor">#define DAC_MCR_SINFORMAT2          DAC_MCR_SINFORMAT2_Msk                     </span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment">/******************  Bit definition for DAC_SHSR1 register  ******************/</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1_Pos      (0U)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7de216bb4a7ca4a346e906f7fbe0efd1"> 2731</a></span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL &lt;&lt; DAC_SHSR1_TSAMPLE1_Pos)        </span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92ad9b7f256f60de753a805d0406b66"> 2732</a></span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     </span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment">/******************  Bit definition for DAC_SHSR2 register  ******************/</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="preprocessor">#define DAC_SHSR2_TSAMPLE2_Pos      (0U)</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117e1085c39769e751a8a487fe667c0d"> 2736</a></span><span class="preprocessor">#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL &lt;&lt; DAC_SHSR2_TSAMPLE2_Pos)        </span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1789069a20befec8ba351561c675a88"> 2737</a></span><span class="preprocessor">#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     </span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment">/******************  Bit definition for DAC_SHHR register  ******************/</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="preprocessor">#define DAC_SHHR_THOLD1_Pos         (0U)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee0bdb9d126ca8efe3e79e7df8a8175"> 2741</a></span><span class="preprocessor">#define DAC_SHHR_THOLD1_Msk         (0x3FFUL &lt;&lt; DAC_SHHR_THOLD1_Pos)           </span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d74eeffe6401b619b9a98a4c1ea39c1"> 2742</a></span><span class="preprocessor">#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        </span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="preprocessor">#define DAC_SHHR_THOLD2_Pos         (16U)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab848ec898eaad60b545dea7fda7c8f08"> 2744</a></span><span class="preprocessor">#define DAC_SHHR_THOLD2_Msk         (0x3FFUL &lt;&lt; DAC_SHHR_THOLD2_Pos)           </span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab068ca42052be65caf0fd598e7b29287"> 2745</a></span><span class="preprocessor">#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        </span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment">/******************  Bit definition for DAC_SHRR register  ******************/</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="preprocessor">#define DAC_SHRR_TREFRESH1_Pos      (0U)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc55aac5a00d288a3b850bb3524abd61"> 2749</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL &lt;&lt; DAC_SHRR_TREFRESH1_Pos)         </span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0109eb0ed545d5cd473389a8af1f618e"> 2750</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     </span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="preprocessor">#define DAC_SHRR_TREFRESH2_Pos      (16U)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8b52d49b6a1389f7c9e46ce0e0fee2f"> 2752</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL &lt;&lt; DAC_SHRR_TREFRESH2_Pos)         </span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fea504a1cb1688942e4b121eb2173d3"> 2753</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     </span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment">/******************  Bit definition for DAC_STR1 register  ******************/</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="preprocessor">#define DAC_STR1_STRSTDATA1_Pos     (0U)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61482ac49d9e9449a86a8a9169818e29"> 2757</a></span><span class="preprocessor">#define DAC_STR1_STRSTDATA1_Msk     (0xFFFUL &lt;&lt; DAC_STR1_STRSTDATA1_Pos)       </span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a1a7898566a7bbc986272f8af5978e"> 2758</a></span><span class="preprocessor">#define DAC_STR1_STRSTDATA1         DAC_STR1_STRSTDATA1_Msk                    </span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="preprocessor">#define DAC_STR1_STDIR1_Pos         (12U)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffacdb6841ba33e2965ba79f3a9d9fe4"> 2760</a></span><span class="preprocessor">#define DAC_STR1_STDIR1_Msk         (0x1UL &lt;&lt; DAC_STR1_STDIR1_Pos)             </span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd107c6085b193570ac70a582a2724ba"> 2761</a></span><span class="preprocessor">#define DAC_STR1_STDIR1             DAC_STR1_STDIR1_Msk                        </span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="preprocessor">#define DAC_STR1_STINCDATA1_Pos     (16U)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782ec8cf9bd4d37ae257569f62efce4a"> 2764</a></span><span class="preprocessor">#define DAC_STR1_STINCDATA1_Msk     (0xFFFFUL &lt;&lt; DAC_STR1_STINCDATA1_Pos)      </span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5aba210c26faa68996114b3e181f33"> 2765</a></span><span class="preprocessor">#define DAC_STR1_STINCDATA1         DAC_STR1_STINCDATA1_Msk                    </span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment">/******************  Bit definition for DAC_STR2 register  ******************/</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="preprocessor">#define DAC_STR2_STRSTDATA2_Pos     (0U)</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad891ef50a9699957a4e2b9c6e42db0ec"> 2769</a></span><span class="preprocessor">#define DAC_STR2_STRSTDATA2_Msk     (0xFFFUL &lt;&lt; DAC_STR2_STRSTDATA2_Pos)       </span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee66da19128eeec50c3f57e6f61ad93"> 2770</a></span><span class="preprocessor">#define DAC_STR2_STRSTDATA2         DAC_STR2_STRSTDATA2_Msk                    </span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="preprocessor">#define DAC_STR2_STDIR2_Pos         (12U)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9932ea31960e14033061fabc90bf62"> 2772</a></span><span class="preprocessor">#define DAC_STR2_STDIR2_Msk         (0x1UL &lt;&lt; DAC_STR2_STDIR2_Pos)             </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cc2d80674d289275e942e7a1ce622f"> 2773</a></span><span class="preprocessor">#define DAC_STR2_STDIR2             DAC_STR2_STDIR2_Msk                        </span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="preprocessor">#define DAC_STR2_STINCDATA2_Pos     (16U)</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72a6359628a573c749f9b684362d458"> 2776</a></span><span class="preprocessor">#define DAC_STR2_STINCDATA2_Msk     (0xFFFFUL &lt;&lt; DAC_STR2_STINCDATA2_Pos)      </span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc76f1ae1912e80b6c18ca425c092d66"> 2777</a></span><span class="preprocessor">#define DAC_STR2_STINCDATA2         DAC_STR2_STINCDATA2_Msk                    </span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment">/******************  Bit definition for DAC_STMODR register  ****************/</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL1_Pos (0U)</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c3a9493e272ed3845381b5a61f86f08"> 2781</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL1_Msk (0xFUL &lt;&lt; DAC_STMODR_STRSTTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff27012b1e1edefe6b5c02874c78b621"> 2782</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL1     DAC_STMODR_STRSTTRIGSEL1_Msk              </span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7abc7f9da206b713ce698dc216329dc6"> 2783</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL1_0   (0x1UL &lt;&lt; DAC_STMODR_STRSTTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7398982bafd611493d59a0eb4d12b8"> 2784</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL1_1   (0x2UL &lt;&lt; DAC_STMODR_STRSTTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929829cd0a4877daf39dcc6f53ff4697"> 2785</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL1_2   (0x4UL &lt;&lt; DAC_STMODR_STRSTTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac888b4612f2321d14ce45c44755419"> 2786</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL1_3   (0x8UL &lt;&lt; DAC_STMODR_STRSTTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL1_Pos (8U)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b3bf06fc8e05c0dfa68958a05ecd44"> 2789</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL1_Msk (0xFUL &lt;&lt; DAC_STMODR_STINCTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga330e23144c201447d9213022e17ac544"> 2790</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL1     DAC_STMODR_STINCTRIGSEL1_Msk              </span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga852ed124be300e0d7388aea5a739af33"> 2791</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL1_0   (0x1UL &lt;&lt; DAC_STMODR_STINCTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae492e26715d81255e2349c5d7ca8fe0f"> 2792</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL1_1   (0x2UL &lt;&lt; DAC_STMODR_STINCTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265b8a89abd7e160352fcd2823ebcd90"> 2793</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL1_2   (0x4UL &lt;&lt; DAC_STMODR_STINCTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae227d4be8ffa87ed35d8e3e41964fabc"> 2794</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL1_3   (0x8UL &lt;&lt; DAC_STMODR_STINCTRIGSEL1_Pos)   </span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL2_Pos (16U)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8558361d88fab8fa6b1a7c30c64ec6d3"> 2797</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL2_Msk (0xFUL &lt;&lt; DAC_STMODR_STRSTTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad17a5fc56d757bdd1659b90205d0420b"> 2798</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL2     DAC_STMODR_STRSTTRIGSEL2_Msk              </span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e38decae332d20bad78b07f6559d846"> 2799</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL2_0   (0x1UL &lt;&lt; DAC_STMODR_STRSTTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a7969919194abc8c29b65dbfa260ed"> 2800</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL2_1   (0x2UL &lt;&lt; DAC_STMODR_STRSTTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53f82a9652f002e52bd9e0f1667ce86"> 2801</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL2_2   (0x4UL &lt;&lt; DAC_STMODR_STRSTTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44f5fce8ce6b167a91c1fa98b0d2795"> 2802</a></span><span class="preprocessor">#define DAC_STMODR_STRSTTRIGSEL2_3   (0x8UL &lt;&lt; DAC_STMODR_STRSTTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL2_Pos (24U)</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00af1906b112f0f2c96d16685c1cb0e9"> 2805</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL2_Msk (0xFUL &lt;&lt; DAC_STMODR_STINCTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1264b604b83fb1fa828da0af2875f4f"> 2806</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL2     DAC_STMODR_STINCTRIGSEL2_Msk              </span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f222caf24e90519efcade04b136dae0"> 2807</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL2_0   (0x1UL &lt;&lt; DAC_STMODR_STINCTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170d819243a2ba1fb7e6c298e0fafb9"> 2808</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL2_1   (0x2UL &lt;&lt; DAC_STMODR_STINCTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6cf47b0cbd78389b3769ae61d5ec29e"> 2809</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL2_2   (0x4UL &lt;&lt; DAC_STMODR_STINCTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0612813aa7229de516e0954caa15d602"> 2810</a></span><span class="preprocessor">#define DAC_STMODR_STINCTRIGSEL2_3   (0x8UL &lt;&lt; DAC_STMODR_STINCTRIGSEL2_Pos)   </span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment">/*                                 Debug MCU                                  */</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos               (0U)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 2819</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk               (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                   DBGMCU_IDCODE_DEV_ID_Msk</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos               (16U)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 2822</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk               (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                   DBGMCU_IDCODE_REV_ID_Msk</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span> </div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                (0U)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61"> 2827</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                    DBGMCU_CR_DBG_SLEEP_Msk</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                 (1U)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 2830</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP                     DBGMCU_CR_DBG_STOP_Msk</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos              (2U)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 2833</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk              (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                  DBGMCU_CR_DBG_STANDBY_Msk</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos               (5U)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56"> 2836</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk               (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                   DBGMCU_CR_TRACE_IOEN_Msk</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span> </div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos               (6U)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079"> 2840</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk               (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                   DBGMCU_CR_TRACE_MODE_Msk</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 2842</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0                 (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 2843</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1                 (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment">/********************  Bit definition for DBGMCU_APB1FZR1 register  ***********/</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos      (0U)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afef8611e0e9e20665bae18b9c7e7ef"> 2847</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP          DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos      (1U)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e1f007bd11a4feb803ce4d802cfd71"> 2850</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM3_STOP          DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos      (2U)</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6ea683859a6863bf479631b82c1c07"> 2853</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos)</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM4_STOP          DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos      (4U)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1484e716d08809f741faf461aa3f8e52"> 2856</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM6_STOP          DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos      (5U)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ab05256c54308d1aa3286592841319"> 2859</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM7_STOP          DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos       (10U)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9914a6ac7dcf0d7c0933fa937b8e0158"> 2862</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP           DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos      (11U)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bb6b060ccabb7753bce2f61476ea57"> 2865</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP          DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos      (12U)</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac718e5c6fb75090420d1e3954bfc3d72"> 2868</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP          DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos      (21U)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2db1f62185d8f2baaa12824b0e88681"> 2871</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP          DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos      (22U)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4acf2bdbddacd9685a8a06575d371e"> 2874</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C2_STOP          DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos      (30U)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacb3a00bc63c19c794fb7ef4205c9ff8"> 2877</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP          DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos    (31U)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460fdf42d752a57ded9376a5eaf11b21"> 2880</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk    (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos)</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP        DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span> </div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span> </div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="comment">/********************  Bit definition for DBGMCU_APB2FZ register  ************/</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos        (11U)</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ca3a8aa9824edb8a8304d50f687ffd"> 2886</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM1_STOP            DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos        (13U)</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac367b97cc38d7d9c1ea69446e6b7514e"> 2889</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM8_STOP            DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos       (16U)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a92143a8dc627934c1de6ac66148d5b"> 2892</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM15_STOP           DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos       (17U)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8b2f12692582e5b6aefdc3b4df3148"> 2895</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM16_STOP           DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos       (18U)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8fae3fd65d40fd52cab4c782294784"> 2898</a></span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="preprocessor">#define DBGMCU_APB2FZ_DBG_TIM17_STOP           DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span> </div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment">/*                           DMA Controller (DMA)                             */</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span> </div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 2909</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)                     </span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 2910</a></span><span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 2912</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)                    </span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 2913</a></span><span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 2915</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)                    </span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 2916</a></span><span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 2918</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)                    </span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 2919</a></span><span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 2921</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)                     </span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 2922</a></span><span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 2924</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)                    </span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 2925</a></span><span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 2927</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)                    </span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 2928</a></span><span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 2930</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)                    </span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 2931</a></span><span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 2933</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)                     </span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 2934</a></span><span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span><span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 2936</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)                    </span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 2937</a></span><span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 2939</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)                    </span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 2940</a></span><span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 2942</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)                    </span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 2943</a></span><span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 2945</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)                     </span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 2946</a></span><span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 2948</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)                    </span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 2949</a></span><span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 2951</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)                    </span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 2952</a></span><span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 2954</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)                    </span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 2955</a></span><span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span><span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 2957</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)                     </span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 2958</a></span><span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 2960</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)                    </span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 2961</a></span><span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 2963</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)                    </span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 2964</a></span><span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 2966</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)                    </span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 2967</a></span><span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 2969</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)                     </span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 2970</a></span><span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 2972</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)                    </span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 2973</a></span><span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 2975</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)                    </span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 2976</a></span><span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 2978</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)                    </span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 2979</a></span><span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 2983</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)                   </span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 2984</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 2986</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)                  </span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 2987</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 2989</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)                  </span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 2990</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 2992</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)                  </span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 2993</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 2995</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)                   </span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 2996</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 2998</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)                  </span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 2999</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 3001</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)                  </span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 3002</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 3004</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)                  </span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 3005</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 3007</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)                   </span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 3008</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 3010</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)                  </span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 3011</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 3013</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)                  </span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 3014</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 3016</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)                  </span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 3017</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 3019</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)                   </span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 3020</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 3022</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)                  </span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 3023</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 3025</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)                  </span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 3026</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 3028</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)                  </span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 3029</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 3031</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)                   </span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 3032</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 3034</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)                  </span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 3035</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 3037</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)                  </span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 3038</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 3040</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)                  </span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 3041</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="preprocessor">#define DMA_IFCR_CGIF6_Pos     (20U)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 3043</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)                   </span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 3044</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              </span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos    (21U)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 3046</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)                  </span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 3047</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             </span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos    (22U)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 3049</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)                  </span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 3050</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             </span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos    (23U)</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 3052</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)                  </span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 3053</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span><span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 3057</a></span><span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1UL &lt;&lt; DMA_CCR_EN_Pos)                       </span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 3058</a></span><span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 3060</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)                     </span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 3061</a></span><span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 3063</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)                     </span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 3064</a></span><span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span><span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 3066</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)                     </span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 3067</a></span><span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 3069</a></span><span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)                      </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 3070</a></span><span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 3072</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)                     </span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 3073</a></span><span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 3075</a></span><span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)                     </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 3076</a></span><span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span><span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 3078</a></span><span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)                     </span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 3079</a></span><span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 3082</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 3083</a></span><span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 3084</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 3085</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 3088</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 3089</a></span><span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 3090</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 3091</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 3094</a></span><span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 3095</a></span><span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 3096</a></span><span class="preprocessor">#define DMA_CCR_PL_0           (0x1UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 3097</a></span><span class="preprocessor">#define DMA_CCR_PL_1           (0x2UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 3100</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)                  </span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 3101</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 3105</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)                 </span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 3106</a></span><span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 3110</a></span><span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)               </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 3111</a></span><span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 3115</a></span><span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)               </span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 3116</a></span><span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="comment">/*                             DMAMUX Controller                              */</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span> </div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">/********************  Bits definition for DMAMUX_CxCR register  **************/</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_Pos                    (0U)</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50eb0d6de27b74c7c51428ee488a7ac8"> 3126</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_Msk                    (0xFFUL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID                        DMAMUX_CxCR_DMAREQ_ID_Msk</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6126943f2f3748939bb349412d3f03b"> 3128</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_0                      (0x01UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa32452d1f2a7d91e4c4218a1610c667"> 3129</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_1                      (0x02UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2831ce899f332f8da4f1d254263b3bc"> 3130</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_2                      (0x04UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb52dc4b53c9a66f609e8caf59cd6b44"> 3131</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_3                      (0x08UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c7a3fff34272749e272f72aeb7fa1cc"> 3132</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_4                      (0x10UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db91cb8138352e96739f824a83532be"> 3133</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_5                      (0x20UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92e544e1b59d38ed2058e118bef967fe"> 3134</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_6                      (0x40UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f3fe7fdbcfc3ae66d6afd1466b7ad24"> 3135</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_7                      (0x80UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><span class="preprocessor">#define DMAMUX_CxCR_SOIE_Pos                         (8U)</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d12b80048691d428a6f4401992c043e"> 3138</a></span><span class="preprocessor">#define DMAMUX_CxCR_SOIE_Msk                         (0x1UL &lt;&lt; DMAMUX_CxCR_SOIE_Pos)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="preprocessor">#define DMAMUX_CxCR_SOIE                             DMAMUX_CxCR_SOIE_Msk</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span> </div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="preprocessor">#define DMAMUX_CxCR_EGE_Pos                          (9U)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72adb92599bab89ba940ea2047fcc23b"> 3142</a></span><span class="preprocessor">#define DMAMUX_CxCR_EGE_Msk                          (0x1UL &lt;&lt; DMAMUX_CxCR_EGE_Pos)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span><span class="preprocessor">#define DMAMUX_CxCR_EGE                              DMAMUX_CxCR_EGE_Msk</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span> </div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="preprocessor">#define DMAMUX_CxCR_SE_Pos                           (16U)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f0c68ee551da1062288a80a6fe0e12"> 3146</a></span><span class="preprocessor">#define DMAMUX_CxCR_SE_Msk                           (0x1UL &lt;&lt; DMAMUX_CxCR_SE_Pos)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="preprocessor">#define DMAMUX_CxCR_SE                               DMAMUX_CxCR_SE_Msk</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span> </div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_Pos                         (17U)</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga057f0d2e2dc4faccf8675ef9120185de"> 3150</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_Msk                         (0x3UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos)</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="preprocessor">#define DMAMUX_CxCR_SPOL                             DMAMUX_CxCR_SPOL_Msk</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac078458a819c5c33e03264f172470826"> 3152</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_0                           (0x1UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos)</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159a8b56ab4ad4d28cd1de9e4c6302b1"> 3153</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_1                           (0x2UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_Pos                        (19U)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga401deeb3df6e797e58eaa7957c209b01"> 3156</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_Msk                        (0x1FUL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ                            DMAMUX_CxCR_NBREQ_Msk</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bf7d7cb745db1ed6bb2714839b24ac"> 3158</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_0                          (0x01UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e3320cc81ab30ec0093882462062dd"> 3159</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_1                          (0x02UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2033b6545b982157ab9688e6d325938"> 3160</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_2                          (0x04UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5999cb7324e7b2a9185c5d8a77eb23e"> 3161</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_3                          (0x08UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8457b740a73ff1a0686d29a2b0a743d4"> 3162</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_4                          (0x10UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_Pos                      (24U)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172f63fee79a62bb437097de54112040"> 3165</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_Msk                      (0x1FUL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID                          DMAMUX_CxCR_SYNC_ID_Msk</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34a255277050f889accff6296d4d2c4"> 3167</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_0                        (0x01UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46140d9ab832b7fc0abbb61b5443769"> 3168</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_1                        (0x02UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6d195feffdc8e198cb1b81973827cf"> 3169</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_2                        (0x04UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668b6c82bb519b3368d0d07fce1ff400"> 3170</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_3                        (0x08UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c3d2f8548523521c0f29bac302e62fb"> 3171</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_4                        (0x10UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment">/********************  Bits definition for DMAMUX_CSR register  ****************/</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="preprocessor">#define DMAMUX_CSR_SOF0_Pos                          (0U)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0763cd9ce57e8bd27b63d4674f434043"> 3175</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF0_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF0_Pos)</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="preprocessor">#define DMAMUX_CSR_SOF0                              DMAMUX_CSR_SOF0_Msk</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="preprocessor">#define DMAMUX_CSR_SOF1_Pos                          (1U)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9221c044ab6847851ce304f70c49917"> 3178</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF1_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF1_Pos)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="preprocessor">#define DMAMUX_CSR_SOF1                              DMAMUX_CSR_SOF1_Msk</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="preprocessor">#define DMAMUX_CSR_SOF2_Pos                          (2U)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26af52307a3f438cc6bbd4a45644246d"> 3181</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF2_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF2_Pos)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="preprocessor">#define DMAMUX_CSR_SOF2                              DMAMUX_CSR_SOF2_Msk</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="preprocessor">#define DMAMUX_CSR_SOF3_Pos                          (3U)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0d3037907966123fd00327981a64f6e"> 3184</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF3_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF3_Pos)</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="preprocessor">#define DMAMUX_CSR_SOF3                              DMAMUX_CSR_SOF3_Msk</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="preprocessor">#define DMAMUX_CSR_SOF4_Pos                          (4U)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896264d5a6c4f9b447b9bc4a80d154ca"> 3187</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF4_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF4_Pos)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="preprocessor">#define DMAMUX_CSR_SOF4                              DMAMUX_CSR_SOF4_Msk</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="preprocessor">#define DMAMUX_CSR_SOF5_Pos                          (5U)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8437f502cf16f6b389d25f7890fa9d3a"> 3190</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF5_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF5_Pos)</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="preprocessor">#define DMAMUX_CSR_SOF5                              DMAMUX_CSR_SOF5_Msk</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="preprocessor">#define DMAMUX_CSR_SOF6_Pos                          (6U)</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8188e38943bb3fd566bf39adeb747f7d"> 3193</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF6_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF6_Pos)</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="preprocessor">#define DMAMUX_CSR_SOF6                              DMAMUX_CSR_SOF6_Msk</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="preprocessor">#define DMAMUX_CSR_SOF7_Pos                          (7U)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1bd57709b34bd8b3699b6dcd7f044a"> 3196</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF7_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF7_Pos)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="preprocessor">#define DMAMUX_CSR_SOF7                              DMAMUX_CSR_SOF7_Msk</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span><span class="preprocessor">#define DMAMUX_CSR_SOF8_Pos                          (8U)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a0d79e60be74a73ac9891425c9cac7a"> 3199</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF8_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF8_Pos)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="preprocessor">#define DMAMUX_CSR_SOF8                              DMAMUX_CSR_SOF8_Msk</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="preprocessor">#define DMAMUX_CSR_SOF9_Pos                          (9U)</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fff6526801e61e220e97d71116eeab"> 3202</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF9_Msk                          (0x1UL &lt;&lt; DMAMUX_CSR_SOF9_Pos)</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="preprocessor">#define DMAMUX_CSR_SOF9                              DMAMUX_CSR_SOF9_Msk</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="preprocessor">#define DMAMUX_CSR_SOF10_Pos                         (10U)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf965882c32ac908262cd24454297902"> 3205</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF10_Msk                         (0x1UL &lt;&lt; DMAMUX_CSR_SOF10_Pos)</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="preprocessor">#define DMAMUX_CSR_SOF10                             DMAMUX_CSR_SOF10_Msk</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="preprocessor">#define DMAMUX_CSR_SOF11_Pos                         (11U)</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434b548462af61383416edd2dcb56ea0"> 3208</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF11_Msk                         (0x1UL &lt;&lt; DMAMUX_CSR_SOF11_Pos)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="preprocessor">#define DMAMUX_CSR_SOF11                              DMAMUX_CSR_SOF11_Msk</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span> </div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span><span class="comment">/********************  Bits definition for DMAMUX_CFR register  ****************/</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="preprocessor">#define DMAMUX_CFR_CSOF0_Pos                         (0U)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0332555e968d2c2e45a98c8f9dd94f56"> 3213</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF0_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF0_Pos)</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="preprocessor">#define DMAMUX_CFR_CSOF0                             DMAMUX_CFR_CSOF0_Msk</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="preprocessor">#define DMAMUX_CFR_CSOF1_Pos                         (1U)</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7322eb0483c792ebfbbad8707247a2"> 3216</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF1_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF1_Pos)</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="preprocessor">#define DMAMUX_CFR_CSOF1                             DMAMUX_CFR_CSOF1_Msk</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="preprocessor">#define DMAMUX_CFR_CSOF2_Pos                         (2U)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8138a94bf419813181476a47fd0e96"> 3219</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF2_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF2_Pos)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span><span class="preprocessor">#define DMAMUX_CFR_CSOF2                             DMAMUX_CFR_CSOF2_Msk</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="preprocessor">#define DMAMUX_CFR_CSOF3_Pos                         (3U)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4607f5dc625da9d32548237fe430220"> 3222</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF3_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF3_Pos)</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="preprocessor">#define DMAMUX_CFR_CSOF3                             DMAMUX_CFR_CSOF3_Msk</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="preprocessor">#define DMAMUX_CFR_CSOF4_Pos                         (4U)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd248fef9aa0bba76cc9435ff4c3bcf"> 3225</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF4_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF4_Pos)</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="preprocessor">#define DMAMUX_CFR_CSOF4                             DMAMUX_CFR_CSOF4_Msk</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="preprocessor">#define DMAMUX_CFR_CSOF5_Pos                         (5U)</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga767e0e2082ff697051cf234be671c943"> 3228</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF5_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF5_Pos)</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="preprocessor">#define DMAMUX_CFR_CSOF5                             DMAMUX_CFR_CSOF5_Msk</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="preprocessor">#define DMAMUX_CFR_CSOF6_Pos                         (6U)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac28b0d75436d1b4650299f306ac118"> 3231</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF6_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF6_Pos)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="preprocessor">#define DMAMUX_CFR_CSOF6                             DMAMUX_CFR_CSOF6_Msk</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="preprocessor">#define DMAMUX_CFR_CSOF7_Pos                         (7U)</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d38c3cc61f59a572982a1633985eb17"> 3234</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF7_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF7_Pos)</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="preprocessor">#define DMAMUX_CFR_CSOF7                             DMAMUX_CFR_CSOF7_Msk</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="preprocessor">#define DMAMUX_CFR_CSOF8_Pos                         (8U)</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7643650f40e11cdfdab3eaa2ac1e3964"> 3237</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF8_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF8_Pos)</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span><span class="preprocessor">#define DMAMUX_CFR_CSOF8                             DMAMUX_CFR_CSOF8_Msk</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="preprocessor">#define DMAMUX_CFR_CSOF9_Pos                         (9U)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a9f96565c290abfb07e84cc4a2cff90"> 3240</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF9_Msk                         (0x1UL &lt;&lt; DMAMUX_CFR_CSOF9_Pos)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="preprocessor">#define DMAMUX_CFR_CSOF9                             DMAMUX_CFR_CSOF9_Msk</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="preprocessor">#define DMAMUX_CFR_CSOF10_Pos                        (10U)</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a2f15b5f2338fa594fcd31c09035bd8"> 3243</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF10_Msk                        (0x1UL &lt;&lt; DMAMUX_CFR_CSOF10_Pos)</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="preprocessor">#define DMAMUX_CFR_CSOF10                            DMAMUX_CFR_CSOF10_Msk</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="preprocessor">#define DMAMUX_CFR_CSOF11_Pos                        (11U)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87426cd1a6ec3bad9143cd81e797928b"> 3246</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF11_Msk                        (0x1UL &lt;&lt; DMAMUX_CFR_CSOF11_Pos)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="preprocessor">#define DMAMUX_CFR_CSOF11                            DMAMUX_CFR_CSOF11_Msk</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span> </div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment">/********************  Bits definition for DMAMUX_RGxCR register  ************/</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_Pos                      (0U)</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4b6e6c1fc5e71dccdbedaa7a888e99"> 3251</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_Msk                      (0x1FUL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID                          DMAMUX_RGxCR_SIG_ID_Msk</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe866ac0f185f80c5f63d130a5ab43e5"> 3253</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_0                        (0x01UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d2b00613808bc96bbcfdb5fb99cc4b9"> 3254</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_1                        (0x02UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede9164c5524bb32bd3364831ee4cbd1"> 3255</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_2                        (0x04UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9901f2590a2ef1f6d894d8d0900caa92"> 3256</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_3                        (0x08UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb6949bac9495233060504023ec0df09"> 3257</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_4                        (0x10UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="preprocessor">#define DMAMUX_RGxCR_OIE_Pos                         (8U)</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666576f5471915561509b88d6b6c80bf"> 3260</a></span><span class="preprocessor">#define DMAMUX_RGxCR_OIE_Msk                         (0x1UL &lt;&lt; DMAMUX_RGxCR_OIE_Pos)</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="preprocessor">#define DMAMUX_RGxCR_OIE                             DMAMUX_RGxCR_OIE_Msk</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span> </div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="preprocessor">#define DMAMUX_RGxCR_GE_Pos                          (16U)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be3a3796cbe9207a25e6c883548b011"> 3264</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GE_Msk                          (0x1UL &lt;&lt; DMAMUX_RGxCR_GE_Pos)</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="preprocessor">#define DMAMUX_RGxCR_GE                              DMAMUX_RGxCR_GE_Msk</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span> </div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_Pos                        (17U)</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b439cbfdea61a790210b9c88575cdce"> 3268</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_Msk                        (0x3UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos)</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL                            DMAMUX_RGxCR_GPOL_Msk</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9abc26b26211e3547274989a76ca069a"> 3270</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_0                          (0x1UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos)</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139d5a1a65dff14d03c3182f7285e9a6"> 3271</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_1                          (0x2UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos)</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_Pos                      (19U)</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68febad455a225ae802095f97daa753"> 3274</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_Msk                      (0x1FUL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ                          DMAMUX_RGxCR_GNBREQ_Msk</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4902672594a2aaaa9902056a1b070eb1"> 3276</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_0                        (0x01UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae410cf5723fc84651b2427b4af497ae0"> 3277</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_1                        (0x02UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8afa54f4f18a85ca4533964795951b46"> 3278</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_2                        (0x04UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e11aa6548eb6798968d8f5e74914d6"> 3279</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_3                        (0x08UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9ed954bd6544f5705b4eeb8ddb5cf4e"> 3280</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_4                        (0x10UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="comment">/********************  Bits definition for DMAMUX_RGSR register  **************/</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="preprocessor">#define DMAMUX_RGSR_OF0_Pos                          (0U)</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8dc6cfe24104f05c72599c81defa78e"> 3284</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF0_Msk                          (0x1UL &lt;&lt; DMAMUX_RGSR_OF0_Pos)</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="preprocessor">#define DMAMUX_RGSR_OF0                              DMAMUX_RGSR_OF0_Msk</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="preprocessor">#define DMAMUX_RGSR_OF1_Pos                          (1U)</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65d937dfb789ada982229e5e936ab462"> 3287</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF1_Msk                          (0x1UL &lt;&lt; DMAMUX_RGSR_OF1_Pos)</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="preprocessor">#define DMAMUX_RGSR_OF1                              DMAMUX_RGSR_OF1_Msk</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span><span class="preprocessor">#define DMAMUX_RGSR_OF2_Pos                          (2U)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c54f5154f088b079379a6c56f5e4d49"> 3290</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF2_Msk                          (0x1UL &lt;&lt; DMAMUX_RGSR_OF2_Pos)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="preprocessor">#define DMAMUX_RGSR_OF2                              DMAMUX_RGSR_OF2_Msk</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="preprocessor">#define DMAMUX_RGSR_OF3_Pos                          (3U)</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b028e72ffd4cd9f34404f82e6826fe"> 3293</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF3_Msk                          (0x1UL &lt;&lt; DMAMUX_RGSR_OF3_Pos)</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="preprocessor">#define DMAMUX_RGSR_OF3                              DMAMUX_RGSR_OF3_Msk</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span> </div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="comment">/********************  Bits definition for DMAMUX_RGCFR register  ************/</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="preprocessor">#define DMAMUX_RGCFR_COF0_Pos                        (0U)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ae8f45f2ac5155eed09239adace032"> 3298</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF0_Msk                        (0x1UL &lt;&lt; DMAMUX_RGCFR_COF0_Pos)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span><span class="preprocessor">#define DMAMUX_RGCFR_COF0                            DMAMUX_RGCFR_COF0_Msk</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="preprocessor">#define DMAMUX_RGCFR_COF1_Pos                        (1U)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d815ee54a4e4a1eabea390538bc074d"> 3301</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF1_Msk                        (0x1UL &lt;&lt; DMAMUX_RGCFR_COF1_Pos)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="preprocessor">#define DMAMUX_RGCFR_COF1                            DMAMUX_RGCFR_COF1_Msk</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="preprocessor">#define DMAMUX_RGCFR_COF2_Pos                        (2U)</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4ca6f5ff1553e11b49c5d4d59d2177"> 3304</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF2_Msk                        (0x1UL &lt;&lt; DMAMUX_RGCFR_COF2_Pos)</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="preprocessor">#define DMAMUX_RGCFR_COF2                            DMAMUX_RGCFR_COF2_Msk</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="preprocessor">#define DMAMUX_RGCFR_COF3_Pos                        (3U)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb1214184bf53b805794f0588734a94"> 3307</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF3_Msk                        (0x1UL &lt;&lt; DMAMUX_RGCFR_COF3_Pos)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="preprocessor">#define DMAMUX_RGCFR_COF3                            DMAMUX_RGCFR_COF3_Msk</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span> </div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span><span class="comment">/******************** Bits definition for DMAMUX_IPHW_CFGR2  ******************/</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Pos       (0U)</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3647f574feaf312e489ae9c802f1a5a"> 3312</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Pos)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0           DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Msk</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Pos       (1U)</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga365d46933c66aff55059439e840c2432"> 3315</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Pos)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1           DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Msk</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Pos       (2U)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf196a5d426f611a4214409d5d4dfcd4a"> 3318</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Pos)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2           DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Msk</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Pos       (3U)</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb5a305813ae7b7bdf4accf399d518b"> 3321</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Pos)</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3           DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Msk</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Pos       (4U)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed17d65ed76908026fa8743ca816b8ca"> 3324</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Pos)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4           DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Msk</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Pos       (5U)</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab964adc1736d43d8f623e521c9dbafb3"> 3327</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Pos)</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5           DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Msk</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Pos       (6U)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2402cc67bb520d0b37dfa0637fc75ba9"> 3330</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Pos)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6           DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Msk</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Pos       (7U)</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc6255a04c000436df16382aadbd8c8"> 3333</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Pos)</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7           DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Msk</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span> </div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment">/******************** Bits definition for DMAMUX_IPHW_CFGR1  ******************/</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Pos       (0U)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b871c7ed12ede6a4742bb840851ddc9"> 3338</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Pos)</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0           DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Msk</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Pos       (1U)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7367c82c82d8a2800be7396f079f4623"> 3341</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Pos)</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1           DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Msk</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Pos       (2U)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dd108e19d465092de92779ff4b2af2c"> 3344</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Pos)</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2           DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Msk</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Pos       (3U)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4077aa6a74ec648634a3960069f93bec"> 3347</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Pos)</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3           DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Msk</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Pos       (4U)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06cb452d5be93322a1159cb75c00bcf"> 3350</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Pos)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4           DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Msk</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Pos       (5U)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dccfb56487640b49f54a695ce4e4e71"> 3353</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Pos)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5           DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Msk</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Pos       (6U)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f3676d7e311958f27ea969bcf2339c"> 3356</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Pos)</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6           DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Msk</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Pos       (7U)</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f92ea906edd7c18cf400dcb6aeb637e"> 3359</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Msk       (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Pos)</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7           DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Msk</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Pos    (8U)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7f92e3cb1c8e011a74674b8e9942f4"> 3362</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Msk    (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Pos)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0        DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Msk</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Pos    (9U)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db02d983732b6db145ef454b4d4aae0"> 3365</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Msk    (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Pos)</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1        DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Msk</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Pos    (10U)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4484ff5dea26d108a9fb60840e3d9a"> 3368</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Msk    (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Pos)</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2        DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Msk</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Pos    (11U)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a92dd9e3d4e9dae662bb2a24f4d955"> 3371</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Msk    (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Pos)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3        DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Msk</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Pos    (12U)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21f19464ee30d65f6e956a4de6052ea2"> 3374</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Msk    (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Pos)</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4        DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Msk</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Pos    (13U)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30b2da1cd486b2e8cab2909eea32f196"> 3377</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Msk    (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Pos)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5        DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Msk</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Pos    (14U)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08f2ef621aad5d07ec02c5928430da67"> 3380</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Msk    (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Pos)</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6        DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Msk</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Pos    (15U)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53bcf1670396f4cb2c389085a585e4b"> 3383</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Msk    (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Pos)</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7        DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Msk</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Pos          (16U)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga397a26beca22de3816d12120c0118bd4"> 3386</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Msk          (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Pos)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0              DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Msk</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Pos          (17U)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb1b59f81c7eb2a815ca4e600808251"> 3389</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Msk          (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Pos)</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1              DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Msk</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Pos          (18U)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb22c18c354cbe7df50b3d028466bc2d"> 3392</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Msk          (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Pos)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2              DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Msk</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Pos          (19U)</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8124201d02b685452dab509d481922c"> 3395</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Msk          (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Pos)</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3              DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Msk</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Pos          (20U)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c14e439a28ef1d49eaad5d6abd8724f"> 3398</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Msk          (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Pos)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4              DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Msk</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos          (21U)</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992ce6148d19114cda81a398c5c18d29"> 3401</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk          (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5              DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Pos          (22U)</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec31ef4d36e30581cd04518809a19dfd"> 3404</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Msk          (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Pos)</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6              DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Msk</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Pos          (23U)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625f2b4269e243bf85ecad96569a3c6c"> 3407</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Msk          (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Pos)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7              DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Msk</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Pos        (24U)</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5573ca82f1485f74da9cbd39f1209724"> 3410</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Msk        (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Pos)</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0            DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Msk</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Pos        (25U)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e6121211f243ed4978c32fd6ee6662"> 3413</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Msk        (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Pos)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1            DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Msk</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Pos        (26U)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9856fe8e617b6a535a7099b5cc56b9ed"> 3416</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Msk        (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Pos)</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2            DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Msk</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Pos        (27U)</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa76df7650fd5875cbeb0da4a3f6fe694"> 3419</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Msk        (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Pos)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3            DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Msk</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Pos        (28U)</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3413d71ca158e29cf7e1225a3aaa8ebb"> 3422</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Msk        (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Pos)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4            DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Msk</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Pos        (29U)</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80acfb75d56b282bdf002cd0c38e62d5"> 3425</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Msk        (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Pos)</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5            DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Msk</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Pos        (30U)</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc7677df338de32d8093f4eefa60466a"> 3428</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Msk        (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Pos)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6            DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Msk</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Pos        (31U)</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff54105d3b81597f8e1513cb25169474"> 3431</a></span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Msk        (0x1UL &lt;&lt; DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Pos)</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="preprocessor">#define DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7            DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Msk</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span> </div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span> </div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span><span class="comment">/*******************  Bit definition for EXTI_IMR1 register  ******************/</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span><span class="preprocessor">#define EXTI_IMR1_IM0_Pos        (0U)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f42b06020fcd7ff375a0ead3f85db0"> 3442</a></span><span class="preprocessor">#define EXTI_IMR1_IM0_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM0_Pos)                  </span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa272f68e9e26fdbfa4c7f54d23bd8ae1"> 3443</a></span><span class="preprocessor">#define EXTI_IMR1_IM0            EXTI_IMR1_IM0_Msk                             </span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="preprocessor">#define EXTI_IMR1_IM1_Pos        (1U)</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d0f559fdac46d60a21522da41a863c"> 3445</a></span><span class="preprocessor">#define EXTI_IMR1_IM1_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM1_Pos)                  </span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c3931dfef9b112e4ea9417d6f5d2aa"> 3446</a></span><span class="preprocessor">#define EXTI_IMR1_IM1            EXTI_IMR1_IM1_Msk                             </span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span><span class="preprocessor">#define EXTI_IMR1_IM2_Pos        (2U)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92306287f95d4950e4bd1568d1951a6"> 3448</a></span><span class="preprocessor">#define EXTI_IMR1_IM2_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM2_Pos)                  </span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb98616b792bfc0c7b298129a6a3673"> 3449</a></span><span class="preprocessor">#define EXTI_IMR1_IM2            EXTI_IMR1_IM2_Msk                             </span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="preprocessor">#define EXTI_IMR1_IM3_Pos        (3U)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga658f5141d6d71b5fb352e99f44ee6938"> 3451</a></span><span class="preprocessor">#define EXTI_IMR1_IM3_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM3_Pos)                  </span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ef33d1cc58c973df7c4e36ec3174cf"> 3452</a></span><span class="preprocessor">#define EXTI_IMR1_IM3            EXTI_IMR1_IM3_Msk                             </span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span><span class="preprocessor">#define EXTI_IMR1_IM4_Pos        (4U)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3014b3c3642a6fb2968dbcc56eb4535d"> 3454</a></span><span class="preprocessor">#define EXTI_IMR1_IM4_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM4_Pos)                  </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a37b70f0864c9f66856da5cf66d245"> 3455</a></span><span class="preprocessor">#define EXTI_IMR1_IM4            EXTI_IMR1_IM4_Msk                             </span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="preprocessor">#define EXTI_IMR1_IM5_Pos        (5U)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f31f2c17f0304f194e3804c919548c"> 3457</a></span><span class="preprocessor">#define EXTI_IMR1_IM5_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM5_Pos)                  </span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26c5e58b2239d0868c92046dc0e05f1"> 3458</a></span><span class="preprocessor">#define EXTI_IMR1_IM5            EXTI_IMR1_IM5_Msk                             </span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="preprocessor">#define EXTI_IMR1_IM6_Pos        (6U)</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga025f4616ee47a1f79910fcf3c65d5672"> 3460</a></span><span class="preprocessor">#define EXTI_IMR1_IM6_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM6_Pos)                  </span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b985aee183566ac4ed97eda517234dd"> 3461</a></span><span class="preprocessor">#define EXTI_IMR1_IM6            EXTI_IMR1_IM6_Msk                             </span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="preprocessor">#define EXTI_IMR1_IM7_Pos        (7U)</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906e5935713dcdd32cccfea7536ec547"> 3463</a></span><span class="preprocessor">#define EXTI_IMR1_IM7_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM7_Pos)                  </span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb28e642123c5651492ece188bced09b"> 3464</a></span><span class="preprocessor">#define EXTI_IMR1_IM7            EXTI_IMR1_IM7_Msk                             </span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="preprocessor">#define EXTI_IMR1_IM8_Pos        (8U)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7853c80efeb994f31ae59dcbf5b832e7"> 3466</a></span><span class="preprocessor">#define EXTI_IMR1_IM8_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM8_Pos)                  </span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaded3e1e03ee9568073fe43e55b2da0"> 3467</a></span><span class="preprocessor">#define EXTI_IMR1_IM8            EXTI_IMR1_IM8_Msk                             </span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="preprocessor">#define EXTI_IMR1_IM9_Pos        (9U)</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e81862a1dad239df8b9afa8cfcf484"> 3469</a></span><span class="preprocessor">#define EXTI_IMR1_IM9_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM9_Pos)                  </span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18193265978bd173dedfb912e2e5c1d"> 3470</a></span><span class="preprocessor">#define EXTI_IMR1_IM9            EXTI_IMR1_IM9_Msk                             </span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="preprocessor">#define EXTI_IMR1_IM10_Pos       (10U)</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014dfa194dac37af3ebddbe7efb54b72"> 3472</a></span><span class="preprocessor">#define EXTI_IMR1_IM10_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM10_Pos)                 </span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8153cb7b84f435c263bdbb4c9f1602e"> 3473</a></span><span class="preprocessor">#define EXTI_IMR1_IM10           EXTI_IMR1_IM10_Msk                            </span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="preprocessor">#define EXTI_IMR1_IM11_Pos       (11U)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20090ec310bbc616f438a4207f7dd8f"> 3475</a></span><span class="preprocessor">#define EXTI_IMR1_IM11_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM11_Pos)                 </span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db66607c1039a11a8e49393d7093697"> 3476</a></span><span class="preprocessor">#define EXTI_IMR1_IM11           EXTI_IMR1_IM11_Msk                            </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="preprocessor">#define EXTI_IMR1_IM12_Pos       (12U)</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbac77a8cd4244e9e8d70b5a0d515ef"> 3478</a></span><span class="preprocessor">#define EXTI_IMR1_IM12_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM12_Pos)                 </span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadafb7b965518887a3e3098c12f73c3c7"> 3479</a></span><span class="preprocessor">#define EXTI_IMR1_IM12           EXTI_IMR1_IM12_Msk                            </span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="preprocessor">#define EXTI_IMR1_IM13_Pos       (13U)</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5848b42ddaed3e12eb420f8aef1b80e3"> 3481</a></span><span class="preprocessor">#define EXTI_IMR1_IM13_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM13_Pos)                 </span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4962c2025662416f8dfd486f294dfd7e"> 3482</a></span><span class="preprocessor">#define EXTI_IMR1_IM13           EXTI_IMR1_IM13_Msk                            </span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span><span class="preprocessor">#define EXTI_IMR1_IM14_Pos       (14U)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b4d5142a2d53010d20087b63e91d33"> 3484</a></span><span class="preprocessor">#define EXTI_IMR1_IM14_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM14_Pos)                 </span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1563fa3b791a788e15ae48c8408d3f06"> 3485</a></span><span class="preprocessor">#define EXTI_IMR1_IM14           EXTI_IMR1_IM14_Msk                            </span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="preprocessor">#define EXTI_IMR1_IM15_Pos       (15U)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694e7e09df7b5b2a942b88335913e4f0"> 3487</a></span><span class="preprocessor">#define EXTI_IMR1_IM15_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM15_Pos)                 </span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b89e1052116258842b0cc0935d72fc6"> 3488</a></span><span class="preprocessor">#define EXTI_IMR1_IM15           EXTI_IMR1_IM15_Msk                            </span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="preprocessor">#define EXTI_IMR1_IM16_Pos       (16U)</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349a7d1869b0c0916f48c7a99e9dfdaa"> 3490</a></span><span class="preprocessor">#define EXTI_IMR1_IM16_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM16_Pos)                 </span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bac4551decbfbbb98e8a5e19f526a39"> 3491</a></span><span class="preprocessor">#define EXTI_IMR1_IM16           EXTI_IMR1_IM16_Msk                            </span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="preprocessor">#define EXTI_IMR1_IM17_Pos       (17U)</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7adf120051dcc543abdb29c008694b"> 3493</a></span><span class="preprocessor">#define EXTI_IMR1_IM17_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM17_Pos)                 </span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga279a6b8fad429681c2d78085cb0c6f5a"> 3494</a></span><span class="preprocessor">#define EXTI_IMR1_IM17           EXTI_IMR1_IM17_Msk                            </span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span><span class="preprocessor">#define EXTI_IMR1_IM18_Pos       (18U)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20817f14762d0f47d94d2fee7e19980c"> 3496</a></span><span class="preprocessor">#define EXTI_IMR1_IM18_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM18_Pos)                 </span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226e1af2518349964010b359a27dea2e"> 3497</a></span><span class="preprocessor">#define EXTI_IMR1_IM18           EXTI_IMR1_IM18_Msk                            </span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="preprocessor">#define EXTI_IMR1_IM19_Pos       (19U)</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adb626e8129960e971bd2a07790dfe5"> 3499</a></span><span class="preprocessor">#define EXTI_IMR1_IM19_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM19_Pos)                 </span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f64187c69e561662e99b8d1cac3ac4"> 3500</a></span><span class="preprocessor">#define EXTI_IMR1_IM19           EXTI_IMR1_IM19_Msk                            </span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="preprocessor">#define EXTI_IMR1_IM20_Pos       (20U)</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c5dbf4d08dbd8344aca850f46851b3"> 3502</a></span><span class="preprocessor">#define EXTI_IMR1_IM20_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM20_Pos)                 </span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c906952cfd83d59c5db12a50f0cd8d1"> 3503</a></span><span class="preprocessor">#define EXTI_IMR1_IM20           EXTI_IMR1_IM20_Msk                            </span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="preprocessor">#define EXTI_IMR1_IM21_Pos       (21U)</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf181a6ae97c2f3d24a099cfc580e0f07"> 3505</a></span><span class="preprocessor">#define EXTI_IMR1_IM21_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM21_Pos)                 </span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dcc1164a7c9628817e0be18db178a2e"> 3506</a></span><span class="preprocessor">#define EXTI_IMR1_IM21           EXTI_IMR1_IM21_Msk                            </span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="preprocessor">#define EXTI_IMR1_IM22_Pos       (22U)</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa1468a68343da3412682e012ba69ba"> 3508</a></span><span class="preprocessor">#define EXTI_IMR1_IM22_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM22_Pos)                 </span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4a588942e7cd5fe77afcb0d8d43b8c5"> 3509</a></span><span class="preprocessor">#define EXTI_IMR1_IM22           EXTI_IMR1_IM22_Msk                            </span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="preprocessor">#define EXTI_IMR1_IM23_Pos       (23U)</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9b5b078ed53b1f76c105398c9d33180"> 3511</a></span><span class="preprocessor">#define EXTI_IMR1_IM23_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM23_Pos)                 </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4d3c64cb86bad3f7f1f43f614ef34f"> 3512</a></span><span class="preprocessor">#define EXTI_IMR1_IM23           EXTI_IMR1_IM23_Msk                            </span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="preprocessor">#define EXTI_IMR1_IM24_Pos       (24U)</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga031caa7c15af0ae0d54b3e69de1623e5"> 3514</a></span><span class="preprocessor">#define EXTI_IMR1_IM24_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM24_Pos)                 </span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f38f19a139df71bfe597f649c96f08"> 3515</a></span><span class="preprocessor">#define EXTI_IMR1_IM24           EXTI_IMR1_IM24_Msk                            </span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="preprocessor">#define EXTI_IMR1_IM25_Pos       (25U)</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27b09d02d1e543e201b563cbf1f1182"> 3517</a></span><span class="preprocessor">#define EXTI_IMR1_IM25_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM25_Pos)                 </span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad02bd55120cd25badd4cb3785b152f"> 3518</a></span><span class="preprocessor">#define EXTI_IMR1_IM25           EXTI_IMR1_IM25_Msk                            </span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span><span class="preprocessor">#define EXTI_IMR1_IM26_Pos       (26U)</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b08af846b714a4ab718336ea6c5fb9"> 3520</a></span><span class="preprocessor">#define EXTI_IMR1_IM26_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM26_Pos)                 </span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317909c5bf2a6ef54fd2d5e6fb1fbfa6"> 3521</a></span><span class="preprocessor">#define EXTI_IMR1_IM26           EXTI_IMR1_IM26_Msk                            </span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="preprocessor">#define EXTI_IMR1_IM27_Pos       (27U)</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1d81584fc0834f4b6d0af327be12b6"> 3523</a></span><span class="preprocessor">#define EXTI_IMR1_IM27_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM27_Pos)                 </span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3983785743d35d1cab919a25de1a583"> 3524</a></span><span class="preprocessor">#define EXTI_IMR1_IM27           EXTI_IMR1_IM27_Msk                            </span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="preprocessor">#define EXTI_IMR1_IM28_Pos       (28U)</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbef0da2107e184320bdfb70f183088c"> 3526</a></span><span class="preprocessor">#define EXTI_IMR1_IM28_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM28_Pos)                 </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045dfba3673ba30828bcf63b03c768f7"> 3527</a></span><span class="preprocessor">#define EXTI_IMR1_IM28           EXTI_IMR1_IM28_Msk                            </span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="preprocessor">#define EXTI_IMR1_IM29_Pos       (29U)</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d3e280cd1e68a1be511612f21ac1da"> 3529</a></span><span class="preprocessor">#define EXTI_IMR1_IM29_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM29_Pos)                 </span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690d2335a127df0dd20e52921ac5466c"> 3530</a></span><span class="preprocessor">#define EXTI_IMR1_IM29           EXTI_IMR1_IM29_Msk                            </span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="preprocessor">#define EXTI_IMR1_IM30_Pos       (30U)</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d21792be40efe0bb448a8f08a7f31a9"> 3532</a></span><span class="preprocessor">#define EXTI_IMR1_IM30_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM30_Pos)                 </span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007ffdff3550d9bccfabea1d2f27b206"> 3533</a></span><span class="preprocessor">#define EXTI_IMR1_IM30           EXTI_IMR1_IM30_Msk                            </span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="preprocessor">#define EXTI_IMR1_IM_Pos         (0U)</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6de5e725478878d8c3250db79c8fa5"> 3535</a></span><span class="preprocessor">#define EXTI_IMR1_IM_Msk         (0x7FFFFFFFUL &lt;&lt; EXTI_IMR1_IM_Pos)            </span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fdcb30cc5bf0a600f5894f84012202c"> 3536</a></span><span class="preprocessor">#define EXTI_IMR1_IM             EXTI_IMR1_IM_Msk                              </span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="comment">/*******************  Bit definition for EXTI_EMR1 register  ******************/</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="preprocessor">#define EXTI_EMR1_EM0_Pos        (0U)</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e11b6b839fe35d1970a3b691afdd26"> 3540</a></span><span class="preprocessor">#define EXTI_EMR1_EM0_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM0_Pos)                  </span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2afd48d09cfb87d68809c58a95472fb6"> 3541</a></span><span class="preprocessor">#define EXTI_EMR1_EM0            EXTI_EMR1_EM0_Msk                             </span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="preprocessor">#define EXTI_EMR1_EM1_Pos        (1U)</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb79c5f6557919ba0fb37687f4694f5f"> 3543</a></span><span class="preprocessor">#define EXTI_EMR1_EM1_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM1_Pos)                  </span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06a6a531ec53ff20dde0456ca5c638c"> 3544</a></span><span class="preprocessor">#define EXTI_EMR1_EM1            EXTI_EMR1_EM1_Msk                             </span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="preprocessor">#define EXTI_EMR1_EM2_Pos        (2U)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga531e4ba6d4d5bf294324ac7307ab363a"> 3546</a></span><span class="preprocessor">#define EXTI_EMR1_EM2_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM2_Pos)                  </span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7253dc04390084158db4ac4cf55aa0"> 3547</a></span><span class="preprocessor">#define EXTI_EMR1_EM2            EXTI_EMR1_EM2_Msk                             </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="preprocessor">#define EXTI_EMR1_EM3_Pos        (3U)</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3164d6ea1aefb1e92a742cbb027e1497"> 3549</a></span><span class="preprocessor">#define EXTI_EMR1_EM3_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM3_Pos)                  </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05bbdaa2b221154fd847f5d857a17080"> 3550</a></span><span class="preprocessor">#define EXTI_EMR1_EM3            EXTI_EMR1_EM3_Msk                             </span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="preprocessor">#define EXTI_EMR1_EM4_Pos        (4U)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2672f92c8e414edd6ae0d628a6956db"> 3552</a></span><span class="preprocessor">#define EXTI_EMR1_EM4_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM4_Pos)                  </span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46368343defa0387fb67a748eae20dfb"> 3553</a></span><span class="preprocessor">#define EXTI_EMR1_EM4            EXTI_EMR1_EM4_Msk                             </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span><span class="preprocessor">#define EXTI_EMR1_EM5_Pos        (5U)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988b22dd34c206f4ed7e1854c3d02262"> 3555</a></span><span class="preprocessor">#define EXTI_EMR1_EM5_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM5_Pos)                  </span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71acf82905a434d12cb76dc2338ace66"> 3556</a></span><span class="preprocessor">#define EXTI_EMR1_EM5            EXTI_EMR1_EM5_Msk                             </span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="preprocessor">#define EXTI_EMR1_EM6_Pos        (6U)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace57a3c3958d21af417d242760bdfd5a"> 3558</a></span><span class="preprocessor">#define EXTI_EMR1_EM6_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM6_Pos)                  </span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b1a2278ad2235095804912fb1a45b7"> 3559</a></span><span class="preprocessor">#define EXTI_EMR1_EM6            EXTI_EMR1_EM6_Msk                             </span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="preprocessor">#define EXTI_EMR1_EM7_Pos        (7U)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8769ae0218c535263164bab3b623346"> 3561</a></span><span class="preprocessor">#define EXTI_EMR1_EM7_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM7_Pos)                  </span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352600168d2da5960124d01fc404f15d"> 3562</a></span><span class="preprocessor">#define EXTI_EMR1_EM7            EXTI_EMR1_EM7_Msk                             </span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="preprocessor">#define EXTI_EMR1_EM8_Pos        (8U)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8642b695914cbf948298e1afa4cba891"> 3564</a></span><span class="preprocessor">#define EXTI_EMR1_EM8_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM8_Pos)                  </span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d7e479303396cc59c0f5e46a3ec205"> 3565</a></span><span class="preprocessor">#define EXTI_EMR1_EM8            EXTI_EMR1_EM8_Msk                             </span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span><span class="preprocessor">#define EXTI_EMR1_EM9_Pos        (9U)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77194467df298b0692e14f6ca06c7ca3"> 3567</a></span><span class="preprocessor">#define EXTI_EMR1_EM9_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM9_Pos)                  </span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bf4417d17ee6dbe04fd23746281014"> 3568</a></span><span class="preprocessor">#define EXTI_EMR1_EM9            EXTI_EMR1_EM9_Msk                             </span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="preprocessor">#define EXTI_EMR1_EM10_Pos       (10U)</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998699f2707182f3ebad67b9745c4e5"> 3570</a></span><span class="preprocessor">#define EXTI_EMR1_EM10_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM10_Pos)                 </span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc7bfe67d1747aa934a035766d75b3c9"> 3571</a></span><span class="preprocessor">#define EXTI_EMR1_EM10           EXTI_EMR1_EM10_Msk                            </span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="preprocessor">#define EXTI_EMR1_EM11_Pos       (11U)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d4b20b706b12ec6df472db1d377b88"> 3573</a></span><span class="preprocessor">#define EXTI_EMR1_EM11_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM11_Pos)                 </span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6fe632805ed87a13ceead43312a3f47"> 3574</a></span><span class="preprocessor">#define EXTI_EMR1_EM11           EXTI_EMR1_EM11_Msk                            </span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><span class="preprocessor">#define EXTI_EMR1_EM12_Pos       (12U)</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac45a400878cfb23979b72c48a268f3"> 3576</a></span><span class="preprocessor">#define EXTI_EMR1_EM12_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM12_Pos)                 </span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d7d8f172638887e1cbe8b45675ac6a"> 3577</a></span><span class="preprocessor">#define EXTI_EMR1_EM12           EXTI_EMR1_EM12_Msk                            </span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="preprocessor">#define EXTI_EMR1_EM13_Pos       (13U)</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9686157418e65ec2c03108aff803ff"> 3579</a></span><span class="preprocessor">#define EXTI_EMR1_EM13_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM13_Pos)                 </span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e767c6892865a0ec12b89b254a8bc3"> 3580</a></span><span class="preprocessor">#define EXTI_EMR1_EM13           EXTI_EMR1_EM13_Msk                            </span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span><span class="preprocessor">#define EXTI_EMR1_EM14_Pos       (14U)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a5493bbf61f6b582c84fdc8ebdfabe9"> 3582</a></span><span class="preprocessor">#define EXTI_EMR1_EM14_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM14_Pos)                 </span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bea6be6d7a32d2460c36a7d524c1b7"> 3583</a></span><span class="preprocessor">#define EXTI_EMR1_EM14           EXTI_EMR1_EM14_Msk                            </span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="preprocessor">#define EXTI_EMR1_EM15_Pos       (15U)</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cab17bc35637455413f3025f1b41acc"> 3585</a></span><span class="preprocessor">#define EXTI_EMR1_EM15_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM15_Pos)                 </span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590b66e93724f03d4d07ab1ae3842934"> 3586</a></span><span class="preprocessor">#define EXTI_EMR1_EM15           EXTI_EMR1_EM15_Msk                            </span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="preprocessor">#define EXTI_EMR1_EM16_Pos       (16U)</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6c0843c6f6e8fc77fc87567ad1ae00"> 3588</a></span><span class="preprocessor">#define EXTI_EMR1_EM16_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM16_Pos)                 </span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbc56e042dc83b1be5551305b07cc0c"> 3589</a></span><span class="preprocessor">#define EXTI_EMR1_EM16           EXTI_EMR1_EM16_Msk                            </span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span><span class="preprocessor">#define EXTI_EMR1_EM17_Pos       (17U)</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6892a50c2596f4efd0d73fa6fb7863d2"> 3591</a></span><span class="preprocessor">#define EXTI_EMR1_EM17_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM17_Pos)                 </span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47aed69544022d8e5c09446e16fccacf"> 3592</a></span><span class="preprocessor">#define EXTI_EMR1_EM17           EXTI_EMR1_EM17_Msk                            </span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="preprocessor">#define EXTI_EMR1_EM18_Pos       (18U)</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4109175184f0832af835ae75fcde4a14"> 3594</a></span><span class="preprocessor">#define EXTI_EMR1_EM18_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM18_Pos)                 </span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab4eb503317046815b203c3ca11db31"> 3595</a></span><span class="preprocessor">#define EXTI_EMR1_EM18           EXTI_EMR1_EM18_Msk                            </span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="preprocessor">#define EXTI_EMR1_EM19_Pos       (19U)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3968a578a56b157d4da68e8654b55d0f"> 3597</a></span><span class="preprocessor">#define EXTI_EMR1_EM19_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM19_Pos)                 </span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315bd5207cd3292266d1218fa39b9bf5"> 3598</a></span><span class="preprocessor">#define EXTI_EMR1_EM19           EXTI_EMR1_EM19_Msk                            </span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="preprocessor">#define EXTI_EMR1_EM20_Pos       (20U)</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0aeb59f234122592d381155d31a92c"> 3600</a></span><span class="preprocessor">#define EXTI_EMR1_EM20_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM20_Pos)                 </span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dec367d98c133c3f6902f3716c67dbb"> 3601</a></span><span class="preprocessor">#define EXTI_EMR1_EM20           EXTI_EMR1_EM20_Msk                            </span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="preprocessor">#define EXTI_EMR1_EM21_Pos       (21U)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac802bfea19ceb03059c8fbf330d042c3"> 3603</a></span><span class="preprocessor">#define EXTI_EMR1_EM21_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM21_Pos)                 </span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29f4e00086202963c7c1bf226efaea1c"> 3604</a></span><span class="preprocessor">#define EXTI_EMR1_EM21           EXTI_EMR1_EM21_Msk                            </span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="preprocessor">#define EXTI_EMR1_EM22_Pos       (22U)</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a7ca91266eba269dbc8469c1e0b92a"> 3606</a></span><span class="preprocessor">#define EXTI_EMR1_EM22_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM22_Pos)                 </span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e72400d7177abb5fa53ea0335fcf6ae"> 3607</a></span><span class="preprocessor">#define EXTI_EMR1_EM22           EXTI_EMR1_EM22_Msk                            </span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="preprocessor">#define EXTI_EMR1_EM23_Pos       (23U)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a64fa5d603050f5599b262582521d7"> 3609</a></span><span class="preprocessor">#define EXTI_EMR1_EM23_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM23_Pos)                 </span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7806f42e02a5a2abcde24acc024c8e96"> 3610</a></span><span class="preprocessor">#define EXTI_EMR1_EM23           EXTI_EMR1_EM23_Msk                            </span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="preprocessor">#define EXTI_EMR1_EM24_Pos       (24U)</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea41a6d2bef55ff5bfb93828ee5b458"> 3612</a></span><span class="preprocessor">#define EXTI_EMR1_EM24_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM24_Pos)                 </span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6a06313c55836447926088dc793c4fd"> 3613</a></span><span class="preprocessor">#define EXTI_EMR1_EM24           EXTI_EMR1_EM24_Msk                            </span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="preprocessor">#define EXTI_EMR1_EM25_Pos       (25U)</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33aeb5e97432f52e3ed720bf87f0f2b"> 3615</a></span><span class="preprocessor">#define EXTI_EMR1_EM25_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM25_Pos)                 </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7216555b4148f5c5ae1654ee697b6f6"> 3616</a></span><span class="preprocessor">#define EXTI_EMR1_EM25           EXTI_EMR1_EM25_Msk                            </span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span><span class="preprocessor">#define EXTI_EMR1_EM26_Pos       (26U)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ddaa2d5e96d034a0f4167ef02b3da8e"> 3618</a></span><span class="preprocessor">#define EXTI_EMR1_EM26_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM26_Pos)                 </span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae44d904647e0b78b2b0b1ebff48565"> 3619</a></span><span class="preprocessor">#define EXTI_EMR1_EM26           EXTI_EMR1_EM26_Msk                            </span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="preprocessor">#define EXTI_EMR1_EM27_Pos       (27U)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376aa0e429cf09d2a0efe013ecb3daa9"> 3621</a></span><span class="preprocessor">#define EXTI_EMR1_EM27_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM27_Pos)                 </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a72a1ccdba10ba1c02c86ad424a9f4"> 3622</a></span><span class="preprocessor">#define EXTI_EMR1_EM27           EXTI_EMR1_EM27_Msk                            </span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span><span class="preprocessor">#define EXTI_EMR1_EM28_Pos       (28U)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71214595a88cddb3eb5d027068d545d7"> 3624</a></span><span class="preprocessor">#define EXTI_EMR1_EM28_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM28_Pos)                 </span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a517efb55e7251705875d9faa3fcde4"> 3625</a></span><span class="preprocessor">#define EXTI_EMR1_EM28           EXTI_EMR1_EM28_Msk                            </span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="preprocessor">#define EXTI_EMR1_EM29_Pos       (29U)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf62c7010ae9dc12f6657ce08c5809eb"> 3627</a></span><span class="preprocessor">#define EXTI_EMR1_EM29_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM29_Pos)                 </span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8282996fe448d097d579f081ad7697ce"> 3628</a></span><span class="preprocessor">#define EXTI_EMR1_EM29           EXTI_EMR1_EM29_Msk                            </span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="preprocessor">#define EXTI_EMR1_EM30_Pos       (30U)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57aa04a83fd1131836e2ad15c1a36a4b"> 3630</a></span><span class="preprocessor">#define EXTI_EMR1_EM30_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM30_Pos)                 </span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72023982c6b86eec4f2d573d56ad8c7"> 3631</a></span><span class="preprocessor">#define EXTI_EMR1_EM30           EXTI_EMR1_EM30_Msk                            </span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="comment">/******************  Bit definition for EXTI_RTSR1 register  ******************/</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span><span class="preprocessor">#define EXTI_RTSR1_RT0_Pos       (0U)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f056e8145a1820697f5fca602b6fe6c"> 3635</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT0_Pos)                 </span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bff21e548722b17199668dec68acf2"> 3636</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0           EXTI_RTSR1_RT0_Msk                            </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span><span class="preprocessor">#define EXTI_RTSR1_RT1_Pos       (1U)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514d6a2d57e5845bfbe1b1d68ec29b7a"> 3638</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT1_Pos)                 </span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc675bd41bb0a76b878624663c21a7e"> 3639</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1           EXTI_RTSR1_RT1_Msk                            </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span><span class="preprocessor">#define EXTI_RTSR1_RT2_Pos       (2U)</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbec6fc8f14f968da630271973bb6d6"> 3641</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT2_Pos)                 </span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0782791f56d09bb8e274d769afdb3c8"> 3642</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2           EXTI_RTSR1_RT2_Msk                            </span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="preprocessor">#define EXTI_RTSR1_RT3_Pos       (3U)</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a3b171faaadbac744fc82528182073"> 3644</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT3_Pos)                 </span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4974072d53fc9bd190763935e60f8a7e"> 3645</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3           EXTI_RTSR1_RT3_Msk                            </span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="preprocessor">#define EXTI_RTSR1_RT4_Pos       (4U)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbe00ac4348e348ff78c3a6eb20f26b"> 3647</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT4_Pos)                 </span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0bdaec8755d6d4269dd64324ab6c07"> 3648</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4           EXTI_RTSR1_RT4_Msk                            </span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span><span class="preprocessor">#define EXTI_RTSR1_RT5_Pos       (5U)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3951b511294cc7eb2e78867517077f6c"> 3650</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT5_Pos)                 </span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1abd80aa759bb8050a387960f7c495"> 3651</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5           EXTI_RTSR1_RT5_Msk                            </span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span><span class="preprocessor">#define EXTI_RTSR1_RT6_Pos       (6U)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3095350dcf21464fea9359475a17cdb"> 3653</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT6_Pos)                 </span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39de90819a3d912de47f4f843709d789"> 3654</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6           EXTI_RTSR1_RT6_Msk                            </span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="preprocessor">#define EXTI_RTSR1_RT7_Pos       (7U)</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8859722cd5ddbe02582b4fc15ecbea4f"> 3656</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT7_Pos)                 </span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae77ba5dcf668a513ef5b84533e45e919"> 3657</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7           EXTI_RTSR1_RT7_Msk                            </span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span><span class="preprocessor">#define EXTI_RTSR1_RT8_Pos       (8U)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d4f3c2fb61fa96c0cc1154e47a81ab"> 3659</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT8_Pos)                 </span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff997b170ecbe5557cde1fd6f03fc9df"> 3660</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8           EXTI_RTSR1_RT8_Msk                            </span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="preprocessor">#define EXTI_RTSR1_RT9_Pos       (9U)</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6ee70b7bcd9d625a9ef9779e70486a"> 3662</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT9_Pos)                 </span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a502af1250a5dfa7af888160e74e6f7"> 3663</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9           EXTI_RTSR1_RT9_Msk                            </span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><span class="preprocessor">#define EXTI_RTSR1_RT10_Pos      (10U)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97711fc12146b3ea9db1ed74b032a66b"> 3665</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT10_Pos)                </span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b34fb6c6d11203cba1e7a904cfc1868"> 3666</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10          EXTI_RTSR1_RT10_Msk                           </span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span><span class="preprocessor">#define EXTI_RTSR1_RT11_Pos      (11U)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6bb17971dc44db19715e2da5ed7ae45"> 3668</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT11_Pos)                </span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e16b30acaa8c4c2bb547baf3ec9b3a"> 3669</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11          EXTI_RTSR1_RT11_Msk                           </span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="preprocessor">#define EXTI_RTSR1_RT12_Pos      (12U)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fcfd6f193368b54f873b94f97c0de4"> 3671</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT12_Pos)                </span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc1748eecd4bfceaa36dd1d79b94d36"> 3672</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12          EXTI_RTSR1_RT12_Msk                           </span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="preprocessor">#define EXTI_RTSR1_RT13_Pos      (13U)</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cb81e99ceef7b6b8ddbce37bb8c4984"> 3674</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT13_Pos)                </span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf9a6dbd973e8e9202c1d3c3d4eb040"> 3675</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13          EXTI_RTSR1_RT13_Msk                           </span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><span class="preprocessor">#define EXTI_RTSR1_RT14_Pos      (14U)</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed62b0987df41cb626d75348898f7e3"> 3677</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT14_Pos)                </span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53737548b255936ed026b36048a0732f"> 3678</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14          EXTI_RTSR1_RT14_Msk                           </span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span><span class="preprocessor">#define EXTI_RTSR1_RT15_Pos      (15U)</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0062425d59c225405b2d5cafa76d10f4"> 3680</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT15_Pos)                </span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed959bca0fc5892a10e066ccd2dd7bf"> 3681</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15          EXTI_RTSR1_RT15_Msk                           </span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><span class="preprocessor">#define EXTI_RTSR1_RT16_Pos      (16U)</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ae52a0d0f2711e4972f1b1728f3466"> 3683</a></span><span class="preprocessor">#define EXTI_RTSR1_RT16_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT16_Pos)                </span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97869a710206ddbd450690296e103466"> 3684</a></span><span class="preprocessor">#define EXTI_RTSR1_RT16          EXTI_RTSR1_RT16_Msk                           </span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span><span class="preprocessor">#define EXTI_RTSR1_RT17_Pos      (17U)</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439d6d68e7a20dc6a6c69c28fc3430c7"> 3686</a></span><span class="preprocessor">#define EXTI_RTSR1_RT17_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT17_Pos)                </span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873818e5e551ead9dfabc2763305eebc"> 3687</a></span><span class="preprocessor">#define EXTI_RTSR1_RT17          EXTI_RTSR1_RT17_Msk                           </span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span><span class="preprocessor">#define EXTI_RTSR1_RT19_Pos      (19U)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79588a3642f41c89ea7ba11d08fc9f7b"> 3689</a></span><span class="preprocessor">#define EXTI_RTSR1_RT19_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT19_Pos)                </span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9f8a3b97a8ab03b16d1fec8fb0e006"> 3690</a></span><span class="preprocessor">#define EXTI_RTSR1_RT19          EXTI_RTSR1_RT19_Msk                           </span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span><span class="preprocessor">#define EXTI_RTSR1_RT20_Pos      (20U)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d621c5a913e2466766e051aec54a558"> 3692</a></span><span class="preprocessor">#define EXTI_RTSR1_RT20_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT20_Pos)                </span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga721a6f14367cd9e96966057321ac1bfb"> 3693</a></span><span class="preprocessor">#define EXTI_RTSR1_RT20          EXTI_RTSR1_RT20_Msk                           </span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span><span class="preprocessor">#define EXTI_RTSR1_RT21_Pos      (21U)</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9797bae407294939871ceb00afc80beb"> 3695</a></span><span class="preprocessor">#define EXTI_RTSR1_RT21_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT21_Pos)                </span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2248e0a7413a0ed28784ef8752628639"> 3696</a></span><span class="preprocessor">#define EXTI_RTSR1_RT21          EXTI_RTSR1_RT21_Msk                           </span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span><span class="preprocessor">#define EXTI_RTSR1_RT22_Pos      (22U)</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad95adf212da62cac2f4a0af0a0cf26fb"> 3698</a></span><span class="preprocessor">#define EXTI_RTSR1_RT22_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT22_Pos)                </span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8132bb47cc6f36482abe82d01e147149"> 3699</a></span><span class="preprocessor">#define EXTI_RTSR1_RT22          EXTI_RTSR1_RT22_Msk                           </span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span><span class="preprocessor">#define EXTI_RTSR1_RT29_Pos      (29U)</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e935ef1152f7f96af552bc8f582a298"> 3701</a></span><span class="preprocessor">#define EXTI_RTSR1_RT29_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT29_Pos)                </span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5798f95a90e840895960cad5aa7459c"> 3702</a></span><span class="preprocessor">#define EXTI_RTSR1_RT29          EXTI_RTSR1_RT29_Msk                           </span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span><span class="preprocessor">#define EXTI_RTSR1_RT30_Pos      (30U)</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eea232ce25ee6a79ad1f5eb543c3e17"> 3704</a></span><span class="preprocessor">#define EXTI_RTSR1_RT30_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT30_Pos)                </span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d37fd6bc6dff4fc5d027909da90cc3"> 3705</a></span><span class="preprocessor">#define EXTI_RTSR1_RT30          EXTI_RTSR1_RT30_Msk                           </span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><span class="comment">/******************  Bit definition for EXTI_FTSR1 register  ******************/</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span><span class="preprocessor">#define EXTI_FTSR1_FT0_Pos       (0U)</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed26148136ad51468b9d0a66ea5f12e2"> 3709</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT0_Pos)                 </span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209889f21ba08ebf88d6c9457beb77cf"> 3710</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0           EXTI_FTSR1_FT0_Msk                            </span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span><span class="preprocessor">#define EXTI_FTSR1_FT1_Pos       (1U)</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5300a230371896b925e5a2f3fb4be480"> 3712</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT1_Pos)                 </span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ecbb9c921eda4885e3cf81a458ab45"> 3713</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1           EXTI_FTSR1_FT1_Msk                            </span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="preprocessor">#define EXTI_FTSR1_FT2_Pos       (2U)</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d6a2e29c6db6c3fc0cdea6acf3c1b5"> 3715</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT2_Pos)                 </span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213cb9c3578baa0cacf9927eed8863f9"> 3716</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2           EXTI_FTSR1_FT2_Msk                            </span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="preprocessor">#define EXTI_FTSR1_FT3_Pos       (3U)</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2b117f32b307b167c7592d4624b9b9"> 3718</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT3_Pos)                 </span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255fe73433e37c6fe1615dd0098c6260"> 3719</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3           EXTI_FTSR1_FT3_Msk                            </span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="preprocessor">#define EXTI_FTSR1_FT4_Pos       (4U)</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad7bb9c52dee32a35e285bf1538d97c"> 3721</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT4_Pos)                 </span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb954d551c600e8b9e08c22c310d9e03"> 3722</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4           EXTI_FTSR1_FT4_Msk                            </span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span><span class="preprocessor">#define EXTI_FTSR1_FT5_Pos       (5U)</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d3992ed0d850f814be539aabb91eda"> 3724</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT5_Pos)                 </span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99872e576c9227a5aae6872743d0d8c3"> 3725</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5           EXTI_FTSR1_FT5_Msk                            </span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="preprocessor">#define EXTI_FTSR1_FT6_Pos       (6U)</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe0c32b25c265a1efa448733d276221"> 3727</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT6_Pos)                 </span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7da46f6c3212ad6ac7db4b447f6ff01"> 3728</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6           EXTI_FTSR1_FT6_Msk                            </span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="preprocessor">#define EXTI_FTSR1_FT7_Pos       (7U)</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930ed7defb8024ee51badba8f3342d51"> 3730</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT7_Pos)                 </span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81471817661fc0b1b2b7d77a69c419e7"> 3731</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7           EXTI_FTSR1_FT7_Msk                            </span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span><span class="preprocessor">#define EXTI_FTSR1_FT8_Pos       (8U)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15115f5a34273b2f0790db563915bd20"> 3733</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT8_Pos)                 </span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea7326e04f8a9ab9459ba7685ed86b9"> 3734</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8           EXTI_FTSR1_FT8_Msk                            </span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><span class="preprocessor">#define EXTI_FTSR1_FT9_Pos       (9U)</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c06b57f23683c733ad316f46cd9f06"> 3736</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT9_Pos)                 </span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff1452aaa80ba824f1c9512d153b8dc"> 3737</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9           EXTI_FTSR1_FT9_Msk                            </span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span><span class="preprocessor">#define EXTI_FTSR1_FT10_Pos      (10U)</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c1ba0b4f3a85863a2674f57514a0fa"> 3739</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT10_Pos)                </span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77ab895851c3c41f0723b0c72bc5fab"> 3740</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10          EXTI_FTSR1_FT10_Msk                           </span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span><span class="preprocessor">#define EXTI_FTSR1_FT11_Pos      (11U)</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94450fe67ed7859ca7456ec83ca7beeb"> 3742</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT11_Pos)                </span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12f3c98bbbc82aaacd33e26cd2789ba"> 3743</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11          EXTI_FTSR1_FT11_Msk                           </span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><span class="preprocessor">#define EXTI_FTSR1_FT12_Pos      (12U)</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9514ff56f15b6392dbbd5239f099dba6"> 3745</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT12_Pos)                </span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6ba9c06451ebc2fcba3639a6a779a0"> 3746</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12          EXTI_FTSR1_FT12_Msk                           </span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span><span class="preprocessor">#define EXTI_FTSR1_FT13_Pos      (13U)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga853424f0e742b96897995c6edab65a0f"> 3748</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT13_Pos)                </span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f9accd948d854fdba6493d8e03744bb"> 3749</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13          EXTI_FTSR1_FT13_Msk                           </span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span><span class="preprocessor">#define EXTI_FTSR1_FT14_Pos      (14U)</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d"> 3751</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT14_Pos)                </span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b0f0ea270f54aa0ecd3af4023a9858"> 3752</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14          EXTI_FTSR1_FT14_Msk                           </span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span><span class="preprocessor">#define EXTI_FTSR1_FT15_Pos      (15U)</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a39999e90335f31f19f34b90f0e5ac2"> 3754</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT15_Pos)                </span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef0426c67b6dafbf4aae002847ac2ce"> 3755</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15          EXTI_FTSR1_FT15_Msk                           </span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span><span class="preprocessor">#define EXTI_FTSR1_FT16_Pos      (16U)</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c0ef9eae39e592af4f7d31f484fbaaa"> 3757</a></span><span class="preprocessor">#define EXTI_FTSR1_FT16_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT16_Pos)                </span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff41d474247f6b2c8b76f793988fa6a6"> 3758</a></span><span class="preprocessor">#define EXTI_FTSR1_FT16          EXTI_FTSR1_FT16_Msk                           </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span><span class="preprocessor">#define EXTI_FTSR1_FT17_Pos      (17U)</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2163302c42ae781d494e9d45faf58ab7"> 3760</a></span><span class="preprocessor">#define EXTI_FTSR1_FT17_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT17_Pos)                </span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac99a54aba7e7cdfd1a9f12cc4d12e90d"> 3761</a></span><span class="preprocessor">#define EXTI_FTSR1_FT17          EXTI_FTSR1_FT17_Msk                           </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span><span class="preprocessor">#define EXTI_FTSR1_FT19_Pos      (19U)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c0ceceeac3a7b41c78daff962b3360"> 3763</a></span><span class="preprocessor">#define EXTI_FTSR1_FT19_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT19_Pos)                </span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e911aa29e35ff19d8f61691c4eb77d1"> 3764</a></span><span class="preprocessor">#define EXTI_FTSR1_FT19          EXTI_FTSR1_FT19_Msk                           </span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span><span class="preprocessor">#define EXTI_FTSR1_FT20_Pos      (20U)</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc68e3996949580b11c36240fb5995e6"> 3766</a></span><span class="preprocessor">#define EXTI_FTSR1_FT20_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT20_Pos)                </span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc072696ac885d802663ef95e1d8fe86"> 3767</a></span><span class="preprocessor">#define EXTI_FTSR1_FT20          EXTI_FTSR1_FT20_Msk                           </span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><span class="preprocessor">#define EXTI_FTSR1_FT21_Pos      (21U)</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb2318fd101bbb4599df74ecbb11680"> 3769</a></span><span class="preprocessor">#define EXTI_FTSR1_FT21_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT21_Pos)                </span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga103caad0cc333cff4d3c75045969fd0b"> 3770</a></span><span class="preprocessor">#define EXTI_FTSR1_FT21          EXTI_FTSR1_FT21_Msk                           </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="preprocessor">#define EXTI_FTSR1_FT22_Pos      (22U)</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99cb3667b8d0c4f20cebfe641abb3984"> 3772</a></span><span class="preprocessor">#define EXTI_FTSR1_FT22_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT22_Pos)                </span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8949e3c06562ffd37295d68793cf3d77"> 3773</a></span><span class="preprocessor">#define EXTI_FTSR1_FT22          EXTI_FTSR1_FT22_Msk                           </span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><span class="preprocessor">#define EXTI_FTSR1_FT29_Pos      (29U)</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77465262682e059b5d6d8bc4e5dff2"> 3775</a></span><span class="preprocessor">#define EXTI_FTSR1_FT29_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT29_Pos)                </span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad369c71710d6ba90cec33e3361be9538"> 3776</a></span><span class="preprocessor">#define EXTI_FTSR1_FT29          EXTI_FTSR1_FT29_Msk                           </span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span><span class="preprocessor">#define EXTI_FTSR1_FT30_Pos      (30U)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24686ca067dce9e8c2452ab6e63cc644"> 3778</a></span><span class="preprocessor">#define EXTI_FTSR1_FT30_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT30_Pos)                </span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3abd52c84864dc73395b4398fd4f1e"> 3779</a></span><span class="preprocessor">#define EXTI_FTSR1_FT30          EXTI_FTSR1_FT30_Msk                           </span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="comment">/******************  Bit definition for EXTI_SWIER1 register  *****************/</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="preprocessor">#define EXTI_SWIER1_SWI0_Pos     (0U)</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga822c499ef4b35cd172e18a35f64bd8a8"> 3783</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI0_Pos)               </span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05b5a8cb63bf02e4134aa189fae34ab"> 3784</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0         EXTI_SWIER1_SWI0_Msk                          </span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span><span class="preprocessor">#define EXTI_SWIER1_SWI1_Pos     (1U)</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebe229858cdcebcc40011241fae18f65"> 3786</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI1_Pos)               </span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52fb19b1afc008d8d7b6ad0926acdcd2"> 3787</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1         EXTI_SWIER1_SWI1_Msk                          </span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="preprocessor">#define EXTI_SWIER1_SWI2_Pos     (2U)</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c35db86e88dacc2b1ec76c47fabac"> 3789</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI2_Pos)               </span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12ac7e4e39988eab687da8f3debf40b"> 3790</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2         EXTI_SWIER1_SWI2_Msk                          </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span><span class="preprocessor">#define EXTI_SWIER1_SWI3_Pos     (3U)</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac38e309327428244171bc6d2351b25d"> 3792</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI3_Pos)               </span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1e997989e38c8e9debdd12c145e6f0"> 3793</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3         EXTI_SWIER1_SWI3_Msk                          </span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span><span class="preprocessor">#define EXTI_SWIER1_SWI4_Pos     (4U)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443d31484bc70ffce21cc1f2c935b8ab"> 3795</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI4_Pos)               </span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b506b5e6e42bda664de59d131df87da"> 3796</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4         EXTI_SWIER1_SWI4_Msk                          </span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span><span class="preprocessor">#define EXTI_SWIER1_SWI5_Pos     (5U)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99647953e08cc233a35934f50563d103"> 3798</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI5_Pos)               </span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3f0e59ced76a37ab7dd308f20ad14d"> 3799</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5         EXTI_SWIER1_SWI5_Msk                          </span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="preprocessor">#define EXTI_SWIER1_SWI6_Pos     (6U)</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafae218d06e25cfcdf95cf018eb7b9a17"> 3801</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI6_Pos)               </span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9df63e324e9549e08ee2a16eed32983"> 3802</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6         EXTI_SWIER1_SWI6_Msk                          </span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><span class="preprocessor">#define EXTI_SWIER1_SWI7_Pos     (7U)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdfb4ea767acf34a5e4b9e329d916fd2"> 3804</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI7_Pos)               </span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3a565bf8039395ee1018fbc96b9ee2"> 3805</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7         EXTI_SWIER1_SWI7_Msk                          </span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span><span class="preprocessor">#define EXTI_SWIER1_SWI8_Pos     (8U)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c285f73d5ec5a7663dd82f6b41e8ada"> 3807</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI8_Pos)               </span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9c2ad6d4d483c3a0477fce1df67d3e"> 3808</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8         EXTI_SWIER1_SWI8_Msk                          </span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span><span class="preprocessor">#define EXTI_SWIER1_SWI9_Pos     (9U)</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2e4fca258d49450f0e8be423e8a32da"> 3810</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI9_Pos)               </span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a5bcb04aefed10128844fa296e7a1a"> 3811</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9         EXTI_SWIER1_SWI9_Msk                          </span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="preprocessor">#define EXTI_SWIER1_SWI10_Pos    (10U)</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga286a63af757f3e1bbeccd5c00ad5615a"> 3813</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI10_Pos)              </span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d129999fcb4318b0df6b84438866235"> 3814</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10        EXTI_SWIER1_SWI10_Msk                         </span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span><span class="preprocessor">#define EXTI_SWIER1_SWI11_Pos    (11U)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2dc9b212e328572900472d2dcf455a"> 3816</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI11_Pos)              </span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43fa9277109423f6baed6a423916cab"> 3817</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11        EXTI_SWIER1_SWI11_Msk                         </span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span><span class="preprocessor">#define EXTI_SWIER1_SWI12_Pos    (12U)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6239a825b527ba1ebc321bdc741768d5"> 3819</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI12_Pos)              </span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf501ac61fc9bd206a1ed05af5034a7cc"> 3820</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12        EXTI_SWIER1_SWI12_Msk                         </span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="preprocessor">#define EXTI_SWIER1_SWI13_Pos    (13U)</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43778c8c1b2dd1799564e2b9e86cb8a8"> 3822</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI13_Pos)              </span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac18cc42ba779ebbad2328ba1e2f6506b"> 3823</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13        EXTI_SWIER1_SWI13_Msk                         </span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><span class="preprocessor">#define EXTI_SWIER1_SWI14_Pos    (14U)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fca442fcaa6ba70488fd0653d61139c"> 3825</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI14_Pos)              </span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1b93e6892ced86e4831a4a8b170c17"> 3826</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14        EXTI_SWIER1_SWI14_Msk                         </span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span><span class="preprocessor">#define EXTI_SWIER1_SWI15_Pos    (15U)</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff260e44c114c2edae69ddbd0c377b58"> 3828</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI15_Pos)              </span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46560400f33953bf74d67444f648edae"> 3829</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15        EXTI_SWIER1_SWI15_Msk                         </span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span><span class="preprocessor">#define EXTI_SWIER1_SWI16_Pos    (16U)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea54f1e542f9fe029f8149098ab18bd8"> 3831</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI16_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI16_Pos)              </span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1e56adfd1b75170f0439a3b2b179f"> 3832</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI16        EXTI_SWIER1_SWI16_Msk                         </span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span><span class="preprocessor">#define EXTI_SWIER1_SWI17_Pos    (17U)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50f9bff0487dd9009c45e71525501578"> 3834</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI17_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI17_Pos)              </span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9859ad7b926d8ac1e24267850eb348d5"> 3835</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI17        EXTI_SWIER1_SWI17_Msk                         </span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span><span class="preprocessor">#define EXTI_SWIER1_SWI19_Pos    (19U)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04839ee46b8f53210a97a1355cf44a4"> 3837</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI19_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI19_Pos)              </span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66ebecc5b5757363603d016399c30a55"> 3838</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI19        EXTI_SWIER1_SWI19_Msk                         </span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span><span class="preprocessor">#define EXTI_SWIER1_SWI20_Pos    (20U)</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e40d8db1af85ce3d9367c78b1ee3f8b"> 3840</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI20_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI20_Pos)              </span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c57c9517e94390f5191ff5cb8c87bb"> 3841</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI20        EXTI_SWIER1_SWI20_Msk                         </span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span><span class="preprocessor">#define EXTI_SWIER1_SWI21_Pos    (21U)</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac2e74a2213778c2e959f5f5f589330"> 3843</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI21_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI21_Pos)              </span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf664b5aed998eaa5aed9ad58c676d70"> 3844</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI21        EXTI_SWIER1_SWI21_Msk                         </span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span><span class="preprocessor">#define EXTI_SWIER1_SWI22_Pos    (22U)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e430f985250afc82f6ac62f8790a6b"> 3846</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI22_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI22_Pos)              </span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690f9e84c454e329196a6e82483a9213"> 3847</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI22        EXTI_SWIER1_SWI22_Msk                         </span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span><span class="preprocessor">#define EXTI_SWIER1_SWI29_Pos    (29U)</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30c7834c51de7e965560b05c701e9d6f"> 3849</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI29_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI29_Pos)              </span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae74d191a2985e56f044ec63c39867da6"> 3850</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI29        EXTI_SWIER1_SWI29_Msk                         </span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="preprocessor">#define EXTI_SWIER1_SWI30_Pos    (30U)</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6207b1e984855614d111b119ed9a0f"> 3852</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI30_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI30_Pos)              </span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb9800be6afc4ccf70f9bcc849ca6d2"> 3853</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI30        EXTI_SWIER1_SWI30_Msk                         </span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span><span class="comment">/*******************  Bit definition for EXTI_PR1 register  *******************/</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span><span class="preprocessor">#define EXTI_PR1_PIF0_Pos        (0U)</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10457635259f8079c4ff5777ba1071e8"> 3857</a></span><span class="preprocessor">#define EXTI_PR1_PIF0_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF0_Pos)                  </span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a15d5ce3274be23c659744a1b7fd25f"> 3858</a></span><span class="preprocessor">#define EXTI_PR1_PIF0            EXTI_PR1_PIF0_Msk                             </span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="preprocessor">#define EXTI_PR1_PIF1_Pos        (1U)</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac156a121bbef00120d29a85ad7f2c1b2"> 3860</a></span><span class="preprocessor">#define EXTI_PR1_PIF1_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF1_Pos)                  </span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739e136817f54771016f77daea08102d"> 3861</a></span><span class="preprocessor">#define EXTI_PR1_PIF1            EXTI_PR1_PIF1_Msk                             </span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span><span class="preprocessor">#define EXTI_PR1_PIF2_Pos        (2U)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93f45a4b8b7bd41194a9ff25e68f520"> 3863</a></span><span class="preprocessor">#define EXTI_PR1_PIF2_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF2_Pos)                  </span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga828ad2828782a115cab34700499b330e"> 3864</a></span><span class="preprocessor">#define EXTI_PR1_PIF2            EXTI_PR1_PIF2_Msk                             </span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><span class="preprocessor">#define EXTI_PR1_PIF3_Pos        (3U)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab327a738c5979868e4bea255cd5763f3"> 3866</a></span><span class="preprocessor">#define EXTI_PR1_PIF3_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF3_Pos)                  </span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cf380cffdf5d4eab1c881df0e00686f"> 3867</a></span><span class="preprocessor">#define EXTI_PR1_PIF3            EXTI_PR1_PIF3_Msk                             </span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="preprocessor">#define EXTI_PR1_PIF4_Pos        (4U)</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122d977807478936fc7406c3f139bcf6"> 3869</a></span><span class="preprocessor">#define EXTI_PR1_PIF4_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF4_Pos)                  </span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga291bcd9c3bb8aa3b878dcdffbc72822d"> 3870</a></span><span class="preprocessor">#define EXTI_PR1_PIF4            EXTI_PR1_PIF4_Msk                             </span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><span class="preprocessor">#define EXTI_PR1_PIF5_Pos        (5U)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga461e9ea65e9764cf18be791ca5a1a8a9"> 3872</a></span><span class="preprocessor">#define EXTI_PR1_PIF5_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF5_Pos)                  </span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0659bc32e4cc2c7f9f188c9fce67746e"> 3873</a></span><span class="preprocessor">#define EXTI_PR1_PIF5            EXTI_PR1_PIF5_Msk                             </span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="preprocessor">#define EXTI_PR1_PIF6_Pos        (6U)</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e90ad8230427fdd2a7e9fe644666fe"> 3875</a></span><span class="preprocessor">#define EXTI_PR1_PIF6_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF6_Pos)                  </span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4410b8a994cbb681fd1652a21087b7f5"> 3876</a></span><span class="preprocessor">#define EXTI_PR1_PIF6            EXTI_PR1_PIF6_Msk                             </span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span><span class="preprocessor">#define EXTI_PR1_PIF7_Pos        (7U)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66dbcfe3233eb2d0e650fde3bc14ef7"> 3878</a></span><span class="preprocessor">#define EXTI_PR1_PIF7_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF7_Pos)                  </span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e81851f1c71d274c3da1891f60be30c"> 3879</a></span><span class="preprocessor">#define EXTI_PR1_PIF7            EXTI_PR1_PIF7_Msk                             </span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><span class="preprocessor">#define EXTI_PR1_PIF8_Pos        (8U)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa919b977684430cc30236169d4425d6b"> 3881</a></span><span class="preprocessor">#define EXTI_PR1_PIF8_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF8_Pos)                  </span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga509be357198911032a9135076f95033e"> 3882</a></span><span class="preprocessor">#define EXTI_PR1_PIF8            EXTI_PR1_PIF8_Msk                             </span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span><span class="preprocessor">#define EXTI_PR1_PIF9_Pos        (9U)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08c06e9b632cefb95e0de83d8f9f61a"> 3884</a></span><span class="preprocessor">#define EXTI_PR1_PIF9_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF9_Pos)                  </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9e6983c2c35d089467e1814bd6c1ad"> 3885</a></span><span class="preprocessor">#define EXTI_PR1_PIF9            EXTI_PR1_PIF9_Msk                             </span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span><span class="preprocessor">#define EXTI_PR1_PIF10_Pos       (10U)</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481579973729f68fca32cb2dd26cdb7b"> 3887</a></span><span class="preprocessor">#define EXTI_PR1_PIF10_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF10_Pos)                 </span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89a542c450c3297062e07456b5700fec"> 3888</a></span><span class="preprocessor">#define EXTI_PR1_PIF10           EXTI_PR1_PIF10_Msk                            </span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="preprocessor">#define EXTI_PR1_PIF11_Pos       (11U)</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef1380de67a96cad335c1863c19f9798"> 3890</a></span><span class="preprocessor">#define EXTI_PR1_PIF11_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF11_Pos)                 </span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b8aea6b33a7b14d6f2171069d95ca"> 3891</a></span><span class="preprocessor">#define EXTI_PR1_PIF11           EXTI_PR1_PIF11_Msk                            </span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="preprocessor">#define EXTI_PR1_PIF12_Pos       (12U)</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88671277972e4a3579b7f70877646f6d"> 3893</a></span><span class="preprocessor">#define EXTI_PR1_PIF12_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF12_Pos)                 </span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecc60519bff381ae5e449a5fc630c2a"> 3894</a></span><span class="preprocessor">#define EXTI_PR1_PIF12           EXTI_PR1_PIF12_Msk                            </span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span><span class="preprocessor">#define EXTI_PR1_PIF13_Pos       (13U)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e5be5f2a26fa3d2d26827a0375b7d1c"> 3896</a></span><span class="preprocessor">#define EXTI_PR1_PIF13_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF13_Pos)                 </span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818df633e6c3320a2de6297774185197"> 3897</a></span><span class="preprocessor">#define EXTI_PR1_PIF13           EXTI_PR1_PIF13_Msk                            </span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="preprocessor">#define EXTI_PR1_PIF14_Pos       (14U)</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc1bc8d5831e5d2ebfd04eb9e62ecc1"> 3899</a></span><span class="preprocessor">#define EXTI_PR1_PIF14_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF14_Pos)                 </span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ceef88b2ddd4555020a8b2784cca4f"> 3900</a></span><span class="preprocessor">#define EXTI_PR1_PIF14           EXTI_PR1_PIF14_Msk                            </span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="preprocessor">#define EXTI_PR1_PIF15_Pos       (15U)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73bdb9aad3c12bbe2cecc3745004f5d"> 3902</a></span><span class="preprocessor">#define EXTI_PR1_PIF15_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF15_Pos)                 </span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f98978924a53ccdb77fcc03d7174fde"> 3903</a></span><span class="preprocessor">#define EXTI_PR1_PIF15           EXTI_PR1_PIF15_Msk                            </span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span><span class="preprocessor">#define EXTI_PR1_PIF16_Pos       (16U)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08cf49821914f84ab220fa8b91451674"> 3905</a></span><span class="preprocessor">#define EXTI_PR1_PIF16_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF16_Pos)                 </span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c511277c9965314d6c2c6355e14d3e4"> 3906</a></span><span class="preprocessor">#define EXTI_PR1_PIF16           EXTI_PR1_PIF16_Msk                            </span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="preprocessor">#define EXTI_PR1_PIF17_Pos       (17U)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f63eea4f3f64cb17619ad8c62f1c15"> 3908</a></span><span class="preprocessor">#define EXTI_PR1_PIF17_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF17_Pos)                 </span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5b32f1b03794fe4979cb2358a6a444"> 3909</a></span><span class="preprocessor">#define EXTI_PR1_PIF17           EXTI_PR1_PIF17_Msk                            </span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="preprocessor">#define EXTI_PR1_PIF19_Pos       (19U)</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1411be0343e9eca5c4cd9f1aff8ffc9"> 3911</a></span><span class="preprocessor">#define EXTI_PR1_PIF19_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF19_Pos)                 </span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga816e423db0662553aeded23405949145"> 3912</a></span><span class="preprocessor">#define EXTI_PR1_PIF19           EXTI_PR1_PIF19_Msk                            </span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="preprocessor">#define EXTI_PR1_PIF20_Pos       (20U)</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace0195cdda7f1fa02835d97fc220ba55"> 3914</a></span><span class="preprocessor">#define EXTI_PR1_PIF20_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF20_Pos)                 </span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34bd548367e6b2225c27ca2a569affa3"> 3915</a></span><span class="preprocessor">#define EXTI_PR1_PIF20           EXTI_PR1_PIF20_Msk                            </span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span><span class="preprocessor">#define EXTI_PR1_PIF21_Pos       (21U)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60236251e550e233db4b7851a75f0e38"> 3917</a></span><span class="preprocessor">#define EXTI_PR1_PIF21_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF21_Pos)                 </span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fd747315627c7acd8a870c8d743930"> 3918</a></span><span class="preprocessor">#define EXTI_PR1_PIF21           EXTI_PR1_PIF21_Msk                            </span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="preprocessor">#define EXTI_PR1_PIF22_Pos       (22U)</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764a4e5b37f0049282640e2403f087b"> 3920</a></span><span class="preprocessor">#define EXTI_PR1_PIF22_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF22_Pos)                 </span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38d3b54143cc4f9f82d2f6ee80b8a298"> 3921</a></span><span class="preprocessor">#define EXTI_PR1_PIF22           EXTI_PR1_PIF22_Msk                            </span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="preprocessor">#define EXTI_PR1_PIF29_Pos       (29U)</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5a77dd09d7fa76872ee1ade6a5b324"> 3923</a></span><span class="preprocessor">#define EXTI_PR1_PIF29_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF29_Pos)                 </span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442bc3a5bf64dc8d64f6ac55f8b93bf0"> 3924</a></span><span class="preprocessor">#define EXTI_PR1_PIF29           EXTI_PR1_PIF29_Msk                            </span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span><span class="preprocessor">#define EXTI_PR1_PIF30_Pos       (30U)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5474be5e519a70c8c5d026c5044263e6"> 3926</a></span><span class="preprocessor">#define EXTI_PR1_PIF30_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF30_Pos)                 </span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88a093a54c94ab2516d055a8c07b623"> 3927</a></span><span class="preprocessor">#define EXTI_PR1_PIF30           EXTI_PR1_PIF30_Msk                            </span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span><span class="comment">/*******************  Bit definition for EXTI_IMR2 register  ******************/</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="preprocessor">#define EXTI_IMR2_IM34_Pos       (2U)</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca63ef9908faf98055e62f00ae63e69"> 3931</a></span><span class="preprocessor">#define EXTI_IMR2_IM34_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM34_Pos)                 </span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc35e911e950e87830b0ce7696168204"> 3932</a></span><span class="preprocessor">#define EXTI_IMR2_IM34           EXTI_IMR2_IM34_Msk                            </span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="preprocessor">#define EXTI_IMR2_IM36_Pos       (4U)</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2905395fde4979edbdb70ade62ad7007"> 3934</a></span><span class="preprocessor">#define EXTI_IMR2_IM36_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM36_Pos)                 </span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff7a2fb9c4f2232f5603f45091a7031f"> 3935</a></span><span class="preprocessor">#define EXTI_IMR2_IM36           EXTI_IMR2_IM36_Msk                            </span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="preprocessor">#define EXTI_IMR2_IM37_Pos       (5U)</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd53ce59460d42263711b46c0113e8aa"> 3937</a></span><span class="preprocessor">#define EXTI_IMR2_IM37_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM37_Pos)                 </span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee539b1022ffcdc64430836c8102952f"> 3938</a></span><span class="preprocessor">#define EXTI_IMR2_IM37           EXTI_IMR2_IM37_Msk                            </span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="preprocessor">#define EXTI_IMR2_IM38_Pos       (6U)</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde171be889b878c3c36daddb0b609e4"> 3940</a></span><span class="preprocessor">#define EXTI_IMR2_IM38_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM38_Pos)                 </span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c7613cc983adec4e575946d914be50"> 3941</a></span><span class="preprocessor">#define EXTI_IMR2_IM38           EXTI_IMR2_IM38_Msk                            </span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span><span class="preprocessor">#define EXTI_IMR2_IM39_Pos       (7U)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb01f1bba74aa64b4917a33766af2f16"> 3943</a></span><span class="preprocessor">#define EXTI_IMR2_IM39_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM39_Pos)                 </span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4371e2b61ed9855d2734bd776ab51d11"> 3944</a></span><span class="preprocessor">#define EXTI_IMR2_IM39           EXTI_IMR2_IM39_Msk                            </span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span><span class="preprocessor">#define EXTI_IMR2_IM40_Pos       (8U)</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadde7db2e9d42166c0cf70adb925fdf1"> 3946</a></span><span class="preprocessor">#define EXTI_IMR2_IM40_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM40_Pos)                 </span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06b744cf5e04782ac8db717beb36ab29"> 3947</a></span><span class="preprocessor">#define EXTI_IMR2_IM40           EXTI_IMR2_IM40_Msk                            </span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="preprocessor">#define EXTI_IMR2_IM41_Pos       (9U)</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9813ab957489edca6c820fcf5578fc4"> 3949</a></span><span class="preprocessor">#define EXTI_IMR2_IM41_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM41_Pos)                 </span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51012414cd624d994e865812f41d"> 3950</a></span><span class="preprocessor">#define EXTI_IMR2_IM41           EXTI_IMR2_IM41_Msk                            </span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span><span class="preprocessor">#define EXTI_IMR2_IM_Pos         (0U)</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a9736ea3bf615cbc74991a73aa7859"> 3952</a></span><span class="preprocessor">#define EXTI_IMR2_IM_Msk         (0x3F4UL &lt;&lt; EXTI_IMR2_IM_Pos)                 </span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeac58f586011ddbcf64ed6ea965e7a1"> 3953</a></span><span class="preprocessor">#define EXTI_IMR2_IM             EXTI_IMR2_IM_Msk                              </span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="comment">/*******************  Bit definition for EXTI_EMR2 register  ******************/</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="preprocessor">#define EXTI_EMR2_EM34_Pos       (2U)</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59732ecb1dad1e5ded2cfe730b5f312e"> 3957</a></span><span class="preprocessor">#define EXTI_EMR2_EM34_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM34_Pos)                 </span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21b27e9d6e3192dae8d5a0a84abe48f8"> 3958</a></span><span class="preprocessor">#define EXTI_EMR2_EM34           EXTI_EMR2_EM34_Msk                            </span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><span class="preprocessor">#define EXTI_EMR2_EM36_Pos       (4U)</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd8bfa75055b903ba2fff6b3adaee28"> 3960</a></span><span class="preprocessor">#define EXTI_EMR2_EM36_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM36_Pos)                 </span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e09492cbf666e5361156993c5288c6"> 3961</a></span><span class="preprocessor">#define EXTI_EMR2_EM36           EXTI_EMR2_EM36_Msk                            </span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span><span class="preprocessor">#define EXTI_EMR2_EM37_Pos       (5U)</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811c656c535a87a63990f61153ee0ab1"> 3963</a></span><span class="preprocessor">#define EXTI_EMR2_EM37_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM37_Pos)                 </span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86904cef72908be8734827f2754c48ee"> 3964</a></span><span class="preprocessor">#define EXTI_EMR2_EM37           EXTI_EMR2_EM37_Msk                            </span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="preprocessor">#define EXTI_EMR2_EM38_Pos       (6U)</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c705cbbe1d8b65795ae7980ba3a02b8"> 3966</a></span><span class="preprocessor">#define EXTI_EMR2_EM38_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM38_Pos)                 </span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dd58e4f519d31dd9ed5681416d634e"> 3967</a></span><span class="preprocessor">#define EXTI_EMR2_EM38           EXTI_EMR2_EM38_Msk                            </span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="preprocessor">#define EXTI_EMR2_EM39_Pos       (7U)</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b256d30e548f0489a7004a94059e00"> 3969</a></span><span class="preprocessor">#define EXTI_EMR2_EM39_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM39_Pos)                 </span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga575cb0d294b49be5f29bdb33c78b4526"> 3970</a></span><span class="preprocessor">#define EXTI_EMR2_EM39           EXTI_EMR2_EM39_Msk                            </span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span><span class="preprocessor">#define EXTI_EMR2_EM40_Pos       (8U)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5baa73acf603fd591509eed18071119"> 3972</a></span><span class="preprocessor">#define EXTI_EMR2_EM40_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM40_Pos)                 </span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958a4f93f24776530a4080d0d7c25506"> 3973</a></span><span class="preprocessor">#define EXTI_EMR2_EM40           EXTI_EMR2_EM40_Msk                            </span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span><span class="preprocessor">#define EXTI_EMR2_EM41_Pos       (9U)</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga946543a8d574b49990b80de7df079e3f"> 3975</a></span><span class="preprocessor">#define EXTI_EMR2_EM41_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM41_Pos)                 </span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cfc7d5abb44a46100dce82cfba0b8d8"> 3976</a></span><span class="preprocessor">#define EXTI_EMR2_EM41           EXTI_EMR2_EM41_Msk                            </span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="preprocessor">#define EXTI_EMR2_EM_Pos         (0U)</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b3f5fe087e155f87fc6c786a2e58e6"> 3978</a></span><span class="preprocessor">#define EXTI_EMR2_EM_Msk         (0x3F4UL &lt;&lt; EXTI_EMR2_EM_Pos)                 </span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284f9c90df0546f54d5b5f472a8a7e02"> 3979</a></span><span class="preprocessor">#define EXTI_EMR2_EM             EXTI_EMR2_EM_Msk                              </span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><span class="comment">/******************  Bit definition for EXTI_RTSR2 register  ******************/</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span><span class="preprocessor">#define EXTI_RTSR2_RT38_Pos      (6U)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f1cea3f389c5e9178548287933a371"> 3983</a></span><span class="preprocessor">#define EXTI_RTSR2_RT38_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT38_Pos)                </span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679c525ada9c4c7e8132a05d46087859"> 3984</a></span><span class="preprocessor">#define EXTI_RTSR2_RT38          EXTI_RTSR2_RT38_Msk                           </span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span><span class="preprocessor">#define EXTI_RTSR2_RT39_Pos      (7U)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3f742e80e589b05168ceaa1e9311a6"> 3986</a></span><span class="preprocessor">#define EXTI_RTSR2_RT39_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT39_Pos)                </span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga745f83767690b98f397f155ba82eae6f"> 3987</a></span><span class="preprocessor">#define EXTI_RTSR2_RT39          EXTI_RTSR2_RT39_Msk                           </span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="preprocessor">#define EXTI_RTSR2_RT40_Pos      (8U)</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac66c157adabcaa8b3880dff46d41161"> 3989</a></span><span class="preprocessor">#define EXTI_RTSR2_RT40_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT40_Pos)                </span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga099ea918f2bc38cb6501ee204517b4f9"> 3990</a></span><span class="preprocessor">#define EXTI_RTSR2_RT40          EXTI_RTSR2_RT40_Msk                           </span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span><span class="preprocessor">#define EXTI_RTSR2_RT41_Pos      (9U)</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b8c08560df1d8ee17f0ea17f071398"> 3992</a></span><span class="preprocessor">#define EXTI_RTSR2_RT41_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT41_Pos)                </span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba08351a3fbaeef8524d222029577741"> 3993</a></span><span class="preprocessor">#define EXTI_RTSR2_RT41          EXTI_RTSR2_RT41_Msk                           </span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span><span class="comment">/******************  Bit definition for EXTI_FTSR2 register  ******************/</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span><span class="preprocessor">#define EXTI_FTSR2_FT38_Pos      (6U)</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd90787a2a6cc644abe64bad6361f6b"> 3997</a></span><span class="preprocessor">#define EXTI_FTSR2_FT38_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT38_Pos)                </span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c071cec097857d6d3599bf743079d95"> 3998</a></span><span class="preprocessor">#define EXTI_FTSR2_FT38          EXTI_FTSR2_FT38_Msk                           </span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="preprocessor">#define EXTI_FTSR2_FT39_Pos      (7U)</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f39c491d5794845a40291f8d1794269"> 4000</a></span><span class="preprocessor">#define EXTI_FTSR2_FT39_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT39_Pos)                </span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22741057adc4290a944b1878d574dea5"> 4001</a></span><span class="preprocessor">#define EXTI_FTSR2_FT39          EXTI_FTSR2_FT39_Msk                           </span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="preprocessor">#define EXTI_FTSR2_FT40_Pos      (8U)</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32d0219507e06f14f69d33e98d7094e"> 4003</a></span><span class="preprocessor">#define EXTI_FTSR2_FT40_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT40_Pos)                </span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga567c3d8c911042f9d04898c2fe64a9a7"> 4004</a></span><span class="preprocessor">#define EXTI_FTSR2_FT40          EXTI_FTSR2_FT40_Msk                           </span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span><span class="preprocessor">#define EXTI_FTSR2_FT41_Pos      (9U)</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec101b7c7a560dd36a3b589decab121e"> 4006</a></span><span class="preprocessor">#define EXTI_FTSR2_FT41_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT41_Pos)                </span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb19ad0a720676ed1d5d58350b377c42"> 4007</a></span><span class="preprocessor">#define EXTI_FTSR2_FT41          EXTI_FTSR2_FT41_Msk                           </span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span><span class="comment">/******************  Bit definition for EXTI_SWIER2 register  *****************/</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="preprocessor">#define EXTI_SWIER2_SWI38_Pos    (6U)</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae82ea58896cefab56738cfd0463a8ca7"> 4011</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI38_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI38_Pos)              </span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga538446209596aff09cf19a23806ffc1b"> 4012</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI38        EXTI_SWIER2_SWI38_Msk                         </span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="preprocessor">#define EXTI_SWIER2_SWI39_Pos    (7U)</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4c9ab027865107471f4fa2598a41c4"> 4014</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI39_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI39_Pos)              </span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355d38cde6acc864bf513b4aa23744f0"> 4015</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI39        EXTI_SWIER2_SWI39_Msk                         </span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="preprocessor">#define EXTI_SWIER2_SWI40_Pos    (8U)</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1b897227d23703208fda757052a4d3"> 4017</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI40_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI40_Pos)              </span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9734bb4989a9f9a42240f6cd6fe3eeca"> 4018</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI40        EXTI_SWIER2_SWI40_Msk                         </span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="preprocessor">#define EXTI_SWIER2_SWI41_Pos    (9U)</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e9a5c8cc00bf3e483b25f5494b8bcd"> 4020</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI41_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI41_Pos)              </span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c00468d7aaca62c9c0175c7ff954c41"> 4021</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI41        EXTI_SWIER2_SWI41_Msk                         </span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span><span class="comment">/*******************  Bit definition for EXTI_PR2 register  *******************/</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><span class="preprocessor">#define EXTI_PR2_PIF38_Pos       (6U)</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga794937f66865dc3fb190218e6bc699ae"> 4025</a></span><span class="preprocessor">#define EXTI_PR2_PIF38_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF38_Pos)                 </span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fa96add686bac9aed047fa0549fc8d"> 4026</a></span><span class="preprocessor">#define EXTI_PR2_PIF38           EXTI_PR2_PIF38_Msk                            </span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><span class="preprocessor">#define EXTI_PR2_PIF39_Pos       (7U)</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga568937f118b34463817af71137cb1d8e"> 4028</a></span><span class="preprocessor">#define EXTI_PR2_PIF39_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF39_Pos)                 </span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab36cbaf8c2e7474506b51c6eb778f6c2"> 4029</a></span><span class="preprocessor">#define EXTI_PR2_PIF39           EXTI_PR2_PIF39_Msk                            </span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span><span class="preprocessor">#define EXTI_PR2_PIF40_Pos       (8U)</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6840ae47ead7b0ff5ab9bfe5bc6c3df8"> 4031</a></span><span class="preprocessor">#define EXTI_PR2_PIF40_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF40_Pos)                 </span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe89983ca5f785f8a6cd0350b1043733"> 4032</a></span><span class="preprocessor">#define EXTI_PR2_PIF40           EXTI_PR2_PIF40_Msk                            </span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="preprocessor">#define EXTI_PR2_PIF41_Pos       (9U)</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c18d43ecfc2fef3e98e0ff11bb5551"> 4034</a></span><span class="preprocessor">#define EXTI_PR2_PIF41_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF41_Pos)                 </span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a67f04de66f18824a79d22b62e4bc3a"> 4035</a></span><span class="preprocessor">#define EXTI_PR2_PIF41           EXTI_PR2_PIF41_Msk                            </span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span><span class="comment">/*                 Flexible Datarate Controller Area Network                  */</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="comment">/*****************  Bit definition for FDCAN_CREL register  *******************/</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcab37ec9341cff7c0fbc72c0ee04b1"> 4044</a></span><span class="preprocessor">#define FDCAN_CREL_DAY_Pos        (0U)</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ec28cb71c50f653c6acfef69726b60"> 4045</a></span><span class="preprocessor">#define FDCAN_CREL_DAY_Msk        (0xFFUL &lt;&lt; FDCAN_CREL_DAY_Pos)               </span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga942eba41281720823ef202a5bf985654"> 4046</a></span><span class="preprocessor">#define FDCAN_CREL_DAY            FDCAN_CREL_DAY_Msk                           </span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="preprocessor">#define FDCAN_CREL_MON_Pos        (8U)</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab65e56a98884ba5d94d836433aced2bf"> 4048</a></span><span class="preprocessor">#define FDCAN_CREL_MON_Msk        (0xFFUL &lt;&lt; FDCAN_CREL_MON_Pos)               </span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e37c0582be7393a5f261a1f08f2deb"> 4049</a></span><span class="preprocessor">#define FDCAN_CREL_MON            FDCAN_CREL_MON_Msk                           </span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><span class="preprocessor">#define FDCAN_CREL_YEAR_Pos       (16U)</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d352ec08e6ce056bcd0a10d769b546a"> 4051</a></span><span class="preprocessor">#define FDCAN_CREL_YEAR_Msk       (0xFUL &lt;&lt; FDCAN_CREL_YEAR_Pos)               </span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa4b0d14097c66a9ae96897d4dcfd78b"> 4052</a></span><span class="preprocessor">#define FDCAN_CREL_YEAR           FDCAN_CREL_YEAR_Msk                          </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span><span class="preprocessor">#define FDCAN_CREL_SUBSTEP_Pos    (20U)</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8476d85404d4e165b7a8d3198ee4a4"> 4054</a></span><span class="preprocessor">#define FDCAN_CREL_SUBSTEP_Msk    (0xFUL &lt;&lt; FDCAN_CREL_SUBSTEP_Pos)            </span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc3ff922a5c4b395332e63f5fef6748"> 4055</a></span><span class="preprocessor">#define FDCAN_CREL_SUBSTEP        FDCAN_CREL_SUBSTEP_Msk                       </span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span><span class="preprocessor">#define FDCAN_CREL_STEP_Pos       (24U)</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c48229189c779b634512a624f9ec2a"> 4057</a></span><span class="preprocessor">#define FDCAN_CREL_STEP_Msk       (0xFUL &lt;&lt; FDCAN_CREL_STEP_Pos)               </span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205e9b4340fe3994be47ded88ea5383d"> 4058</a></span><span class="preprocessor">#define FDCAN_CREL_STEP           FDCAN_CREL_STEP_Msk                          </span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="preprocessor">#define FDCAN_CREL_REL_Pos        (28U)</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c639d4d8b93962f184ad62c1dede52c"> 4060</a></span><span class="preprocessor">#define FDCAN_CREL_REL_Msk        (0xFUL &lt;&lt; FDCAN_CREL_REL_Pos)                </span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ed8ccaa70f9826f4094c6485570d80"> 4061</a></span><span class="preprocessor">#define FDCAN_CREL_REL            FDCAN_CREL_REL_Msk                           </span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="comment">/*****************  Bit definition for FDCAN_ENDN register  *******************/</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="preprocessor">#define FDCAN_ENDN_ETV_Pos        (0U)</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac90534f62599b973de69dff1f058c60b"> 4065</a></span><span class="preprocessor">#define FDCAN_ENDN_ETV_Msk        (0xFFFFFFFFUL &lt;&lt; FDCAN_ENDN_ETV_Pos)         </span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a2e07e6b1a4b6d406f3791aab7eb924"> 4066</a></span><span class="preprocessor">#define FDCAN_ENDN_ETV            FDCAN_ENDN_ETV_Msk                           </span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span><span class="comment">/*****************  Bit definition for FDCAN_DBTP register  *******************/</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span><span class="preprocessor">#define FDCAN_DBTP_DSJW_Pos       (0U)</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8db8b6596e34056b0bbe5f2d308b4d"> 4070</a></span><span class="preprocessor">#define FDCAN_DBTP_DSJW_Msk       (0xFUL &lt;&lt; FDCAN_DBTP_DSJW_Pos)               </span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafceac9d7904cdf247b5a0606ec39fc04"> 4071</a></span><span class="preprocessor">#define FDCAN_DBTP_DSJW           FDCAN_DBTP_DSJW_Msk                          </span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="preprocessor">#define FDCAN_DBTP_DTSEG2_Pos     (4U)</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22f77f099eebcc8ecb62c71042923ccf"> 4073</a></span><span class="preprocessor">#define FDCAN_DBTP_DTSEG2_Msk     (0xFUL &lt;&lt; FDCAN_DBTP_DTSEG2_Pos)             </span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8761beefc4b80700c6093511c5ac5cda"> 4074</a></span><span class="preprocessor">#define FDCAN_DBTP_DTSEG2         FDCAN_DBTP_DTSEG2_Msk                        </span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span><span class="preprocessor">#define FDCAN_DBTP_DTSEG1_Pos     (8U)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc02818a7162fd569299c454d519d73"> 4076</a></span><span class="preprocessor">#define FDCAN_DBTP_DTSEG1_Msk     (0x1FUL &lt;&lt; FDCAN_DBTP_DTSEG1_Pos)            </span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf52c6e018ebcec74d009b55aaf683515"> 4077</a></span><span class="preprocessor">#define FDCAN_DBTP_DTSEG1         FDCAN_DBTP_DTSEG1_Msk                        </span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="preprocessor">#define FDCAN_DBTP_DBRP_Pos       (16U)</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14b94ac657e2a0de34fd4f135dbd439"> 4079</a></span><span class="preprocessor">#define FDCAN_DBTP_DBRP_Msk       (0x1FUL &lt;&lt; FDCAN_DBTP_DBRP_Pos)              </span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99db0e1109ea478f0109268d0311894"> 4080</a></span><span class="preprocessor">#define FDCAN_DBTP_DBRP           FDCAN_DBTP_DBRP_Msk                          </span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="preprocessor">#define FDCAN_DBTP_TDC_Pos        (23U)</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f176e568275b1b4fac05a9297064630"> 4082</a></span><span class="preprocessor">#define FDCAN_DBTP_TDC_Msk        (0x1UL &lt;&lt; FDCAN_DBTP_TDC_Pos)                </span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a082490fbcfbab57e687f2595f835c8"> 4083</a></span><span class="preprocessor">#define FDCAN_DBTP_TDC            FDCAN_DBTP_TDC_Msk                           </span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span><span class="comment">/*****************  Bit definition for FDCAN_TEST register  *******************/</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span><span class="preprocessor">#define FDCAN_TEST_LBCK_Pos       (4U)</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d6094b7b867da4b23ae3f31689bea9b"> 4087</a></span><span class="preprocessor">#define FDCAN_TEST_LBCK_Msk       (0x1UL &lt;&lt; FDCAN_TEST_LBCK_Pos)               </span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8c24a62b32ef44cfe059eb7cdb1323"> 4088</a></span><span class="preprocessor">#define FDCAN_TEST_LBCK           FDCAN_TEST_LBCK_Msk                          </span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="preprocessor">#define FDCAN_TEST_TX_Pos         (5U)</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459774e1a5f8a7f76969758d75285ed4"> 4090</a></span><span class="preprocessor">#define FDCAN_TEST_TX_Msk         (0x3UL &lt;&lt; FDCAN_TEST_TX_Pos)                 </span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691e7cf8de33362ca876a9309a354cf0"> 4091</a></span><span class="preprocessor">#define FDCAN_TEST_TX             FDCAN_TEST_TX_Msk                            </span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span><span class="preprocessor">#define FDCAN_TEST_RX_Pos         (7U)</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08da2ca2ffacdac33c29b9cd2954b876"> 4093</a></span><span class="preprocessor">#define FDCAN_TEST_RX_Msk         (0x1UL &lt;&lt; FDCAN_TEST_RX_Pos)                 </span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4830e91aebadd986ccb1ed647fe6ecc4"> 4094</a></span><span class="preprocessor">#define FDCAN_TEST_RX             FDCAN_TEST_RX_Msk                            </span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="comment">/*****************  Bit definition for FDCAN_RWD register  ********************/</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span><span class="preprocessor">#define FDCAN_RWD_WDC_Pos         (0U)</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043bfb8b2e4b3a22536c52f0c062e097"> 4098</a></span><span class="preprocessor">#define FDCAN_RWD_WDC_Msk         (0xFFUL &lt;&lt; FDCAN_RWD_WDC_Pos)                </span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355931d9ee552a747d6dab900d1e1487"> 4099</a></span><span class="preprocessor">#define FDCAN_RWD_WDC             FDCAN_RWD_WDC_Msk                            </span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="preprocessor">#define FDCAN_RWD_WDV_Pos         (8U)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga864bde6595b7db29d75e5ba0f5c451f7"> 4101</a></span><span class="preprocessor">#define FDCAN_RWD_WDV_Msk         (0xFFUL &lt;&lt; FDCAN_RWD_WDV_Pos)                </span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc165769f975287051aff69e614fdf"> 4102</a></span><span class="preprocessor">#define FDCAN_RWD_WDV             FDCAN_RWD_WDV_Msk                            </span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="comment">/*****************  Bit definition for FDCAN_CCCR register  ********************/</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="preprocessor">#define FDCAN_CCCR_INIT_Pos       (0U)</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8190575d4d8995cc69f8661c58359b4"> 4106</a></span><span class="preprocessor">#define FDCAN_CCCR_INIT_Msk       (0x1UL &lt;&lt; FDCAN_CCCR_INIT_Pos)               </span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeade6d80e98b239f9e95a4bbec6ee4d3"> 4107</a></span><span class="preprocessor">#define FDCAN_CCCR_INIT           FDCAN_CCCR_INIT_Msk                          </span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span><span class="preprocessor">#define FDCAN_CCCR_CCE_Pos        (1U)</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061b303673d00b658828f03a04a9da03"> 4109</a></span><span class="preprocessor">#define FDCAN_CCCR_CCE_Msk        (0x1UL &lt;&lt; FDCAN_CCCR_CCE_Pos)                </span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00d57a7bfb12e5585af3f2878fb74b5"> 4110</a></span><span class="preprocessor">#define FDCAN_CCCR_CCE            FDCAN_CCCR_CCE_Msk                           </span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span><span class="preprocessor">#define FDCAN_CCCR_ASM_Pos        (2U)</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c8b0829ca0ac4aa20764344f1b0c4d2"> 4112</a></span><span class="preprocessor">#define FDCAN_CCCR_ASM_Msk        (0x1UL &lt;&lt; FDCAN_CCCR_ASM_Pos)                </span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700df15e9d5d423061b4c573e4fd9242"> 4113</a></span><span class="preprocessor">#define FDCAN_CCCR_ASM            FDCAN_CCCR_ASM_Msk                           </span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><span class="preprocessor">#define FDCAN_CCCR_CSA_Pos        (3U)</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8cadc846e59751e65f189252a0ee2ce"> 4115</a></span><span class="preprocessor">#define FDCAN_CCCR_CSA_Msk        (0x1UL &lt;&lt; FDCAN_CCCR_CSA_Pos)                </span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2587ddbcc836a078a0c473d701fcb632"> 4116</a></span><span class="preprocessor">#define FDCAN_CCCR_CSA            FDCAN_CCCR_CSA_Msk                           </span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span><span class="preprocessor">#define FDCAN_CCCR_CSR_Pos        (4U)</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85b59e4888c0e1166af4ed88aaa35975"> 4118</a></span><span class="preprocessor">#define FDCAN_CCCR_CSR_Msk        (0x1UL &lt;&lt; FDCAN_CCCR_CSR_Pos)                </span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46fca26a90e85642dbcf8efcb1eef683"> 4119</a></span><span class="preprocessor">#define FDCAN_CCCR_CSR            FDCAN_CCCR_CSR_Msk                           </span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span><span class="preprocessor">#define FDCAN_CCCR_MON_Pos        (5U)</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c7ddc2b93c78e0ba63fb027c9e56c6"> 4121</a></span><span class="preprocessor">#define FDCAN_CCCR_MON_Msk        (0x1UL &lt;&lt; FDCAN_CCCR_MON_Pos)                </span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1123922b6065757abd2173b00fcb3d2f"> 4122</a></span><span class="preprocessor">#define FDCAN_CCCR_MON            FDCAN_CCCR_MON_Msk                           </span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="preprocessor">#define FDCAN_CCCR_DAR_Pos        (6U)</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627545ac016fd5752c9dfef04add32ed"> 4124</a></span><span class="preprocessor">#define FDCAN_CCCR_DAR_Msk        (0x1UL &lt;&lt; FDCAN_CCCR_DAR_Pos)                </span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3235c51c43cbc04bbce7293d6ce0634"> 4125</a></span><span class="preprocessor">#define FDCAN_CCCR_DAR            FDCAN_CCCR_DAR_Msk                           </span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="preprocessor">#define FDCAN_CCCR_TEST_Pos       (7U)</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930bd4082dc97b6ac2d08e3d2baa0467"> 4127</a></span><span class="preprocessor">#define FDCAN_CCCR_TEST_Msk       (0x1UL &lt;&lt; FDCAN_CCCR_TEST_Pos)               </span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad473a357d553ca3a77202a3479002718"> 4128</a></span><span class="preprocessor">#define FDCAN_CCCR_TEST           FDCAN_CCCR_TEST_Msk                          </span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="preprocessor">#define FDCAN_CCCR_FDOE_Pos       (8U)</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2feb3d7d76456a71af443a0fb074aac8"> 4130</a></span><span class="preprocessor">#define FDCAN_CCCR_FDOE_Msk       (0x1UL &lt;&lt; FDCAN_CCCR_FDOE_Pos)               </span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5cc1a1588c0bdb162fa474a29b136a7"> 4131</a></span><span class="preprocessor">#define FDCAN_CCCR_FDOE           FDCAN_CCCR_FDOE_Msk                          </span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="preprocessor">#define FDCAN_CCCR_BRSE_Pos       (9U)</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b81b4ba18283afe510b1ba76d98480d"> 4133</a></span><span class="preprocessor">#define FDCAN_CCCR_BRSE_Msk       (0x1UL &lt;&lt; FDCAN_CCCR_BRSE_Pos)               </span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf190f325dbe1fbdf1d06bea68ade9d1"> 4134</a></span><span class="preprocessor">#define FDCAN_CCCR_BRSE           FDCAN_CCCR_BRSE_Msk                          </span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span><span class="preprocessor">#define FDCAN_CCCR_PXHD_Pos       (12U)</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621d6703f3e7eb4ea7d47a5bcb44723"> 4136</a></span><span class="preprocessor">#define FDCAN_CCCR_PXHD_Msk       (0x1UL &lt;&lt; FDCAN_CCCR_PXHD_Pos)               </span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52d8bce9510c6490106b01195f51294"> 4137</a></span><span class="preprocessor">#define FDCAN_CCCR_PXHD           FDCAN_CCCR_PXHD_Msk                          </span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="preprocessor">#define FDCAN_CCCR_EFBI_Pos       (13U)</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84ea65d1532b73f6b35643f1c23349d"> 4139</a></span><span class="preprocessor">#define FDCAN_CCCR_EFBI_Msk       (0x1UL &lt;&lt; FDCAN_CCCR_EFBI_Pos)               </span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae280e199543f9f319b3b229fa95f8c87"> 4140</a></span><span class="preprocessor">#define FDCAN_CCCR_EFBI           FDCAN_CCCR_EFBI_Msk                          </span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="preprocessor">#define FDCAN_CCCR_TXP_Pos        (14U)</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2f1444b3527f6ff3f720d0bd776519"> 4142</a></span><span class="preprocessor">#define FDCAN_CCCR_TXP_Msk        (0x1UL &lt;&lt; FDCAN_CCCR_TXP_Pos)                </span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7052d2db7bc6cab60c20d61f7bf5d7a5"> 4143</a></span><span class="preprocessor">#define FDCAN_CCCR_TXP            FDCAN_CCCR_TXP_Msk                           </span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="preprocessor">#define FDCAN_CCCR_NISO_Pos       (15U)</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e3382701b498532aa2fcc9d54bd0559"> 4145</a></span><span class="preprocessor">#define FDCAN_CCCR_NISO_Msk       (0x1UL &lt;&lt; FDCAN_CCCR_NISO_Pos)               </span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cd74eec2b20848330849f30565e442b"> 4146</a></span><span class="preprocessor">#define FDCAN_CCCR_NISO           FDCAN_CCCR_NISO_Msk                          </span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span><span class="comment">/*****************  Bit definition for FDCAN_NBTP register  ********************/</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span><span class="preprocessor">#define FDCAN_NBTP_NTSEG2_Pos     (0U)</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff00b53305608b07defcf166f977a63"> 4150</a></span><span class="preprocessor">#define FDCAN_NBTP_NTSEG2_Msk     (0x7FUL &lt;&lt; FDCAN_NBTP_NTSEG2_Pos)            </span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8086f3f0053e20c85fc61fe0b0b1c561"> 4151</a></span><span class="preprocessor">#define FDCAN_NBTP_NTSEG2         FDCAN_NBTP_NTSEG2_Msk                        </span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="preprocessor">#define FDCAN_NBTP_NTSEG1_Pos     (8U)</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa18bcf7700e5101152fa9573e7e23459"> 4153</a></span><span class="preprocessor">#define FDCAN_NBTP_NTSEG1_Msk     (0xFFUL &lt;&lt; FDCAN_NBTP_NTSEG1_Pos)            </span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dd2e539307cd105544c057b4900d282"> 4154</a></span><span class="preprocessor">#define FDCAN_NBTP_NTSEG1         FDCAN_NBTP_NTSEG1_Msk                        </span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="preprocessor">#define FDCAN_NBTP_NBRP_Pos       (16U)</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafac5b11236690d97b5eb3b3d88f82552"> 4156</a></span><span class="preprocessor">#define FDCAN_NBTP_NBRP_Msk       (0x1FFUL &lt;&lt; FDCAN_NBTP_NBRP_Pos)             </span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1044d7f6c90feb028330a9e975ac2ad"> 4157</a></span><span class="preprocessor">#define FDCAN_NBTP_NBRP           FDCAN_NBTP_NBRP_Msk                          </span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="preprocessor">#define FDCAN_NBTP_NSJW_Pos       (25U)</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ab2ac8a4f1d5ab87908b0cfb011b669"> 4159</a></span><span class="preprocessor">#define FDCAN_NBTP_NSJW_Msk       (0x7FUL &lt;&lt; FDCAN_NBTP_NSJW_Pos)              </span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16065f72b556daac7817e6aa12ea078b"> 4160</a></span><span class="preprocessor">#define FDCAN_NBTP_NSJW           FDCAN_NBTP_NSJW_Msk                          </span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="comment">/*****************  Bit definition for FDCAN_TSCC register  ********************/</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span><span class="preprocessor">#define FDCAN_TSCC_TSS_Pos        (0U)</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8827c6a61986003feda03e976cbdc7bb"> 4164</a></span><span class="preprocessor">#define FDCAN_TSCC_TSS_Msk        (0x3UL &lt;&lt; FDCAN_TSCC_TSS_Pos)                </span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1397e12cc63e65a22538cfb31a75da45"> 4165</a></span><span class="preprocessor">#define FDCAN_TSCC_TSS            FDCAN_TSCC_TSS_Msk                           </span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span><span class="preprocessor">#define FDCAN_TSCC_TCP_Pos        (16U)</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac1d4e465e992ea650b9a9e9356888c"> 4167</a></span><span class="preprocessor">#define FDCAN_TSCC_TCP_Msk        (0xFUL &lt;&lt; FDCAN_TSCC_TCP_Pos)                </span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9f62ba8ca0aa2f0ca73bebfbaf1960"> 4168</a></span><span class="preprocessor">#define FDCAN_TSCC_TCP            FDCAN_TSCC_TCP_Msk                           </span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="comment">/*****************  Bit definition for FDCAN_TSCV register  ********************/</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="preprocessor">#define FDCAN_TSCV_TSC_Pos        (0U)</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef868ff508b912d5b8f951bd0761036"> 4172</a></span><span class="preprocessor">#define FDCAN_TSCV_TSC_Msk        (0xFFFFUL &lt;&lt; FDCAN_TSCV_TSC_Pos)             </span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f0339c8a02c1b9cd404e075ae1c855"> 4173</a></span><span class="preprocessor">#define FDCAN_TSCV_TSC            FDCAN_TSCV_TSC_Msk                           </span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span><span class="comment">/*****************  Bit definition for FDCAN_TOCC register  ********************/</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span><span class="preprocessor">#define FDCAN_TOCC_ETOC_Pos       (0U)</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764daee31666e63dd91258e90c1ed11a"> 4177</a></span><span class="preprocessor">#define FDCAN_TOCC_ETOC_Msk       (0x1UL &lt;&lt; FDCAN_TOCC_ETOC_Pos)               </span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf901d97175833f1217365677249fb4b6"> 4178</a></span><span class="preprocessor">#define FDCAN_TOCC_ETOC           FDCAN_TOCC_ETOC_Msk                          </span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="preprocessor">#define FDCAN_TOCC_TOS_Pos        (1U)</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f0963c6406d566620c1416d3574be95"> 4180</a></span><span class="preprocessor">#define FDCAN_TOCC_TOS_Msk        (0x3UL &lt;&lt; FDCAN_TOCC_TOS_Pos)                </span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9502350da7f4026628a04513ec1921"> 4181</a></span><span class="preprocessor">#define FDCAN_TOCC_TOS            FDCAN_TOCC_TOS_Msk                           </span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="preprocessor">#define FDCAN_TOCC_TOP_Pos        (16U)</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f9abfa8ab35f6624765569af937d211"> 4183</a></span><span class="preprocessor">#define FDCAN_TOCC_TOP_Msk        (0xFFFFUL &lt;&lt; FDCAN_TOCC_TOP_Pos)             </span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12036d8787e32d1c87e699d70749ea2d"> 4184</a></span><span class="preprocessor">#define FDCAN_TOCC_TOP            FDCAN_TOCC_TOP_Msk                           </span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="comment">/*****************  Bit definition for FDCAN_TOCV register  ********************/</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span><span class="preprocessor">#define FDCAN_TOCV_TOC_Pos        (0U)</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe53a6550149e393ea0f36d167b3e2d"> 4188</a></span><span class="preprocessor">#define FDCAN_TOCV_TOC_Msk        (0xFFFFUL &lt;&lt; FDCAN_TOCV_TOC_Pos)             </span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f201e1b1b394df1628323b9f1debdc6"> 4189</a></span><span class="preprocessor">#define FDCAN_TOCV_TOC            FDCAN_TOCV_TOC_Msk                           </span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span><span class="comment">/*****************  Bit definition for FDCAN_ECR register  *********************/</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="preprocessor">#define FDCAN_ECR_TEC_Pos         (0U)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15cee922e17c348911acf94e695ed278"> 4193</a></span><span class="preprocessor">#define FDCAN_ECR_TEC_Msk         (0xFFUL &lt;&lt; FDCAN_ECR_TEC_Pos)                </span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb5e046e47e37ee5025f73dff10d878f"> 4194</a></span><span class="preprocessor">#define FDCAN_ECR_TEC             FDCAN_ECR_TEC_Msk                            </span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="preprocessor">#define FDCAN_ECR_REC_Pos         (8U)</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1abe410a73ed2f5b1623fa54c000a963"> 4196</a></span><span class="preprocessor">#define FDCAN_ECR_REC_Msk         (0x7FUL &lt;&lt; FDCAN_ECR_REC_Pos)                </span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2460fe4cded254c761a5468edb74875c"> 4197</a></span><span class="preprocessor">#define FDCAN_ECR_REC             FDCAN_ECR_REC_Msk                            </span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="preprocessor">#define FDCAN_ECR_RP_Pos          (15U)</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fd36d32e2e7a25b1d9e66f90636d75d"> 4199</a></span><span class="preprocessor">#define FDCAN_ECR_RP_Msk          (0x1UL &lt;&lt; FDCAN_ECR_RP_Pos)                  </span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f2059b5fed67580818fbe56b1977dd"> 4200</a></span><span class="preprocessor">#define FDCAN_ECR_RP              FDCAN_ECR_RP_Msk                             </span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="preprocessor">#define FDCAN_ECR_CEL_Pos         (16U)</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e61d9db4b2eadfbc2aaffc87c510bad"> 4202</a></span><span class="preprocessor">#define FDCAN_ECR_CEL_Msk         (0xFFUL &lt;&lt; FDCAN_ECR_CEL_Pos)                </span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea324ce5f3b233b43e015bc92c475d0"> 4203</a></span><span class="preprocessor">#define FDCAN_ECR_CEL             FDCAN_ECR_CEL_Msk                            </span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span><span class="comment">/*****************  Bit definition for FDCAN_PSR register  *********************/</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span><span class="preprocessor">#define FDCAN_PSR_LEC_Pos         (0U)</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0035de249e645a1f00df6b591ee38581"> 4207</a></span><span class="preprocessor">#define FDCAN_PSR_LEC_Msk         (0x7UL &lt;&lt; FDCAN_PSR_LEC_Pos)                 </span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c06600087d3f3136f9b5d65fae2fc0a"> 4208</a></span><span class="preprocessor">#define FDCAN_PSR_LEC             FDCAN_PSR_LEC_Msk                            </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span><span class="preprocessor">#define FDCAN_PSR_ACT_Pos         (3U)</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13d74d669701a30f52447c49d442c63"> 4210</a></span><span class="preprocessor">#define FDCAN_PSR_ACT_Msk         (0x3UL &lt;&lt; FDCAN_PSR_ACT_Pos)                 </span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5201853d8e9341f9cb6b87c3fd2b00fc"> 4211</a></span><span class="preprocessor">#define FDCAN_PSR_ACT             FDCAN_PSR_ACT_Msk                            </span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="preprocessor">#define FDCAN_PSR_EP_Pos          (5U)</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eab3ead3d925047da61391efa1d19ed"> 4213</a></span><span class="preprocessor">#define FDCAN_PSR_EP_Msk          (0x1UL &lt;&lt; FDCAN_PSR_EP_Pos)                  </span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc671f4565aa589c2f14a7de672f0d0"> 4214</a></span><span class="preprocessor">#define FDCAN_PSR_EP              FDCAN_PSR_EP_Msk                             </span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="preprocessor">#define FDCAN_PSR_EW_Pos          (6U)</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80a6ae3dc8c5a3ff34b6e8121aaf462"> 4216</a></span><span class="preprocessor">#define FDCAN_PSR_EW_Msk          (0x1UL &lt;&lt; FDCAN_PSR_EW_Pos)                  </span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e98126aa894edbbc5138db530d44091"> 4217</a></span><span class="preprocessor">#define FDCAN_PSR_EW              FDCAN_PSR_EW_Msk                             </span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="preprocessor">#define FDCAN_PSR_BO_Pos          (7U)</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2503b57fa01c5d1733c6c9fac838a386"> 4219</a></span><span class="preprocessor">#define FDCAN_PSR_BO_Msk          (0x1UL &lt;&lt; FDCAN_PSR_BO_Pos)                  </span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga529a57880b20709e6b7935d56d0ced2f"> 4220</a></span><span class="preprocessor">#define FDCAN_PSR_BO              FDCAN_PSR_BO_Msk                             </span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span><span class="preprocessor">#define FDCAN_PSR_DLEC_Pos        (8U)</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1677b138fd389c0fec5290d39f63d17"> 4222</a></span><span class="preprocessor">#define FDCAN_PSR_DLEC_Msk        (0x7UL &lt;&lt; FDCAN_PSR_DLEC_Pos)                </span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1eadf7371b83bf492b5ad5f40eb1ab"> 4223</a></span><span class="preprocessor">#define FDCAN_PSR_DLEC            FDCAN_PSR_DLEC_Msk                           </span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="preprocessor">#define FDCAN_PSR_RESI_Pos        (11U)</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090e8259e020c6569eb3aeda13a7cd82"> 4225</a></span><span class="preprocessor">#define FDCAN_PSR_RESI_Msk        (0x1UL &lt;&lt; FDCAN_PSR_RESI_Pos)                </span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffb8e6819b20a2b7591c601552a82d58"> 4226</a></span><span class="preprocessor">#define FDCAN_PSR_RESI            FDCAN_PSR_RESI_Msk                           </span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="preprocessor">#define FDCAN_PSR_RBRS_Pos        (12U)</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff43eb32a72d2cea0d5fef1573145300"> 4228</a></span><span class="preprocessor">#define FDCAN_PSR_RBRS_Msk        (0x1UL &lt;&lt; FDCAN_PSR_RBRS_Pos)                </span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcaf5cc26528e07816af77b89db480e6"> 4229</a></span><span class="preprocessor">#define FDCAN_PSR_RBRS            FDCAN_PSR_RBRS_Msk                           </span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><span class="preprocessor">#define FDCAN_PSR_REDL_Pos        (13U)</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5221632af1def12a954bb5b49e16a8"> 4231</a></span><span class="preprocessor">#define FDCAN_PSR_REDL_Msk        (0x1UL &lt;&lt; FDCAN_PSR_REDL_Pos)                </span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b5d94131afc71117901cd6cd6bb1aa"> 4232</a></span><span class="preprocessor">#define FDCAN_PSR_REDL            FDCAN_PSR_REDL_Msk                           </span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="preprocessor">#define FDCAN_PSR_PXE_Pos         (14U)</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3af80934009ba8c0ccbecc8919e4caa"> 4234</a></span><span class="preprocessor">#define FDCAN_PSR_PXE_Msk         (0x1UL &lt;&lt; FDCAN_PSR_PXE_Pos)                 </span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ac470ebad86ce4025dad1844cef1ab"> 4235</a></span><span class="preprocessor">#define FDCAN_PSR_PXE             FDCAN_PSR_PXE_Msk                            </span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span><span class="preprocessor">#define FDCAN_PSR_TDCV_Pos        (16U)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7affb2a1eba9934850d46e3adb1d5b28"> 4237</a></span><span class="preprocessor">#define FDCAN_PSR_TDCV_Msk        (0x7FUL &lt;&lt; FDCAN_PSR_TDCV_Pos)               </span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40144434ce756058d8d7ffa6ca81c80"> 4238</a></span><span class="preprocessor">#define FDCAN_PSR_TDCV            FDCAN_PSR_TDCV_Msk                           </span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span><span class="comment">/*****************  Bit definition for FDCAN_TDCR register  ********************/</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="preprocessor">#define FDCAN_TDCR_TDCF_Pos       (0U)</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a47e232c9fe47be89490088ccf34fd"> 4242</a></span><span class="preprocessor">#define FDCAN_TDCR_TDCF_Msk       (0x7FUL &lt;&lt; FDCAN_TDCR_TDCF_Pos)              </span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f9e0077357519563dafde8dad76306"> 4243</a></span><span class="preprocessor">#define FDCAN_TDCR_TDCF           FDCAN_TDCR_TDCF_Msk                          </span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="preprocessor">#define FDCAN_TDCR_TDCO_Pos       (8U)</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga578d8ea4e3060d7d99fe89436317d44f"> 4245</a></span><span class="preprocessor">#define FDCAN_TDCR_TDCO_Msk       (0x7FUL &lt;&lt; FDCAN_TDCR_TDCO_Pos)              </span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e8018b7512c713191312f2e03f9984"> 4246</a></span><span class="preprocessor">#define FDCAN_TDCR_TDCO           FDCAN_TDCR_TDCO_Msk                          </span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="comment">/*****************  Bit definition for FDCAN_IR register  **********************/</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span><span class="preprocessor">#define FDCAN_IR_RF0N_Pos         (0U)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a31adb1e071b619afc83663fb1df6d"> 4250</a></span><span class="preprocessor">#define FDCAN_IR_RF0N_Msk         (0x1UL &lt;&lt; FDCAN_IR_RF0N_Pos)                 </span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5a660c4d606ee1fb06953b92d1cc61"> 4251</a></span><span class="preprocessor">#define FDCAN_IR_RF0N             FDCAN_IR_RF0N_Msk                            </span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><span class="preprocessor">#define FDCAN_IR_RF0F_Pos         (1U)</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf7f29c3b4b09d1b4bec160aa87b1e0b"> 4253</a></span><span class="preprocessor">#define FDCAN_IR_RF0F_Msk         (0x1UL &lt;&lt; FDCAN_IR_RF0F_Pos)                 </span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111c632e9469edaceacbdcbdeb1234e3"> 4254</a></span><span class="preprocessor">#define FDCAN_IR_RF0F             FDCAN_IR_RF0F_Msk                            </span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="preprocessor">#define FDCAN_IR_RF0L_Pos         (2U)</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dfdc4424d8e74bb8f2233ed76f4e41"> 4256</a></span><span class="preprocessor">#define FDCAN_IR_RF0L_Msk         (0x1UL &lt;&lt; FDCAN_IR_RF0L_Pos)                 </span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39153fb13dc31aa5ecf9be76a3738f4a"> 4257</a></span><span class="preprocessor">#define FDCAN_IR_RF0L             FDCAN_IR_RF0L_Msk                            </span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span><span class="preprocessor">#define FDCAN_IR_RF1N_Pos         (3U)</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c488812a90e5128492c8c56c6f226a8"> 4259</a></span><span class="preprocessor">#define FDCAN_IR_RF1N_Msk         (0x1UL &lt;&lt; FDCAN_IR_RF1N_Pos)                 </span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e91f5d9a4af3e8d20589a6fbd4e63b"> 4260</a></span><span class="preprocessor">#define FDCAN_IR_RF1N             FDCAN_IR_RF1N_Msk                            </span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="preprocessor">#define FDCAN_IR_RF1F_Pos         (4U)</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga814b6f507557125a2832e306cfd69a0f"> 4262</a></span><span class="preprocessor">#define FDCAN_IR_RF1F_Msk         (0x1UL &lt;&lt; FDCAN_IR_RF1F_Pos)                 </span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae9116ccc20163d38b76af265fff087"> 4263</a></span><span class="preprocessor">#define FDCAN_IR_RF1F             FDCAN_IR_RF1F_Msk                            </span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="preprocessor">#define FDCAN_IR_RF1L_Pos         (5U)</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7048b69e4ae84792f623ad2adae3f7"> 4265</a></span><span class="preprocessor">#define FDCAN_IR_RF1L_Msk         (0x1UL &lt;&lt; FDCAN_IR_RF1L_Pos)                 </span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933674bca9b409d0796faf858a46fffa"> 4266</a></span><span class="preprocessor">#define FDCAN_IR_RF1L             FDCAN_IR_RF1L_Msk                            </span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="preprocessor">#define FDCAN_IR_HPM_Pos          (6U)</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6370b6710d5580bfe650cbc08b4d6008"> 4268</a></span><span class="preprocessor">#define FDCAN_IR_HPM_Msk          (0x1UL &lt;&lt; FDCAN_IR_HPM_Pos)                  </span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58ddf14d720a10ba6e27b672e1dddcc"> 4269</a></span><span class="preprocessor">#define FDCAN_IR_HPM              FDCAN_IR_HPM_Msk                             </span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="preprocessor">#define FDCAN_IR_TC_Pos           (7U)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee38a89924be334ef8eb167762f4680c"> 4271</a></span><span class="preprocessor">#define FDCAN_IR_TC_Msk           (0x1UL &lt;&lt; FDCAN_IR_TC_Pos)                   </span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ffb2b7db2bc90da9242c938b322619b"> 4272</a></span><span class="preprocessor">#define FDCAN_IR_TC               FDCAN_IR_TC_Msk                              </span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="preprocessor">#define FDCAN_IR_TCF_Pos          (8U)</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8549f13304dff7c8ee1c67e1042a2b1e"> 4274</a></span><span class="preprocessor">#define FDCAN_IR_TCF_Msk          (0x1UL &lt;&lt; FDCAN_IR_TCF_Pos)                  </span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb80ab754cc4a13482cc50c4cdf7494c"> 4275</a></span><span class="preprocessor">#define FDCAN_IR_TCF              FDCAN_IR_TCF_Msk                             </span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="preprocessor">#define FDCAN_IR_TFE_Pos          (9U)</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30a27a7a716db72eae778bee6d319a"> 4277</a></span><span class="preprocessor">#define FDCAN_IR_TFE_Msk          (0x1UL &lt;&lt; FDCAN_IR_TFE_Pos)                  </span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44667bb13b598a3a825f7f22ee738c5c"> 4278</a></span><span class="preprocessor">#define FDCAN_IR_TFE              FDCAN_IR_TFE_Msk                             </span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span><span class="preprocessor">#define FDCAN_IR_TEFN_Pos         (10U)</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aeb088a064de8362540293af551db75"> 4280</a></span><span class="preprocessor">#define FDCAN_IR_TEFN_Msk         (0x1UL &lt;&lt; FDCAN_IR_TEFN_Pos)                 </span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3450cfec670fce37b5fc78b0bdf7070"> 4281</a></span><span class="preprocessor">#define FDCAN_IR_TEFN             FDCAN_IR_TEFN_Msk                            </span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="preprocessor">#define FDCAN_IR_TEFF_Pos         (11U)</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d71201a76250037798d9b33f9e4aa9"> 4283</a></span><span class="preprocessor">#define FDCAN_IR_TEFF_Msk         (0x1UL &lt;&lt; FDCAN_IR_TEFF_Pos)                 </span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9886c4a8c7fba9bd7f14f013c89310"> 4284</a></span><span class="preprocessor">#define FDCAN_IR_TEFF             FDCAN_IR_TEFF_Msk                            </span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span><span class="preprocessor">#define FDCAN_IR_TEFL_Pos         (12U)</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd7fcb0d6600a3c1d13ccfe1251603e"> 4286</a></span><span class="preprocessor">#define FDCAN_IR_TEFL_Msk         (0x1UL &lt;&lt; FDCAN_IR_TEFL_Pos)                 </span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc1ee31672684719185b18c99ceb59b"> 4287</a></span><span class="preprocessor">#define FDCAN_IR_TEFL             FDCAN_IR_TEFL_Msk                            </span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="preprocessor">#define FDCAN_IR_TSW_Pos          (13U)</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga420251cd7c47812e9f53681ac8b2de4c"> 4289</a></span><span class="preprocessor">#define FDCAN_IR_TSW_Msk          (0x1UL &lt;&lt; FDCAN_IR_TSW_Pos)                  </span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad828d12f9fb7c1149c31bde76bcc02e2"> 4290</a></span><span class="preprocessor">#define FDCAN_IR_TSW              FDCAN_IR_TSW_Msk                             </span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span><span class="preprocessor">#define FDCAN_IR_MRAF_Pos         (14U)</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645fd4f65c4bb08da1f11cfa76710d4d"> 4292</a></span><span class="preprocessor">#define FDCAN_IR_MRAF_Msk         (0x1UL &lt;&lt; FDCAN_IR_MRAF_Pos)                 </span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b963568750114955901acbdf4c2c4b"> 4293</a></span><span class="preprocessor">#define FDCAN_IR_MRAF             FDCAN_IR_MRAF_Msk                            </span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span><span class="preprocessor">#define FDCAN_IR_TOO_Pos          (15U)</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cf0d4ef72fbcf2a32d31399993f394"> 4295</a></span><span class="preprocessor">#define FDCAN_IR_TOO_Msk          (0x1UL &lt;&lt; FDCAN_IR_TOO_Pos)                  </span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebb06125907d9e7149acdb55a5596d7"> 4296</a></span><span class="preprocessor">#define FDCAN_IR_TOO              FDCAN_IR_TOO_Msk                             </span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="preprocessor">#define FDCAN_IR_ELO_Pos          (16U)</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf90f7d72693ffd3f897641556f3cecbc"> 4298</a></span><span class="preprocessor">#define FDCAN_IR_ELO_Msk          (0x1UL &lt;&lt; FDCAN_IR_ELO_Pos)                  </span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05abd995084bb6d07cb76e49bc2e78d"> 4299</a></span><span class="preprocessor">#define FDCAN_IR_ELO              FDCAN_IR_ELO_Msk                             </span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="preprocessor">#define FDCAN_IR_EP_Pos           (17U)</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2a0bddb9d6f8db3f0c01be48ce3405"> 4301</a></span><span class="preprocessor">#define FDCAN_IR_EP_Msk           (0x1UL &lt;&lt; FDCAN_IR_EP_Pos)                   </span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf882aadf7e4ae4b2b7c2018e88fd694a"> 4302</a></span><span class="preprocessor">#define FDCAN_IR_EP               FDCAN_IR_EP_Msk                              </span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><span class="preprocessor">#define FDCAN_IR_EW_Pos           (18U)</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga744b9c4ad096023ca2d7c95c31b6332c"> 4304</a></span><span class="preprocessor">#define FDCAN_IR_EW_Msk           (0x1UL &lt;&lt; FDCAN_IR_EW_Pos)                   </span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga281ca7111a03bdffc49fe79d0236ba70"> 4305</a></span><span class="preprocessor">#define FDCAN_IR_EW               FDCAN_IR_EW_Msk                              </span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span><span class="preprocessor">#define FDCAN_IR_BO_Pos           (19U)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045bca95c52481d2621d944e8e0c3bc5"> 4307</a></span><span class="preprocessor">#define FDCAN_IR_BO_Msk           (0x1UL &lt;&lt; FDCAN_IR_BO_Pos)                   </span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5804bebe59637846ab0da7676704a5cf"> 4308</a></span><span class="preprocessor">#define FDCAN_IR_BO               FDCAN_IR_BO_Msk                              </span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><span class="preprocessor">#define FDCAN_IR_WDI_Pos          (20U)</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4155b535f041ef4e376e1d1cc066ca7"> 4310</a></span><span class="preprocessor">#define FDCAN_IR_WDI_Msk          (0x1UL &lt;&lt; FDCAN_IR_WDI_Pos)                  </span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa405e31666414196e19303ad5d5d0dff"> 4311</a></span><span class="preprocessor">#define FDCAN_IR_WDI              FDCAN_IR_WDI_Msk                             </span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="preprocessor">#define FDCAN_IR_PEA_Pos          (21U)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4295265176a54be4c163fe96bbd41cc5"> 4313</a></span><span class="preprocessor">#define FDCAN_IR_PEA_Msk          (0x1UL &lt;&lt; FDCAN_IR_PEA_Pos)                  </span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf46ee7beef1996fe2224a47e3b78fac"> 4314</a></span><span class="preprocessor">#define FDCAN_IR_PEA              FDCAN_IR_PEA_Msk                             </span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span><span class="preprocessor">#define FDCAN_IR_PED_Pos          (22U)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84448b189fa7ab96d98815edff3834e3"> 4316</a></span><span class="preprocessor">#define FDCAN_IR_PED_Msk          (0x1UL &lt;&lt; FDCAN_IR_PED_Pos)                  </span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d9b59609e837e44568703e82a1862b"> 4317</a></span><span class="preprocessor">#define FDCAN_IR_PED              FDCAN_IR_PED_Msk                             </span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span><span class="preprocessor">#define FDCAN_IR_ARA_Pos          (23U)</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8778d266d9f02133f304ecedb64507"> 4319</a></span><span class="preprocessor">#define FDCAN_IR_ARA_Msk          (0x1UL &lt;&lt; FDCAN_IR_ARA_Pos)                  </span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f7c2aad0660709975e5520ba73c97f4"> 4320</a></span><span class="preprocessor">#define FDCAN_IR_ARA              FDCAN_IR_ARA_Msk                             </span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="comment">/*****************  Bit definition for FDCAN_IE register  **********************/</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="preprocessor">#define FDCAN_IE_RF0NE_Pos        (0U)</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7728139dc8cacdd89dd7b0e78362da06"> 4324</a></span><span class="preprocessor">#define FDCAN_IE_RF0NE_Msk        (0x1UL &lt;&lt; FDCAN_IE_RF0NE_Pos)                </span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45abbe5520704c14e1e83dc220d8c1d7"> 4325</a></span><span class="preprocessor">#define FDCAN_IE_RF0NE            FDCAN_IE_RF0NE_Msk                           </span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span><span class="preprocessor">#define FDCAN_IE_RF0FE_Pos        (1U)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2201d6cfdfdac3ab91c0a6d42ac37b95"> 4327</a></span><span class="preprocessor">#define FDCAN_IE_RF0FE_Msk        (0x1UL &lt;&lt; FDCAN_IE_RF0FE_Pos)                </span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cb912c4e4bb301e208b8d992619a54"> 4328</a></span><span class="preprocessor">#define FDCAN_IE_RF0FE            FDCAN_IE_RF0FE_Msk                           </span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span><span class="preprocessor">#define FDCAN_IE_RF0LE_Pos        (2U)</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82d13dec720bf1d6b8c10982a834a9fc"> 4330</a></span><span class="preprocessor">#define FDCAN_IE_RF0LE_Msk        (0x1UL &lt;&lt; FDCAN_IE_RF0LE_Pos)                </span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70ce22701b75116cc3b3080c4c14927a"> 4331</a></span><span class="preprocessor">#define FDCAN_IE_RF0LE            FDCAN_IE_RF0LE_Msk                           </span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span><span class="preprocessor">#define FDCAN_IE_RF1NE_Pos        (3U)</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172cfc6efcca79c4d825747b7fc2a98d"> 4333</a></span><span class="preprocessor">#define FDCAN_IE_RF1NE_Msk        (0x1UL &lt;&lt; FDCAN_IE_RF1NE_Pos)                </span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f005d443a4e9a70f3db3d57b772216"> 4334</a></span><span class="preprocessor">#define FDCAN_IE_RF1NE            FDCAN_IE_RF1NE_Msk                           </span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span><span class="preprocessor">#define FDCAN_IE_RF1FE_Pos        (4U)</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258288ba5138e6fdb42469aa33a6a38b"> 4336</a></span><span class="preprocessor">#define FDCAN_IE_RF1FE_Msk        (0x1UL &lt;&lt; FDCAN_IE_RF1FE_Pos)                </span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga057480249180cc1f4154935cae0ba295"> 4337</a></span><span class="preprocessor">#define FDCAN_IE_RF1FE            FDCAN_IE_RF1FE_Msk                           </span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span><span class="preprocessor">#define FDCAN_IE_RF1LE_Pos        (5U)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2dc866bc9b96dc95ff656e553abee5"> 4339</a></span><span class="preprocessor">#define FDCAN_IE_RF1LE_Msk        (0x1UL &lt;&lt; FDCAN_IE_RF1LE_Pos)                </span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52ea15af4c8312361fb17bb0092416d4"> 4340</a></span><span class="preprocessor">#define FDCAN_IE_RF1LE            FDCAN_IE_RF1LE_Msk                           </span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span><span class="preprocessor">#define FDCAN_IE_HPME_Pos         (6U)</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0196e52bd2f705e2293738d7c12334"> 4342</a></span><span class="preprocessor">#define FDCAN_IE_HPME_Msk         (0x1UL &lt;&lt; FDCAN_IE_HPME_Pos)                 </span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15325966d03c8f3328e58198652450c6"> 4343</a></span><span class="preprocessor">#define FDCAN_IE_HPME             FDCAN_IE_HPME_Msk                            </span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span><span class="preprocessor">#define FDCAN_IE_TCE_Pos          (7U)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7400e5573ab6cf0767101883f4a8560b"> 4345</a></span><span class="preprocessor">#define FDCAN_IE_TCE_Msk          (0x1UL &lt;&lt; FDCAN_IE_TCE_Pos)                  </span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77a595323d4025fbcc0364050c7583c1"> 4346</a></span><span class="preprocessor">#define FDCAN_IE_TCE              FDCAN_IE_TCE_Msk                             </span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span><span class="preprocessor">#define FDCAN_IE_TCFE_Pos         (8U)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c076ec42f3e4369ff173cfbd6e8e448"> 4348</a></span><span class="preprocessor">#define FDCAN_IE_TCFE_Msk         (0x1UL &lt;&lt; FDCAN_IE_TCFE_Pos)                 </span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7dda7f5f43ad282cf19dfd7777ec79e"> 4349</a></span><span class="preprocessor">#define FDCAN_IE_TCFE             FDCAN_IE_TCFE_Msk                            </span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span><span class="preprocessor">#define FDCAN_IE_TFEE_Pos         (9U)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e29c34ca303dbe057c9ca5ad6829e9"> 4351</a></span><span class="preprocessor">#define FDCAN_IE_TFEE_Msk         (0x1UL &lt;&lt; FDCAN_IE_TFEE_Pos)                 </span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68820fb930d7795b2d342466f3f7305e"> 4352</a></span><span class="preprocessor">#define FDCAN_IE_TFEE             FDCAN_IE_TFEE_Msk                            </span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="preprocessor">#define FDCAN_IE_TEFNE_Pos        (10U)</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d29fe1e8de0a4a32953bbfd2365a2f"> 4354</a></span><span class="preprocessor">#define FDCAN_IE_TEFNE_Msk        (0x1UL &lt;&lt; FDCAN_IE_TEFNE_Pos)                </span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf23c455bfbcd39b2712d1f2dcd2e631"> 4355</a></span><span class="preprocessor">#define FDCAN_IE_TEFNE            FDCAN_IE_TEFNE_Msk                           </span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span><span class="preprocessor">#define FDCAN_IE_TEFFE_Pos        (11U)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ca93f5a09fc472d5fea0b08ec6ffd52"> 4357</a></span><span class="preprocessor">#define FDCAN_IE_TEFFE_Msk        (0x1UL &lt;&lt; FDCAN_IE_TEFFE_Pos)                </span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb96721359b121cc681e7a7349f347a4"> 4358</a></span><span class="preprocessor">#define FDCAN_IE_TEFFE            FDCAN_IE_TEFFE_Msk                           </span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span><span class="preprocessor">#define FDCAN_IE_TEFLE_Pos        (12U)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad029b09fe28bed53e9282142d9804f6"> 4360</a></span><span class="preprocessor">#define FDCAN_IE_TEFLE_Msk        (0x1UL &lt;&lt; FDCAN_IE_TEFLE_Pos)                </span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24248b18a105fa0c4edecc8c570ae593"> 4361</a></span><span class="preprocessor">#define FDCAN_IE_TEFLE            FDCAN_IE_TEFLE_Msk                           </span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span><span class="preprocessor">#define FDCAN_IE_TSWE_Pos         (13U)</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48957fe5e12179051e30e3df6f3db8b"> 4363</a></span><span class="preprocessor">#define FDCAN_IE_TSWE_Msk         (0x1UL &lt;&lt; FDCAN_IE_TSWE_Pos)                 </span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe6fac48f59c071edc9f5a9159dd08e"> 4364</a></span><span class="preprocessor">#define FDCAN_IE_TSWE             FDCAN_IE_TSWE_Msk                            </span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="preprocessor">#define FDCAN_IE_MRAFE_Pos        (14U)</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2e933a8d2f0f92a5e6267f535efc75"> 4366</a></span><span class="preprocessor">#define FDCAN_IE_MRAFE_Msk        (0x1UL &lt;&lt; FDCAN_IE_MRAFE_Pos)                </span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5141a46e9ea007b5af7e495b59bf81"> 4367</a></span><span class="preprocessor">#define FDCAN_IE_MRAFE            FDCAN_IE_MRAFE_Msk                           </span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span><span class="preprocessor">#define FDCAN_IE_TOOE_Pos         (15U)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c5d7a464a166f93bb0f169a68e0997c"> 4369</a></span><span class="preprocessor">#define FDCAN_IE_TOOE_Msk         (0x1UL &lt;&lt; FDCAN_IE_TOOE_Pos)                 </span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61825988ce1e42213a2f0485cf01cda5"> 4370</a></span><span class="preprocessor">#define FDCAN_IE_TOOE             FDCAN_IE_TOOE_Msk                            </span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span><span class="preprocessor">#define FDCAN_IE_ELOE_Pos         (16U)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f65015b4366626cc6fe83005e3c6e24"> 4372</a></span><span class="preprocessor">#define FDCAN_IE_ELOE_Msk         (0x1UL &lt;&lt; FDCAN_IE_ELOE_Pos)                 </span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c966d64f4cf50751ff2ee35fb369cd8"> 4373</a></span><span class="preprocessor">#define FDCAN_IE_ELOE             FDCAN_IE_ELOE_Msk                            </span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span><span class="preprocessor">#define FDCAN_IE_EPE_Pos          (17U)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9be17dd24bf60ed3bf5c132a05f1baa"> 4375</a></span><span class="preprocessor">#define FDCAN_IE_EPE_Msk          (0x1UL &lt;&lt; FDCAN_IE_EPE_Pos)                  </span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74620ccb030f51119ca1ff6ac21eea6d"> 4376</a></span><span class="preprocessor">#define FDCAN_IE_EPE              FDCAN_IE_EPE_Msk                             </span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span><span class="preprocessor">#define FDCAN_IE_EWE_Pos          (18U)</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab10c27331b6b1d84f9aea7f586e841ea"> 4378</a></span><span class="preprocessor">#define FDCAN_IE_EWE_Msk          (0x1UL &lt;&lt; FDCAN_IE_EWE_Pos)                  </span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5964dc3614cdfd621c1c313eda74e659"> 4379</a></span><span class="preprocessor">#define FDCAN_IE_EWE              FDCAN_IE_EWE_Msk                             </span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span><span class="preprocessor">#define FDCAN_IE_BOE_Pos          (19U)</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aa1a6f8989a439c8e1ec1ea5290ca37"> 4381</a></span><span class="preprocessor">#define FDCAN_IE_BOE_Msk          (0x1UL &lt;&lt; FDCAN_IE_BOE_Pos)                  </span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71eb779406df134f037fd88bb67a0af4"> 4382</a></span><span class="preprocessor">#define FDCAN_IE_BOE              FDCAN_IE_BOE_Msk                             </span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span><span class="preprocessor">#define FDCAN_IE_WDIE_Pos         (20U)</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84d6acb6ad3374d632ea402d5512ea0d"> 4384</a></span><span class="preprocessor">#define FDCAN_IE_WDIE_Msk         (0x1UL &lt;&lt; FDCAN_IE_WDIE_Pos)                 </span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60cf95bb84d031f1466d975ecc7282c"> 4385</a></span><span class="preprocessor">#define FDCAN_IE_WDIE             FDCAN_IE_WDIE_Msk                            </span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span><span class="preprocessor">#define FDCAN_IE_PEAE_Pos         (21U)</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d26fbcae80c0f0e60a9a91e118b3c6"> 4387</a></span><span class="preprocessor">#define FDCAN_IE_PEAE_Msk         (0x1UL &lt;&lt; FDCAN_IE_PEAE_Pos)                 </span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c290b9a2675be31cb94aa3e7d486975"> 4388</a></span><span class="preprocessor">#define FDCAN_IE_PEAE             FDCAN_IE_PEAE_Msk                            </span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span><span class="preprocessor">#define FDCAN_IE_PEDE_Pos         (22U)</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33aa88027f12de7abb0c77ed5ca90a89"> 4390</a></span><span class="preprocessor">#define FDCAN_IE_PEDE_Msk         (0x1UL &lt;&lt; FDCAN_IE_PEDE_Pos)                 </span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa86c549e144a6701d05c3515de4255"> 4391</a></span><span class="preprocessor">#define FDCAN_IE_PEDE             FDCAN_IE_PEDE_Msk                            </span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span><span class="preprocessor">#define FDCAN_IE_ARAE_Pos         (23U)</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga112b7d9db79558ea711823caaf46d41f"> 4393</a></span><span class="preprocessor">#define FDCAN_IE_ARAE_Msk         (0x1UL &lt;&lt; FDCAN_IE_ARAE_Pos)                 </span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa248e6cba2cc4789de17289b77af8c"> 4394</a></span><span class="preprocessor">#define FDCAN_IE_ARAE             FDCAN_IE_ARAE_Msk                            </span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span><span class="comment">/*****************  Bit definition for FDCAN_ILS register  **********************/</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="preprocessor">#define FDCAN_ILS_RXFIFO0_Pos     (0U)</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eac4a80673f7643a3cb3d560dc2f550"> 4398</a></span><span class="preprocessor">#define FDCAN_ILS_RXFIFO0_Msk     (0x1UL &lt;&lt; FDCAN_ILS_RXFIFO0_Pos)             </span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span><span class="preprocessor">#define FDCAN_ILS_RXFIFO0         FDCAN_ILS_RXFIFO0_Msk                        </span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span><span class="preprocessor">#define FDCAN_ILS_RXFIFO1_Pos     (1U)</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f9ceca7461505795bbd64704d0b2c96"> 4403</a></span><span class="preprocessor">#define FDCAN_ILS_RXFIFO1_Msk     (0x1UL &lt;&lt; FDCAN_ILS_RXFIFO1_Pos)             </span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><span class="preprocessor">#define FDCAN_ILS_RXFIFO1         FDCAN_ILS_RXFIFO1_Msk                        </span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="preprocessor">#define FDCAN_ILS_SMSG_Pos        (2U)</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e69eb0d2712327afb2196039536301c"> 4408</a></span><span class="preprocessor">#define FDCAN_ILS_SMSG_Msk        (0x1UL &lt;&lt; FDCAN_ILS_SMSG_Pos)                </span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span><span class="preprocessor">#define FDCAN_ILS_SMSG            FDCAN_ILS_SMSG_Msk                           </span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span><span class="preprocessor">#define FDCAN_ILS_TFERR_Pos       (3U)</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab867f5e0571562cf4255c4f163e4d9ac"> 4413</a></span><span class="preprocessor">#define FDCAN_ILS_TFERR_Msk       (0x1UL &lt;&lt; FDCAN_ILS_TFERR_Pos)               </span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span><span class="preprocessor">#define FDCAN_ILS_TFERR           FDCAN_ILS_TFERR_Msk                          </span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="preprocessor">#define FDCAN_ILS_MISC_Pos        (4U)</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb47e073245484aaf9c1397712bdf52e"> 4419</a></span><span class="preprocessor">#define FDCAN_ILS_MISC_Msk        (0x1UL &lt;&lt; FDCAN_ILS_MISC_Pos)                </span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span><span class="preprocessor">#define FDCAN_ILS_MISC            FDCAN_ILS_MISC_Msk                           </span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span><span class="preprocessor">#define FDCAN_ILS_BERR_Pos        (5U)</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2b704fc99b4941c4de838e907269cb"> 4424</a></span><span class="preprocessor">#define FDCAN_ILS_BERR_Msk        (0x1UL &lt;&lt; FDCAN_ILS_BERR_Pos)                </span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span><span class="preprocessor">#define FDCAN_ILS_BERR            FDCAN_ILS_BERR_Msk                           </span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><span class="preprocessor">#define FDCAN_ILS_PERR_Pos        (6U)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae6ce5031bf9adc103b212106b816f57"> 4428</a></span><span class="preprocessor">#define FDCAN_ILS_PERR_Msk        (0x1UL &lt;&lt; FDCAN_ILS_PERR_Pos)                </span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span><span class="preprocessor">#define FDCAN_ILS_PERR            FDCAN_ILS_PERR_Msk                           </span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><span class="comment">/*****************  Bit definition for FDCAN_ILE register  **********************/</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="preprocessor">#define FDCAN_ILE_EINT0_Pos       (0U)</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7411cb352e02ed61f276d9364e407e3d"> 4438</a></span><span class="preprocessor">#define FDCAN_ILE_EINT0_Msk       (0x1UL &lt;&lt; FDCAN_ILE_EINT0_Pos)               </span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cbb107fea9e9699b2c7c08bd058bcf"> 4439</a></span><span class="preprocessor">#define FDCAN_ILE_EINT0           FDCAN_ILE_EINT0_Msk                          </span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="preprocessor">#define FDCAN_ILE_EINT1_Pos       (1U)</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad445435647cf0e80f92d96ffa233e6e2"> 4441</a></span><span class="preprocessor">#define FDCAN_ILE_EINT1_Msk       (0x1UL &lt;&lt; FDCAN_ILE_EINT1_Pos)               </span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7735fb131c2e841bd1768dcdc57e52d"> 4442</a></span><span class="preprocessor">#define FDCAN_ILE_EINT1           FDCAN_ILE_EINT1_Msk                          </span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span><span class="comment">/*****************  Bit definition for FDCAN_RXGFC register  ********************/</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span><span class="preprocessor">#define FDCAN_RXGFC_RRFE_Pos      (0U)</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68828381cd3a2f7d158f9e18f0c24ae3"> 4446</a></span><span class="preprocessor">#define FDCAN_RXGFC_RRFE_Msk      (0x1UL &lt;&lt; FDCAN_RXGFC_RRFE_Pos)              </span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafda1f7519944f08598ed739f1398c2b"> 4447</a></span><span class="preprocessor">#define FDCAN_RXGFC_RRFE          FDCAN_RXGFC_RRFE_Msk                         </span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span><span class="preprocessor">#define FDCAN_RXGFC_RRFS_Pos      (1U)</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86778f25a50907fe96f5dd9191bba81"> 4449</a></span><span class="preprocessor">#define FDCAN_RXGFC_RRFS_Msk      (0x1UL &lt;&lt; FDCAN_RXGFC_RRFS_Pos)              </span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb07c5ee58d5bb89ae4b910aa3a0672"> 4450</a></span><span class="preprocessor">#define FDCAN_RXGFC_RRFS          FDCAN_RXGFC_RRFS_Msk                         </span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="preprocessor">#define FDCAN_RXGFC_ANFE_Pos      (2U)</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e80f619ec7774afc8f79fefbbd6c136"> 4452</a></span><span class="preprocessor">#define FDCAN_RXGFC_ANFE_Msk      (0x3UL &lt;&lt; FDCAN_RXGFC_ANFE_Pos)              </span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486d5f4dd1bc07c4bf1ed383905bb866"> 4453</a></span><span class="preprocessor">#define FDCAN_RXGFC_ANFE          FDCAN_RXGFC_ANFE_Msk                         </span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span><span class="preprocessor">#define FDCAN_RXGFC_ANFS_Pos      (4U)</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66afc34716e0203d5f74c8c5f51778c"> 4455</a></span><span class="preprocessor">#define FDCAN_RXGFC_ANFS_Msk      (0x3UL &lt;&lt; FDCAN_RXGFC_ANFS_Pos)              </span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2647831d3afa716ea96aeef0bf062d30"> 4456</a></span><span class="preprocessor">#define FDCAN_RXGFC_ANFS          FDCAN_RXGFC_ANFS_Msk                         </span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span><span class="preprocessor">#define FDCAN_RXGFC_F1OM_Pos      (8U)</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8365f7a0b282ff0179e1bd329a184b9e"> 4458</a></span><span class="preprocessor">#define FDCAN_RXGFC_F1OM_Msk      (0x1UL &lt;&lt; FDCAN_RXGFC_F1OM_Pos)              </span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10def9697684e722daaf3b77d6a72de3"> 4459</a></span><span class="preprocessor">#define FDCAN_RXGFC_F1OM          FDCAN_RXGFC_F1OM_Msk                         </span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span><span class="preprocessor">#define FDCAN_RXGFC_F0OM_Pos      (9U)</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9594b7ab8cf541d6eef1dbe02798faab"> 4461</a></span><span class="preprocessor">#define FDCAN_RXGFC_F0OM_Msk      (0x1UL &lt;&lt; FDCAN_RXGFC_F0OM_Pos)              </span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa73c05be8dd23c011cb23a03732b8824"> 4462</a></span><span class="preprocessor">#define FDCAN_RXGFC_F0OM          FDCAN_RXGFC_F0OM_Msk                         </span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span><span class="preprocessor">#define FDCAN_RXGFC_LSS_Pos       (16U)</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19f3e80434c92dee8769000695f04cee"> 4464</a></span><span class="preprocessor">#define FDCAN_RXGFC_LSS_Msk       (0x1FUL &lt;&lt; FDCAN_RXGFC_LSS_Pos)              </span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae413fccaca9208c25219b0ae07ebbb50"> 4465</a></span><span class="preprocessor">#define FDCAN_RXGFC_LSS           FDCAN_RXGFC_LSS_Msk                          </span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span><span class="preprocessor">#define FDCAN_RXGFC_LSE_Pos       (24U)</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ba61078ed2ce5b17ee96eae1673d6db"> 4467</a></span><span class="preprocessor">#define FDCAN_RXGFC_LSE_Msk       (0xFUL &lt;&lt; FDCAN_RXGFC_LSE_Pos)               </span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c87ebdee37e59af671b8b37100ab20"> 4468</a></span><span class="preprocessor">#define FDCAN_RXGFC_LSE           FDCAN_RXGFC_LSE_Msk                          </span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><span class="comment">/*****************  Bit definition for FDCAN_XIDAM register  ********************/</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span><span class="preprocessor">#define FDCAN_XIDAM_EIDM_Pos      (0U)</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d229b0606970c4eef58992f89163d03"> 4472</a></span><span class="preprocessor">#define FDCAN_XIDAM_EIDM_Msk      (0x1FFFFFFFUL &lt;&lt; FDCAN_XIDAM_EIDM_Pos)       </span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4820f95def28d481e55d7b50914269e6"> 4473</a></span><span class="preprocessor">#define FDCAN_XIDAM_EIDM          FDCAN_XIDAM_EIDM_Msk                         </span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span><span class="comment">/*****************  Bit definition for FDCAN_HPMS register  *********************/</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span><span class="preprocessor">#define FDCAN_HPMS_BIDX_Pos       (0U)</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa045c7d7a41adf6610e84feec0eaa77c"> 4477</a></span><span class="preprocessor">#define FDCAN_HPMS_BIDX_Msk       (0x7UL &lt;&lt; FDCAN_HPMS_BIDX_Pos)               </span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245c6a798b8e0dd6c1cdccc679f3bf2b"> 4478</a></span><span class="preprocessor">#define FDCAN_HPMS_BIDX           FDCAN_HPMS_BIDX_Msk                          </span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span><span class="preprocessor">#define FDCAN_HPMS_MSI_Pos        (6U)</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga718b7b697abb3382da62c056a9a23d43"> 4480</a></span><span class="preprocessor">#define FDCAN_HPMS_MSI_Msk        (0x3UL &lt;&lt; FDCAN_HPMS_MSI_Pos)                </span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94a69f324c07911b7b87f4aa070ad5fd"> 4481</a></span><span class="preprocessor">#define FDCAN_HPMS_MSI            FDCAN_HPMS_MSI_Msk                           </span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span><span class="preprocessor">#define FDCAN_HPMS_FIDX_Pos       (8U)</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb1122373ad5689437c260c79efe45f"> 4483</a></span><span class="preprocessor">#define FDCAN_HPMS_FIDX_Msk       (0x1FUL &lt;&lt; FDCAN_HPMS_FIDX_Pos)              </span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga741552c0bfc666c771516dd73ebebd8c"> 4484</a></span><span class="preprocessor">#define FDCAN_HPMS_FIDX           FDCAN_HPMS_FIDX_Msk                          </span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span><span class="preprocessor">#define FDCAN_HPMS_FLST_Pos       (15U)</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b2a0191c70f4e93f00ad2cd15f436e"> 4486</a></span><span class="preprocessor">#define FDCAN_HPMS_FLST_Msk       (0x1UL &lt;&lt; FDCAN_HPMS_FLST_Pos)               </span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a75c19e43277cc1af689465b3968d7"> 4487</a></span><span class="preprocessor">#define FDCAN_HPMS_FLST           FDCAN_HPMS_FLST_Msk                          </span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span><span class="comment">/*****************  Bit definition for FDCAN_RXF0S register  ********************/</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span><span class="preprocessor">#define FDCAN_RXF0S_F0FL_Pos      (0U)</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50bd4d696a17f9113754fb4a9bf424c8"> 4491</a></span><span class="preprocessor">#define FDCAN_RXF0S_F0FL_Msk      (0xFUL &lt;&lt; FDCAN_RXF0S_F0FL_Pos)              </span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c8072ad16b1da755e1b36046891515d"> 4492</a></span><span class="preprocessor">#define FDCAN_RXF0S_F0FL          FDCAN_RXF0S_F0FL_Msk                         </span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span><span class="preprocessor">#define FDCAN_RXF0S_F0GI_Pos      (8U)</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bcd45c249410737cfb224fb37b199b5"> 4494</a></span><span class="preprocessor">#define FDCAN_RXF0S_F0GI_Msk      (0x3UL &lt;&lt; FDCAN_RXF0S_F0GI_Pos)              </span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad11a7b45b0f3f8f46d8eace959c9de3"> 4495</a></span><span class="preprocessor">#define FDCAN_RXF0S_F0GI          FDCAN_RXF0S_F0GI_Msk                         </span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span><span class="preprocessor">#define FDCAN_RXF0S_F0PI_Pos      (16U)</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e66d7e615e7989ef791c7f9b4904cad"> 4497</a></span><span class="preprocessor">#define FDCAN_RXF0S_F0PI_Msk      (0x3UL &lt;&lt; FDCAN_RXF0S_F0PI_Pos)              </span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a1c5f888c1a474bbc7d79da4acd5f37"> 4498</a></span><span class="preprocessor">#define FDCAN_RXF0S_F0PI          FDCAN_RXF0S_F0PI_Msk                         </span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span><span class="preprocessor">#define FDCAN_RXF0S_F0F_Pos       (24U)</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa56c2f3dec94b2466847b623d44c71f9"> 4500</a></span><span class="preprocessor">#define FDCAN_RXF0S_F0F_Msk       (0x1UL &lt;&lt; FDCAN_RXF0S_F0F_Pos)               </span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b8437b131b61476abfc884f5da4611"> 4501</a></span><span class="preprocessor">#define FDCAN_RXF0S_F0F           FDCAN_RXF0S_F0F_Msk                          </span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span><span class="preprocessor">#define FDCAN_RXF0S_RF0L_Pos      (25U)</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f8c92d64cf831973829481c8384639"> 4503</a></span><span class="preprocessor">#define FDCAN_RXF0S_RF0L_Msk      (0x1UL &lt;&lt; FDCAN_RXF0S_RF0L_Pos)              </span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e81ba38c98fb74a0f567fb2912c977e"> 4504</a></span><span class="preprocessor">#define FDCAN_RXF0S_RF0L          FDCAN_RXF0S_RF0L_Msk                         </span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span><span class="comment">/*****************  Bit definition for FDCAN_RXF0A register  ********************/</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span><span class="preprocessor">#define FDCAN_RXF0A_F0AI_Pos      (0U)</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14e478735bedf43d1bb0efe788906f06"> 4508</a></span><span class="preprocessor">#define FDCAN_RXF0A_F0AI_Msk      (0x7UL &lt;&lt; FDCAN_RXF0A_F0AI_Pos)              </span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972d743dae653ae55e53872e352a21f7"> 4509</a></span><span class="preprocessor">#define FDCAN_RXF0A_F0AI          FDCAN_RXF0A_F0AI_Msk                         </span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><span class="comment">/*****************  Bit definition for FDCAN_RXF1S register  ********************/</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span><span class="preprocessor">#define FDCAN_RXF1S_F1FL_Pos      (0U)</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6785164c30512920ac1788d06023ea38"> 4513</a></span><span class="preprocessor">#define FDCAN_RXF1S_F1FL_Msk      (0xFUL &lt;&lt; FDCAN_RXF1S_F1FL_Pos)              </span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9161aa1d7f7d51c6f950c56297231e9c"> 4514</a></span><span class="preprocessor">#define FDCAN_RXF1S_F1FL          FDCAN_RXF1S_F1FL_Msk                         </span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span><span class="preprocessor">#define FDCAN_RXF1S_F1GI_Pos      (8U)</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddec5dbf31331ab6915a066366bf4175"> 4516</a></span><span class="preprocessor">#define FDCAN_RXF1S_F1GI_Msk      (0x3UL &lt;&lt; FDCAN_RXF1S_F1GI_Pos)              </span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fcf4dcb96b0740394c694f697cc7a"> 4517</a></span><span class="preprocessor">#define FDCAN_RXF1S_F1GI          FDCAN_RXF1S_F1GI_Msk                         </span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span><span class="preprocessor">#define FDCAN_RXF1S_F1PI_Pos      (16U)</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca5ee1ebc562d24e42b374b72c2c5fe"> 4519</a></span><span class="preprocessor">#define FDCAN_RXF1S_F1PI_Msk      (0x3UL &lt;&lt; FDCAN_RXF1S_F1PI_Pos)              </span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cbeda3b6ab4f6d7fc3caef51a9a88e"> 4520</a></span><span class="preprocessor">#define FDCAN_RXF1S_F1PI          FDCAN_RXF1S_F1PI_Msk                         </span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span><span class="preprocessor">#define FDCAN_RXF1S_F1F_Pos       (24U)</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4eb8a978f86ac076000d4af18a8468"> 4522</a></span><span class="preprocessor">#define FDCAN_RXF1S_F1F_Msk       (0x1UL &lt;&lt; FDCAN_RXF1S_F1F_Pos)               </span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb56b2b0511db888561d1e55f30b1737"> 4523</a></span><span class="preprocessor">#define FDCAN_RXF1S_F1F           FDCAN_RXF1S_F1F_Msk                          </span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span><span class="preprocessor">#define FDCAN_RXF1S_RF1L_Pos      (25U)</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab779c6a85ce212d92179bd79c5f610fa"> 4525</a></span><span class="preprocessor">#define FDCAN_RXF1S_RF1L_Msk      (0x1UL &lt;&lt; FDCAN_RXF1S_RF1L_Pos)              </span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619f581f5d60addaec10b199369142c1"> 4526</a></span><span class="preprocessor">#define FDCAN_RXF1S_RF1L          FDCAN_RXF1S_RF1L_Msk                         </span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span><span class="comment">/*****************  Bit definition for FDCAN_RXF1A register  ********************/</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span><span class="preprocessor">#define FDCAN_RXF1A_F1AI_Pos      (0U)</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb269cfa9eaeba08f4303c1267515b6e"> 4530</a></span><span class="preprocessor">#define FDCAN_RXF1A_F1AI_Msk      (0x7UL &lt;&lt; FDCAN_RXF1A_F1AI_Pos)              </span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661fb29e16745bbe6b09e53cfa6a007f"> 4531</a></span><span class="preprocessor">#define FDCAN_RXF1A_F1AI          FDCAN_RXF1A_F1AI_Msk                         </span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span><span class="comment">/*****************  Bit definition for FDCAN_TXBC register  *********************/</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span><span class="preprocessor">#define FDCAN_TXBC_TFQM_Pos       (24U)</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac559ee7d7e796b4c6f740cc894a85176"> 4535</a></span><span class="preprocessor">#define FDCAN_TXBC_TFQM_Msk       (0x1UL &lt;&lt; FDCAN_TXBC_TFQM_Pos)               </span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab69e97b45f0a0e6a18fc496985e212a4"> 4536</a></span><span class="preprocessor">#define FDCAN_TXBC_TFQM           FDCAN_TXBC_TFQM_Msk                          </span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span><span class="comment">/*****************  Bit definition for FDCAN_TXFQS register  *********************/</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span><span class="preprocessor">#define FDCAN_TXFQS_TFFL_Pos      (0U)</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf167066eacbbced765a7ba21cebf80b8"> 4540</a></span><span class="preprocessor">#define FDCAN_TXFQS_TFFL_Msk      (0x7UL &lt;&lt; FDCAN_TXFQS_TFFL_Pos)              </span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae532daf0987b1f2e2dc89e91b2fa6cf1"> 4541</a></span><span class="preprocessor">#define FDCAN_TXFQS_TFFL          FDCAN_TXFQS_TFFL_Msk                         </span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span><span class="preprocessor">#define FDCAN_TXFQS_TFGI_Pos      (8U)</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fede3c55259623028821db9373b62f8"> 4543</a></span><span class="preprocessor">#define FDCAN_TXFQS_TFGI_Msk      (0x3UL &lt;&lt; FDCAN_TXFQS_TFGI_Pos)              </span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44122627ea688419dd7e2a1861ee0dbb"> 4544</a></span><span class="preprocessor">#define FDCAN_TXFQS_TFGI          FDCAN_TXFQS_TFGI_Msk                         </span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span><span class="preprocessor">#define FDCAN_TXFQS_TFQPI_Pos     (16U)</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df86aa440877278670222f25db27e11"> 4546</a></span><span class="preprocessor">#define FDCAN_TXFQS_TFQPI_Msk     (0x3UL &lt;&lt; FDCAN_TXFQS_TFQPI_Pos)             </span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73aad7c3b64ea0cb6973ebadf4c8b0c7"> 4547</a></span><span class="preprocessor">#define FDCAN_TXFQS_TFQPI         FDCAN_TXFQS_TFQPI_Msk                        </span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span><span class="preprocessor">#define FDCAN_TXFQS_TFQF_Pos      (21U)</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f19920037e0b1c4da41d55e12a2963"> 4549</a></span><span class="preprocessor">#define FDCAN_TXFQS_TFQF_Msk      (0x1UL &lt;&lt; FDCAN_TXFQS_TFQF_Pos)              </span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga273d0bcf1f2458ac982229cba20f35a1"> 4550</a></span><span class="preprocessor">#define FDCAN_TXFQS_TFQF          FDCAN_TXFQS_TFQF_Msk                         </span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span><span class="comment">/*****************  Bit definition for FDCAN_TXBRP register  *********************/</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span><span class="preprocessor">#define FDCAN_TXBRP_TRP_Pos       (0U)</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5ebb7e4ab94a3b57f1cbe1644e8f9d"> 4554</a></span><span class="preprocessor">#define FDCAN_TXBRP_TRP_Msk       (0x7UL &lt;&lt; FDCAN_TXBRP_TRP_Pos)               </span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga618c8533921fb97c75e9f756040ce922"> 4555</a></span><span class="preprocessor">#define FDCAN_TXBRP_TRP           FDCAN_TXBRP_TRP_Msk                          </span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="comment">/*****************  Bit definition for FDCAN_TXBAR register  *********************/</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="preprocessor">#define FDCAN_TXBAR_AR_Pos        (0U)</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3bfbf8d29299ba9d9e4ab016a8a4b4"> 4559</a></span><span class="preprocessor">#define FDCAN_TXBAR_AR_Msk        (0x7UL &lt;&lt; FDCAN_TXBAR_AR_Pos)                </span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e463fd9bbc49faab40557637ca51128"> 4560</a></span><span class="preprocessor">#define FDCAN_TXBAR_AR            FDCAN_TXBAR_AR_Msk                           </span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="comment">/*****************  Bit definition for FDCAN_TXBCR register  *********************/</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="preprocessor">#define FDCAN_TXBCR_CR_Pos        (0U)</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad87dbdeb57cd06133c90f97a695632bf"> 4564</a></span><span class="preprocessor">#define FDCAN_TXBCR_CR_Msk        (0x7UL &lt;&lt; FDCAN_TXBCR_CR_Pos)                </span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2dcf1a0b39c07ddd49e4366dfa2c8f"> 4565</a></span><span class="preprocessor">#define FDCAN_TXBCR_CR            FDCAN_TXBCR_CR_Msk                           </span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span><span class="comment">/*****************  Bit definition for FDCAN_TXBTO register  *********************/</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span><span class="preprocessor">#define FDCAN_TXBTO_TO_Pos        (0U)</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac10942f1561b81d4c4c551b33aa30dac"> 4569</a></span><span class="preprocessor">#define FDCAN_TXBTO_TO_Msk        (0x7UL &lt;&lt; FDCAN_TXBTO_TO_Pos)                </span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8009ebd2d7caee2d9d0cea97c1e61e"> 4570</a></span><span class="preprocessor">#define FDCAN_TXBTO_TO            FDCAN_TXBTO_TO_Msk                           </span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span><span class="comment">/*****************  Bit definition for FDCAN_TXBCF register  *********************/</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span><span class="preprocessor">#define FDCAN_TXBCF_CF_Pos        (0U)</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef3b36c1e28bcfd5b388101b05fe8aa"> 4574</a></span><span class="preprocessor">#define FDCAN_TXBCF_CF_Msk        (0x7UL &lt;&lt; FDCAN_TXBCF_CF_Pos)                </span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72398468c701f64ecad0ee7c9da271"> 4575</a></span><span class="preprocessor">#define FDCAN_TXBCF_CF            FDCAN_TXBCF_CF_Msk                           </span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span><span class="comment">/*****************  Bit definition for FDCAN_TXBTIE register  ********************/</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="preprocessor">#define FDCAN_TXBTIE_TIE_Pos      (0U)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b6248e75ca970cb364f4584dcdc829"> 4579</a></span><span class="preprocessor">#define FDCAN_TXBTIE_TIE_Msk      (0x7UL &lt;&lt; FDCAN_TXBTIE_TIE_Pos)              </span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga322f0bf64559f6e226f64d2671b383d4"> 4580</a></span><span class="preprocessor">#define FDCAN_TXBTIE_TIE          FDCAN_TXBTIE_TIE_Msk                         </span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><span class="comment">/*****************  Bit definition for FDCAN_ TXBCIE register  *******************/</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="preprocessor">#define FDCAN_TXBCIE_CFIE_Pos     (0U)</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb7fba271283477ced5c4b7e1f4247fd"> 4584</a></span><span class="preprocessor">#define FDCAN_TXBCIE_CFIE_Msk     (0x7UL &lt;&lt; FDCAN_TXBCIE_CFIE_Pos)             </span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48a40273db9c98bc72e738d6c7a0d1b6"> 4585</a></span><span class="preprocessor">#define FDCAN_TXBCIE_CFIE         FDCAN_TXBCIE_CFIE_Msk                        </span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="comment">/*****************  Bit definition for FDCAN_TXEFS register  *********************/</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span><span class="preprocessor">#define FDCAN_TXEFS_EFFL_Pos      (0U)</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9ddced5acfafa6e8a5031b632687926"> 4589</a></span><span class="preprocessor">#define FDCAN_TXEFS_EFFL_Msk      (0x7UL &lt;&lt; FDCAN_TXEFS_EFFL_Pos)              </span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ccc302c24b1301341e8f97bb4ea3a4e"> 4590</a></span><span class="preprocessor">#define FDCAN_TXEFS_EFFL          FDCAN_TXEFS_EFFL_Msk                         </span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span><span class="preprocessor">#define FDCAN_TXEFS_EFGI_Pos      (8U)</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b03f1e5776f3a28e87f1c40b25d54b"> 4592</a></span><span class="preprocessor">#define FDCAN_TXEFS_EFGI_Msk      (0x3UL &lt;&lt; FDCAN_TXEFS_EFGI_Pos)              </span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f319dafdf46d4e3c75e0827c9a34f6"> 4593</a></span><span class="preprocessor">#define FDCAN_TXEFS_EFGI          FDCAN_TXEFS_EFGI_Msk                         </span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span><span class="preprocessor">#define FDCAN_TXEFS_EFPI_Pos      (16U)</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42ff24a6f10b8756ecd3e5cede471ba9"> 4595</a></span><span class="preprocessor">#define FDCAN_TXEFS_EFPI_Msk      (0x3UL &lt;&lt; FDCAN_TXEFS_EFPI_Pos)              </span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a994dd9f6250016a31cf3800b2ea09"> 4596</a></span><span class="preprocessor">#define FDCAN_TXEFS_EFPI          FDCAN_TXEFS_EFPI_Msk                         </span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><span class="preprocessor">#define FDCAN_TXEFS_EFF_Pos       (24U)</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf176de1d326e650ff8638889c6f7ebd9"> 4598</a></span><span class="preprocessor">#define FDCAN_TXEFS_EFF_Msk       (0x1UL &lt;&lt; FDCAN_TXEFS_EFF_Pos)               </span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32facfe230cdb892ba8edc1159b0fc5"> 4599</a></span><span class="preprocessor">#define FDCAN_TXEFS_EFF           FDCAN_TXEFS_EFF_Msk                          </span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span><span class="preprocessor">#define FDCAN_TXEFS_TEFL_Pos      (25U)</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ff23321486077ee817f170ad0ed69a3"> 4601</a></span><span class="preprocessor">#define FDCAN_TXEFS_TEFL_Msk      (0x1UL &lt;&lt; FDCAN_TXEFS_TEFL_Pos)              </span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b6406869a9b471d9f8719644ab969d3"> 4602</a></span><span class="preprocessor">#define FDCAN_TXEFS_TEFL          FDCAN_TXEFS_TEFL_Msk                         </span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span><span class="comment">/*****************  Bit definition for FDCAN_TXEFA register  *********************/</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span><span class="preprocessor">#define FDCAN_TXEFA_EFAI_Pos      (0U)</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca790921c96157de60d7583dc4c7104b"> 4606</a></span><span class="preprocessor">#define FDCAN_TXEFA_EFAI_Msk      (0x3UL &lt;&lt; FDCAN_TXEFA_EFAI_Pos)              </span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span><span class="preprocessor">#define FDCAN_TXEFA_EFAI          FDCAN_TXEFA_EFAI_Msk                         </span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span><span class="comment">/*****************  Bit definition for FDCAN_CKDIV register  *********************/</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="preprocessor">#define FDCAN_CKDIV_PDIV_Pos      (0U)</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb26d21597d586b2345f14c294ee734b"> 4613</a></span><span class="preprocessor">#define FDCAN_CKDIV_PDIV_Msk      (0xFUL &lt;&lt; FDCAN_CKDIV_PDIV_Pos)              </span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32f0883e6cc29220041f4d1b78d2d7e"> 4614</a></span><span class="preprocessor">#define FDCAN_CKDIV_PDIV          FDCAN_CKDIV_PDIV_Msk                         </span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span><span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span><span class="preprocessor">#define FLASH_ACR_LATENCY_Pos             (0U)</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 4623</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Msk             (0xFUL &lt;&lt; FLASH_ACR_LATENCY_Pos)     </span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span><span class="preprocessor">#define FLASH_ACR_LATENCY                 FLASH_ACR_LATENCY_Msk</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span><span class="preprocessor">#define FLASH_ACR_LATENCY_0WS             (0x00000000U)</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span><span class="preprocessor">#define FLASH_ACR_LATENCY_1WS             (0x00000001U)</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span><span class="preprocessor">#define FLASH_ACR_LATENCY_2WS             (0x00000002U)</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span><span class="preprocessor">#define FLASH_ACR_LATENCY_3WS             (0x00000003U)</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span><span class="preprocessor">#define FLASH_ACR_LATENCY_4WS             (0x00000004U)</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span><span class="preprocessor">#define FLASH_ACR_LATENCY_5WS             (0x00000005U)</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span><span class="preprocessor">#define FLASH_ACR_LATENCY_6WS             (0x00000006U)</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span><span class="preprocessor">#define FLASH_ACR_LATENCY_7WS             (0x00000007U)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span><span class="preprocessor">#define FLASH_ACR_LATENCY_8WS             (0x00000008U)</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span><span class="preprocessor">#define FLASH_ACR_LATENCY_9WS             (0x00000009U)</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span><span class="preprocessor">#define FLASH_ACR_LATENCY_10WS            (0x0000000AU)</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><span class="preprocessor">#define FLASH_ACR_LATENCY_11WS            (0x0000000BU)</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span><span class="preprocessor">#define FLASH_ACR_LATENCY_12WS            (0x0000000CU)</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span><span class="preprocessor">#define FLASH_ACR_LATENCY_13WS            (0x0000000DU)</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span><span class="preprocessor">#define FLASH_ACR_LATENCY_14WS            (0x0000000EU)</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span><span class="preprocessor">#define FLASH_ACR_LATENCY_15WS            (0x0000000FU)</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos              (8U)</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 4642</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk              (0x1UL &lt;&lt; FLASH_ACR_PRFTEN_Pos)      </span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span><span class="preprocessor">#define FLASH_ACR_PRFTEN                  FLASH_ACR_PRFTEN_Msk</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span><span class="preprocessor">#define FLASH_ACR_ICEN_Pos                (9U)</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9"> 4645</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Msk                (0x1UL &lt;&lt; FLASH_ACR_ICEN_Pos)        </span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"> 4646</span><span class="preprocessor">#define FLASH_ACR_ICEN                    FLASH_ACR_ICEN_Msk</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span><span class="preprocessor">#define FLASH_ACR_DCEN_Pos                (10U)</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5"> 4648</a></span><span class="preprocessor">#define FLASH_ACR_DCEN_Msk                (0x1UL &lt;&lt; FLASH_ACR_DCEN_Pos)        </span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span><span class="preprocessor">#define FLASH_ACR_DCEN                    FLASH_ACR_DCEN_Msk</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span><span class="preprocessor">#define FLASH_ACR_ICRST_Pos               (11U)</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea"> 4651</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Msk               (0x1UL &lt;&lt; FLASH_ACR_ICRST_Pos)       </span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span><span class="preprocessor">#define FLASH_ACR_ICRST                   FLASH_ACR_ICRST_Msk</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="preprocessor">#define FLASH_ACR_DCRST_Pos               (12U)</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede"> 4654</a></span><span class="preprocessor">#define FLASH_ACR_DCRST_Msk               (0x1UL &lt;&lt; FLASH_ACR_DCRST_Pos)       </span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="preprocessor">#define FLASH_ACR_DCRST                   FLASH_ACR_DCRST_Msk</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span><span class="preprocessor">#define FLASH_ACR_RUN_PD_Pos              (13U)</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdefe9f6d86431c2b254aa5cd02616d1"> 4657</a></span><span class="preprocessor">#define FLASH_ACR_RUN_PD_Msk              (0x1UL &lt;&lt; FLASH_ACR_RUN_PD_Pos)      </span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda"> 4658</a></span><span class="preprocessor">#define FLASH_ACR_RUN_PD                  FLASH_ACR_RUN_PD_Msk                 </span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Pos            (14U)</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab550ccebb2fcea69b39f4de976666bb8"> 4660</a></span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Msk            (0x1UL &lt;&lt; FLASH_ACR_SLEEP_PD_Pos)    </span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4"> 4661</a></span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD                FLASH_ACR_SLEEP_PD_Msk               </span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span><span class="preprocessor">#define FLASH_ACR_DBG_SWEN_Pos            (18U)</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a39a83b8a2250dd29a62b3c4d213327"> 4663</a></span><span class="preprocessor">#define FLASH_ACR_DBG_SWEN_Msk            (0x1UL &lt;&lt; FLASH_ACR_DBG_SWEN_Pos)    </span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05f04b322cd8ec3cc726fa38277cad2"> 4664</a></span><span class="preprocessor">#define FLASH_ACR_DBG_SWEN                FLASH_ACR_DBG_SWEN_Msk               </span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span><span class="preprocessor">#define FLASH_SR_EOP_Pos                  (0U)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 4668</a></span><span class="preprocessor">#define FLASH_SR_EOP_Msk                  (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)          </span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span><span class="preprocessor">#define FLASH_SR_EOP                      FLASH_SR_EOP_Msk</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span><span class="preprocessor">#define FLASH_SR_OPERR_Pos                (1U)</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc6b83794dbfe429f2f2e78f3806962"> 4671</a></span><span class="preprocessor">#define FLASH_SR_OPERR_Msk                (0x1UL &lt;&lt; FLASH_SR_OPERR_Pos)        </span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span><span class="preprocessor">#define FLASH_SR_OPERR                    FLASH_SR_OPERR_Msk</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span><span class="preprocessor">#define FLASH_SR_PROGERR_Pos              (3U)</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd47983e10b1ce9c0cc5f42c34d373"> 4674</a></span><span class="preprocessor">#define FLASH_SR_PROGERR_Msk              (0x1UL &lt;&lt; FLASH_SR_PROGERR_Pos)      </span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="preprocessor">#define FLASH_SR_PROGERR                  FLASH_SR_PROGERR_Msk</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span><span class="preprocessor">#define FLASH_SR_WRPERR_Pos               (4U)</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 4677</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Msk               (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)       </span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span><span class="preprocessor">#define FLASH_SR_WRPERR                   FLASH_SR_WRPERR_Msk</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span><span class="preprocessor">#define FLASH_SR_PGAERR_Pos               (5U)</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 4680</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Msk               (0x1UL &lt;&lt; FLASH_SR_PGAERR_Pos)       </span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span><span class="preprocessor">#define FLASH_SR_PGAERR                   FLASH_SR_PGAERR_Msk</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><span class="preprocessor">#define FLASH_SR_SIZERR_Pos               (6U)</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7"> 4683</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Msk               (0x1UL &lt;&lt; FLASH_SR_SIZERR_Pos)       </span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span><span class="preprocessor">#define FLASH_SR_SIZERR                   FLASH_SR_SIZERR_Msk</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="preprocessor">#define FLASH_SR_PGSERR_Pos               (7U)</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be"> 4686</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Msk               (0x1UL &lt;&lt; FLASH_SR_PGSERR_Pos)       </span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="preprocessor">#define FLASH_SR_PGSERR                   FLASH_SR_PGSERR_Msk</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="preprocessor">#define FLASH_SR_MISERR_Pos               (8U)</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83861ee6528a0e3a397b2f9e096fab29"> 4689</a></span><span class="preprocessor">#define FLASH_SR_MISERR_Msk               (0x1UL &lt;&lt; FLASH_SR_MISERR_Pos)       </span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span><span class="preprocessor">#define FLASH_SR_MISERR                   FLASH_SR_MISERR_Msk</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span><span class="preprocessor">#define FLASH_SR_FASTERR_Pos              (9U)</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fb95ef8e7e6b31a11fede8b86bad33"> 4692</a></span><span class="preprocessor">#define FLASH_SR_FASTERR_Msk              (0x1UL &lt;&lt; FLASH_SR_FASTERR_Pos)      </span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span><span class="preprocessor">#define FLASH_SR_FASTERR                  FLASH_SR_FASTERR_Msk</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span><span class="preprocessor">#define FLASH_SR_RDERR_Pos                (14U)</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 4695</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Msk                (0x1UL &lt;&lt; FLASH_SR_RDERR_Pos)        </span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span><span class="preprocessor">#define FLASH_SR_RDERR                    FLASH_SR_RDERR_Msk</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span><span class="preprocessor">#define FLASH_SR_OPTVERR_Pos              (15U)</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7"> 4698</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Msk              (0x1UL &lt;&lt; FLASH_SR_OPTVERR_Pos)      </span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span><span class="preprocessor">#define FLASH_SR_OPTVERR                  FLASH_SR_OPTVERR_Msk</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span><span class="preprocessor">#define FLASH_SR_BSY_Pos                  (16U)</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 4701</a></span><span class="preprocessor">#define FLASH_SR_BSY_Msk                  (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)          </span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span><span class="preprocessor">#define FLASH_SR_BSY                      FLASH_SR_BSY_Msk</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span> </div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span><span class="preprocessor">#define FLASH_CR_PG_Pos                   (0U)</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 4706</a></span><span class="preprocessor">#define FLASH_CR_PG_Msk                   (0x1UL &lt;&lt; FLASH_CR_PG_Pos)           </span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="preprocessor">#define FLASH_CR_PG                       FLASH_CR_PG_Msk</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span><span class="preprocessor">#define FLASH_CR_PER_Pos                  (1U)</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b"> 4709</a></span><span class="preprocessor">#define FLASH_CR_PER_Msk                  (0x1UL &lt;&lt; FLASH_CR_PER_Pos)          </span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span><span class="preprocessor">#define FLASH_CR_PER                      FLASH_CR_PER_Msk</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span><span class="preprocessor">#define FLASH_CR_MER1_Pos                 (2U)</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60750e83578469bb065bc073919e3e45"> 4712</a></span><span class="preprocessor">#define FLASH_CR_MER1_Msk                 (0x1UL &lt;&lt; FLASH_CR_MER1_Pos)         </span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><span class="preprocessor">#define FLASH_CR_MER1                     FLASH_CR_MER1_Msk</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span><span class="preprocessor">#define FLASH_CR_PNB_Pos                  (3U)</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f55759d1dd1b685b59a59662aa4e47"> 4715</a></span><span class="preprocessor">#define FLASH_CR_PNB_Msk                  (0x3FUL &lt;&lt; FLASH_CR_PNB_Pos)         </span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span><span class="preprocessor">#define FLASH_CR_PNB                      FLASH_CR_PNB_Msk</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span><span class="preprocessor">#define FLASH_CR_STRT_Pos                 (16U)</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 4718</a></span><span class="preprocessor">#define FLASH_CR_STRT_Msk                 (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)         </span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span><span class="preprocessor">#define FLASH_CR_STRT                     FLASH_CR_STRT_Msk</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><span class="preprocessor">#define FLASH_CR_OPTSTRT_Pos              (17U)</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b32caccb440e31387c7c668d4cffa7"> 4721</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT_Msk              (0x1UL &lt;&lt; FLASH_CR_OPTSTRT_Pos)      </span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span><span class="preprocessor">#define FLASH_CR_OPTSTRT                  FLASH_CR_OPTSTRT_Msk</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span><span class="preprocessor">#define FLASH_CR_FSTPG_Pos                (18U)</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0b70f82a409108a90cb35c0cbf8b00"> 4724</a></span><span class="preprocessor">#define FLASH_CR_FSTPG_Msk                (0x1UL &lt;&lt; FLASH_CR_FSTPG_Pos)        </span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span><span class="preprocessor">#define FLASH_CR_FSTPG                    FLASH_CR_FSTPG_Msk</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span><span class="preprocessor">#define FLASH_CR_EOPIE_Pos                (24U)</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 4727</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Msk                (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)        </span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span><span class="preprocessor">#define FLASH_CR_EOPIE                    FLASH_CR_EOPIE_Msk</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><span class="preprocessor">#define FLASH_CR_ERRIE_Pos                (25U)</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 4730</a></span><span class="preprocessor">#define FLASH_CR_ERRIE_Msk                (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)        </span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span><span class="preprocessor">#define FLASH_CR_ERRIE                    FLASH_CR_ERRIE_Msk</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="preprocessor">#define FLASH_CR_RDERRIE_Pos              (26U)</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd3a080e6c25fb66b1521928a00c855"> 4733</a></span><span class="preprocessor">#define FLASH_CR_RDERRIE_Msk              (0x1UL &lt;&lt; FLASH_CR_RDERRIE_Pos)      </span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span><span class="preprocessor">#define FLASH_CR_RDERRIE                  FLASH_CR_RDERRIE_Msk</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Pos           (27U)</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081"> 4736</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Msk           (0x1UL &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos)   </span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH               FLASH_CR_OBL_LAUNCH_Msk</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span><span class="preprocessor">#define FLASH_CR_SEC_PROT1_Pos            (28U)</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67947d8dd8ff54479e5f12dabbf37e6c"> 4739</a></span><span class="preprocessor">#define FLASH_CR_SEC_PROT1_Msk            (0x1UL &lt;&lt; FLASH_CR_SEC_PROT1_Pos)    </span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span><span class="preprocessor">#define FLASH_CR_SEC_PROT1                FLASH_CR_SEC_PROT1_Msk</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="preprocessor">#define FLASH_CR_OPTLOCK_Pos              (30U)</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ffe81601a398cefe6f047f772a512a"> 4742</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK_Msk              (0x1UL &lt;&lt; FLASH_CR_OPTLOCK_Pos)      </span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span><span class="preprocessor">#define FLASH_CR_OPTLOCK                  FLASH_CR_OPTLOCK_Msk</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span><span class="preprocessor">#define FLASH_CR_LOCK_Pos                 (31U)</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 4745</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Msk                 (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)         </span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><span class="preprocessor">#define FLASH_CR_LOCK                     FLASH_CR_LOCK_Msk</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span> </div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span><span class="comment">/*******************  Bits definition for FLASH_ECCR register  ***************/</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC_Pos           (0U)</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608d6fad4d124cc2a92253ca121fa97f"> 4750</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC_Msk           (0x3FFFFUL &lt;&lt; FLASH_ECCR_ADDR_ECC_Pos)</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC               FLASH_ECCR_ADDR_ECC_Msk</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC_Pos           (22U)</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee260455ce39ba4b855df6aa84f038c"> 4753</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC_Msk           (0x1UL &lt;&lt; FLASH_ECCR_SYSF_ECC_Pos)   </span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC               FLASH_ECCR_SYSF_ECC_Msk</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><span class="preprocessor">#define FLASH_ECCR_ECCIE_Pos              (24U)</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb5bcc2f952eea305a849a34f87ee5a"> 4756</a></span><span class="preprocessor">#define FLASH_ECCR_ECCIE_Msk              (0x1UL &lt;&lt; FLASH_ECCR_ECCIE_Pos)      </span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span><span class="preprocessor">#define FLASH_ECCR_ECCIE                  FLASH_ECCR_ECCIE_Msk</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span><span class="preprocessor">#define FLASH_ECCR_ECCC_Pos               (30U)</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905bed05e9ada2f968a4abc5a1f308f3"> 4759</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC_Msk               (0x1UL &lt;&lt; FLASH_ECCR_ECCC_Pos)       </span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span><span class="preprocessor">#define FLASH_ECCR_ECCC                   FLASH_ECCR_ECCC_Msk</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="preprocessor">#define FLASH_ECCR_ECCD_Pos               (31U)</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbad1648ebc2138c85d3e4e3870f772"> 4762</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD_Msk               (0x1UL &lt;&lt; FLASH_ECCR_ECCD_Pos)       </span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="preprocessor">#define FLASH_ECCR_ECCD                   FLASH_ECCR_ECCD_Msk</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span> </div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="comment">/*******************  Bits definition for FLASH_OPTR register  ***************/</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><span class="preprocessor">#define FLASH_OPTR_RDP_Pos                (0U)</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef7a914d7c984b49f310256f2917208"> 4767</a></span><span class="preprocessor">#define FLASH_OPTR_RDP_Msk                (0xFFUL &lt;&lt; FLASH_OPTR_RDP_Pos)       </span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span><span class="preprocessor">#define FLASH_OPTR_RDP                    FLASH_OPTR_RDP_Msk</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Pos            (8U)</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1bf0815f5a0ac875792a80d00d6b728"> 4770</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Msk            (0x7UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV                FLASH_OPTR_BOR_LEV_Msk</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d4565fab0d7bc0d0d716f5cca2c74e5"> 4772</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_0              (0x0UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363dcbb44b36b39793ffca4b853c7ab4"> 4773</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_1              (0x1UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf7343e5c2156b55af67e2f289583b5"> 4774</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_2              (0x2UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70135fcd60396a801bf22da5712fabe0"> 4775</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_3              (0x3UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2064814810437d1db18555fb746aa9"> 4776</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_4              (0x4UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)    </span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Pos          (12U)</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a661846fb85a87a54375078047f2330"> 4778</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Msk          (0x1UL &lt;&lt; FLASH_OPTR_nRST_STOP_Pos)  </span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP              FLASH_OPTR_nRST_STOP_Msk</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Pos         (13U)</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35c9de7bd3fdf80e8d19962b2636e87"> 4781</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Msk         (0x1UL &lt;&lt; FLASH_OPTR_nRST_STDBY_Pos) </span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY             FLASH_OPTR_nRST_STDBY_Msk</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW_Pos          (14U)</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f4b3af56ffe8d024b6fe158d0611e9"> 4784</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW_Msk          (0x1UL &lt;&lt; FLASH_OPTR_nRST_SHDW_Pos)  </span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW              FLASH_OPTR_nRST_SHDW_Msk</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Pos            (16U)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e00145c01a860a10b533c5509807696"> 4787</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Msk            (0x1UL &lt;&lt; FLASH_OPTR_IWDG_SW_Pos)    </span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW                FLASH_OPTR_IWDG_SW_Msk</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP_Pos          (17U)</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac608586327b23f907d92637d3a3b5b77"> 4790</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP_Msk          (0x1UL &lt;&lt; FLASH_OPTR_IWDG_STOP_Pos)  </span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP              FLASH_OPTR_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY_Pos         (18U)</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8c82333fc841a4b2d57c520e25c343"> 4793</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY_Msk         (0x1UL &lt;&lt; FLASH_OPTR_IWDG_STDBY_Pos) </span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY             FLASH_OPTR_IWDG_STDBY_Msk</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW_Pos            (19U)</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84398d7ac1a9a3f6e5ea9b346394ec85"> 4796</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW_Msk            (0x1UL &lt;&lt; FLASH_OPTR_WWDG_SW_Pos)    </span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW                FLASH_OPTR_WWDG_SW_Msk</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span><span class="preprocessor">#define FLASH_OPTR_nBOOT1_Pos             (23U)</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258f688bad4199c6aa053c9c4ad1bb43"> 4799</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1_Msk             (0x1UL &lt;&lt; FLASH_OPTR_nBOOT1_Pos)     </span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span><span class="preprocessor">#define FLASH_OPTR_nBOOT1                 FLASH_OPTR_nBOOT1_Msk</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><span class="preprocessor">#define FLASH_OPTR_SRAM_PE_Pos            (24U)</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eca2608f1022941e604dcf6944efb7b"> 4802</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM_PE_Msk            (0x1UL &lt;&lt; FLASH_OPTR_SRAM_PE_Pos)    </span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span><span class="preprocessor">#define FLASH_OPTR_SRAM_PE                FLASH_OPTR_SRAM_PE_Msk</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span><span class="preprocessor">#define FLASH_OPTR_CCMSRAM_RST_Pos        (25U)</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2953ccb9c2b26fac94983f865ec322f7"> 4805</a></span><span class="preprocessor">#define FLASH_OPTR_CCMSRAM_RST_Msk        (0x1UL &lt;&lt; FLASH_OPTR_CCMSRAM_RST_Pos)</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span><span class="preprocessor">#define FLASH_OPTR_CCMSRAM_RST            FLASH_OPTR_CCMSRAM_RST_Msk</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0_Pos           (26U)</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa34319f81d3b826640c71194ee3a8443"> 4808</a></span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0_Msk           (0x1UL &lt;&lt; FLASH_OPTR_nSWBOOT0_Pos)   </span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0               FLASH_OPTR_nSWBOOT0_Msk</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span><span class="preprocessor">#define FLASH_OPTR_nBOOT0_Pos             (27U)</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf72274975956b76344041eec180b81a7"> 4811</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0_Msk             (0x1UL &lt;&lt; FLASH_OPTR_nBOOT0_Pos)     </span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span><span class="preprocessor">#define FLASH_OPTR_nBOOT0                 FLASH_OPTR_nBOOT0_Msk</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span><span class="preprocessor">#define FLASH_OPTR_NRST_MODE_Pos          (28U)</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f34ec093e10c459c93c3e764f73893"> 4814</a></span><span class="preprocessor">#define FLASH_OPTR_NRST_MODE_Msk          (0x3UL &lt;&lt; FLASH_OPTR_NRST_MODE_Pos)  </span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="preprocessor">#define FLASH_OPTR_NRST_MODE              FLASH_OPTR_NRST_MODE_Msk</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e92cad2f07f932b3a1767ff0287c848"> 4816</a></span><span class="preprocessor">#define FLASH_OPTR_NRST_MODE_0            (0x1UL &lt;&lt; FLASH_OPTR_NRST_MODE_Pos)  </span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e867995fac55bcb1af7446a9b9e9206"> 4817</a></span><span class="preprocessor">#define FLASH_OPTR_NRST_MODE_1            (0x2UL &lt;&lt; FLASH_OPTR_NRST_MODE_Pos)  </span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="preprocessor">#define FLASH_OPTR_IRHEN_Pos              (30U)</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga630d32d08db96a919038e3edc69c4610"> 4819</a></span><span class="preprocessor">#define FLASH_OPTR_IRHEN_Msk              (0x1UL &lt;&lt; FLASH_OPTR_IRHEN_Pos)      </span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="preprocessor">#define FLASH_OPTR_IRHEN                  FLASH_OPTR_IRHEN_Msk</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span> </div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="comment">/******************  Bits definition for FLASH_PCROP1SR register  **********/</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="preprocessor">#define FLASH_PCROP1SR_PCROP1_STRT_Pos    (0U)</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891b8c7381019f4fd48599f4c5b10253"> 4824</a></span><span class="preprocessor">#define FLASH_PCROP1SR_PCROP1_STRT_Msk    (0x3FFFUL &lt;&lt; FLASH_PCROP1SR_PCROP1_STRT_Pos)</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span><span class="preprocessor">#define FLASH_PCROP1SR_PCROP1_STRT        FLASH_PCROP1SR_PCROP1_STRT_Msk</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span> </div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span><span class="comment">/******************  Bits definition for FLASH_PCROP1ER register  ***********/</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP1_END_Pos     (0U)</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ec1c9a08d33a2756b2eaae00cc705f"> 4829</a></span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP1_END_Msk     (0x3FFFUL &lt;&lt; FLASH_PCROP1ER_PCROP1_END_Pos)</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP1_END         FLASH_PCROP1ER_PCROP1_END_Msk</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP_RDP_Pos      (31U)</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3afcd401bb7265097723026385dfc7a4"> 4832</a></span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP_RDP_Msk      (0x1UL &lt;&lt; FLASH_PCROP1ER_PCROP_RDP_Pos)</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span><span class="preprocessor">#define FLASH_PCROP1ER_PCROP_RDP          FLASH_PCROP1ER_PCROP_RDP_Msk</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span> </div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span><span class="comment">/******************  Bits definition for FLASH_WRP1AR register  ***************/</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT_Pos       (0U)</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be90ea8d520502e62641dd0e834f096"> 4837</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT_Msk       (0x3FUL &lt;&lt; FLASH_WRP1AR_WRP1A_STRT_Pos)</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT           FLASH_WRP1AR_WRP1A_STRT_Msk</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END_Pos        (16U)</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a22ddd46eea1f85710528d5eb33bb4"> 4840</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END_Msk        (0x3FUL &lt;&lt; FLASH_WRP1AR_WRP1A_END_Pos)</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END            FLASH_WRP1AR_WRP1A_END_Msk</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span> </div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span><span class="comment">/******************  Bits definition for FLASH_WRPB1R register  ***************/</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT_Pos       (0U)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576b462c86a539f578618f35b1c372ee"> 4845</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT_Msk       (0x3FUL &lt;&lt; FLASH_WRP1BR_WRP1B_STRT_Pos)</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT           FLASH_WRP1BR_WRP1B_STRT_Msk</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END_Pos        (16U)</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3ec1eebfe8573aae9b9c59e0b6264f"> 4848</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END_Msk        (0x3FUL &lt;&lt; FLASH_WRP1BR_WRP1B_END_Pos)</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END            FLASH_WRP1BR_WRP1B_END_Msk</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span> </div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span> </div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="comment">/******************  Bits definition for FLASH_SEC1R register  **************/</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span><span class="preprocessor">#define FLASH_SEC1R_SEC_SIZE1_Pos         (0U)</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742cf9359ef27cc05e146a53c1d72131"> 4854</a></span><span class="preprocessor">#define FLASH_SEC1R_SEC_SIZE1_Msk         (0x7FUL &lt;&lt; FLASH_SEC1R_SEC_SIZE1_Pos)</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span><span class="preprocessor">#define FLASH_SEC1R_SEC_SIZE1             FLASH_SEC1R_SEC_SIZE1_Msk</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span><span class="preprocessor">#define FLASH_SEC1R_BOOT_LOCK_Pos         (16U)</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea8899d0626d12b6a5fc7565e71eca0"> 4857</a></span><span class="preprocessor">#define FLASH_SEC1R_BOOT_LOCK_Msk         (0x1UL &lt;&lt; FLASH_SEC1R_BOOT_LOCK_Pos)</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span><span class="preprocessor">#define FLASH_SEC1R_BOOT_LOCK             FLASH_SEC1R_BOOT_LOCK_Msk</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span> </div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span> </div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span><span class="comment">/*                Filter Mathematical ACcelerator unit (FMAC)                 */</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span><span class="comment">/*****************  Bit definition for FMAC_X1BUFCFG register  ****************/</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span><span class="preprocessor">#define FMAC_X1BUFCFG_X1_BASE_Pos     (0U)</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2085d652e2582feabc01037c779da409"> 4868</a></span><span class="preprocessor">#define FMAC_X1BUFCFG_X1_BASE_Msk     (0xFFUL &lt;&lt; FMAC_X1BUFCFG_X1_BASE_Pos)    </span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8dc152282daaf76930fa69f484c35a"> 4869</a></span><span class="preprocessor">#define FMAC_X1BUFCFG_X1_BASE         FMAC_X1BUFCFG_X1_BASE_Msk                </span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span><span class="preprocessor">#define FMAC_X1BUFCFG_X1_BUF_SIZE_Pos (8U)</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1849da1cf3142d01de45cd0d302555ec"> 4871</a></span><span class="preprocessor">#define FMAC_X1BUFCFG_X1_BUF_SIZE_Msk (0xFFUL &lt;&lt; FMAC_X1BUFCFG_X1_BUF_SIZE_Pos)</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc36f66148718e01139d183b8103ff69"> 4872</a></span><span class="preprocessor">#define FMAC_X1BUFCFG_X1_BUF_SIZE     FMAC_X1BUFCFG_X1_BUF_SIZE_Msk            </span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span><span class="preprocessor">#define FMAC_X1BUFCFG_FULL_WM_Pos     (24U)</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef98a9e9bbaf14979482e56db8a8f1d"> 4874</a></span><span class="preprocessor">#define FMAC_X1BUFCFG_FULL_WM_Msk     (0x3UL  &lt;&lt; FMAC_X1BUFCFG_FULL_WM_Pos)    </span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59c62a2672097687f1f21c2cb25dcb02"> 4875</a></span><span class="preprocessor">#define FMAC_X1BUFCFG_FULL_WM         FMAC_X1BUFCFG_FULL_WM_Msk                </span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><span class="comment">/*****************  Bit definition for FMAC_X2BUFCFG register  ****************/</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span><span class="preprocessor">#define FMAC_X2BUFCFG_X2_BASE_Pos     (0U)</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c68aa46cdafd7b4554adc1d6614963"> 4878</a></span><span class="preprocessor">#define FMAC_X2BUFCFG_X2_BASE_Msk     (0xFFUL &lt;&lt; FMAC_X2BUFCFG_X2_BASE_Pos)    </span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1d58aea47539028e3de0346fdc426f"> 4879</a></span><span class="preprocessor">#define FMAC_X2BUFCFG_X2_BASE         FMAC_X2BUFCFG_X2_BASE_Msk                </span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span><span class="preprocessor">#define FMAC_X2BUFCFG_X2_BUF_SIZE_Pos (8U)</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae964c39c00ee0cdfb27226302403f759"> 4881</a></span><span class="preprocessor">#define FMAC_X2BUFCFG_X2_BUF_SIZE_Msk (0xFFUL &lt;&lt; FMAC_X2BUFCFG_X2_BUF_SIZE_Pos)</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f21fe04e9d8f74a50be4d70a7b6385"> 4882</a></span><span class="preprocessor">#define FMAC_X2BUFCFG_X2_BUF_SIZE     FMAC_X2BUFCFG_X2_BUF_SIZE_Msk            </span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span><span class="comment">/*****************  Bit definition for FMAC_YBUFCFG register  *****************/</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span><span class="preprocessor">#define FMAC_YBUFCFG_Y_BASE_Pos       (0U)</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1455d26e0e0a744c94cf134e90d15600"> 4885</a></span><span class="preprocessor">#define FMAC_YBUFCFG_Y_BASE_Msk       (0xFFUL &lt;&lt; FMAC_YBUFCFG_Y_BASE_Pos)      </span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d4d2ec7dbbd7832fc51da68894a17ff"> 4886</a></span><span class="preprocessor">#define FMAC_YBUFCFG_Y_BASE           FMAC_YBUFCFG_Y_BASE_Msk                  </span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span><span class="preprocessor">#define FMAC_YBUFCFG_Y_BUF_SIZE_Pos   (8U)</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1519abc60ba09c8c25682964c25632c"> 4888</a></span><span class="preprocessor">#define FMAC_YBUFCFG_Y_BUF_SIZE_Msk   (0xFFUL &lt;&lt; FMAC_YBUFCFG_Y_BUF_SIZE_Pos)  </span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe5cf0840c903916b30b5fca3a1ccadb"> 4889</a></span><span class="preprocessor">#define FMAC_YBUFCFG_Y_BUF_SIZE       FMAC_YBUFCFG_Y_BUF_SIZE_Msk              </span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span><span class="preprocessor">#define FMAC_YBUFCFG_EMPTY_WM_Pos     (24U)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4204d65bfd679984f0dc3f196874e674"> 4891</a></span><span class="preprocessor">#define FMAC_YBUFCFG_EMPTY_WM_Msk     (0x3UL  &lt;&lt; FMAC_YBUFCFG_EMPTY_WM_Pos)    </span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7076d3db36ea9d1f276a2310e1d0b28"> 4892</a></span><span class="preprocessor">#define FMAC_YBUFCFG_EMPTY_WM         FMAC_YBUFCFG_EMPTY_WM_Msk                </span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span><span class="comment">/******************  Bit definition for FMAC_PARAM register  ******************/</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span><span class="preprocessor">#define FMAC_PARAM_P_Pos              (0U)</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga281da3f03bdc314462ebcc6a6bef27c3"> 4895</a></span><span class="preprocessor">#define FMAC_PARAM_P_Msk              (0xFFUL &lt;&lt; FMAC_PARAM_P_Pos)             </span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fd0c70c43ae266c231abac826d9c6bb"> 4896</a></span><span class="preprocessor">#define FMAC_PARAM_P                  FMAC_PARAM_P_Msk                         </span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span><span class="preprocessor">#define FMAC_PARAM_Q_Pos              (8U)</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0a9f9a31187140e332ce67b1153234"> 4898</a></span><span class="preprocessor">#define FMAC_PARAM_Q_Msk              (0xFFUL &lt;&lt; FMAC_PARAM_Q_Pos)             </span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8998553ef7b7306c26a9aef0fc1cf28f"> 4899</a></span><span class="preprocessor">#define FMAC_PARAM_Q                  FMAC_PARAM_Q_Msk                         </span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span><span class="preprocessor">#define FMAC_PARAM_R_Pos              (16U)</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eba7f0b7014cb7e5a3c0cc15e9bb251"> 4901</a></span><span class="preprocessor">#define FMAC_PARAM_R_Msk              (0xFFUL &lt;&lt; FMAC_PARAM_R_Pos)             </span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacf62c1029d8f3e616f2b934e443c7e"> 4902</a></span><span class="preprocessor">#define FMAC_PARAM_R                  FMAC_PARAM_R_Msk                         </span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span><span class="preprocessor">#define FMAC_PARAM_FUNC_Pos           (24U)</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac89ecc1c3cf99e4db9ad19f6ba679e77"> 4904</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC_Msk           (0x7FUL &lt;&lt; FMAC_PARAM_FUNC_Pos)          </span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44295f6d66ec4d0f4977a76b204dbd3"> 4905</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC               FMAC_PARAM_FUNC_Msk                      </span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1501c36dcf7dffd1365256b510d20c"> 4906</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC_0             (0x1UL  &lt;&lt; FMAC_PARAM_FUNC_Pos)          </span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefe26a6b111071d404122a7af4adf0a"> 4907</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC_1             (0x2UL  &lt;&lt; FMAC_PARAM_FUNC_Pos)          </span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bfe3db86c05c222ff74a372e228861"> 4908</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC_2             (0x4UL  &lt;&lt; FMAC_PARAM_FUNC_Pos)          </span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881f37fdec292ef96ea5a776dce70748"> 4909</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC_3             (0x8UL  &lt;&lt; FMAC_PARAM_FUNC_Pos)          </span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e1eca403f1a7c2f089d9ee275cf960b"> 4910</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC_4             (0x10UL &lt;&lt; FMAC_PARAM_FUNC_Pos)          </span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4be358b05413356eb956ff587198e73"> 4911</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC_5             (0x20UL &lt;&lt; FMAC_PARAM_FUNC_Pos)          </span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82aa13552f327893589ccd91246038f8"> 4912</a></span><span class="preprocessor">#define FMAC_PARAM_FUNC_6             (0x40UL &lt;&lt; FMAC_PARAM_FUNC_Pos)          </span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span><span class="preprocessor">#define FMAC_PARAM_START_Pos          (31U)</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf20109783a4ab0a9a3b5cce747f48e6"> 4914</a></span><span class="preprocessor">#define FMAC_PARAM_START_Msk          (0x1UL  &lt;&lt; FMAC_PARAM_START_Pos)         </span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42524034246e591cd03fff639f22938"> 4915</a></span><span class="preprocessor">#define FMAC_PARAM_START              FMAC_PARAM_START_Msk                     </span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span><span class="comment">/********************  Bit definition for FMAC_CR register  *******************/</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span><span class="preprocessor">#define FMAC_CR_RIEN_Pos              (0U)</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543a1069ff9d8fcf1320a6573bb5d699"> 4918</a></span><span class="preprocessor">#define FMAC_CR_RIEN_Msk              (0x1UL  &lt;&lt; FMAC_CR_RIEN_Pos)             </span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc5d14850ddae8d50c104eb646973c"> 4919</a></span><span class="preprocessor">#define FMAC_CR_RIEN                  FMAC_CR_RIEN_Msk                         </span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span><span class="preprocessor">#define FMAC_CR_WIEN_Pos              (1U)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9bdbed30f738fdf80eb6cf5a222b01"> 4921</a></span><span class="preprocessor">#define FMAC_CR_WIEN_Msk              (0x1UL  &lt;&lt; FMAC_CR_WIEN_Pos)             </span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7663cc7fba9c26bb8e45c0ac5392aca"> 4922</a></span><span class="preprocessor">#define FMAC_CR_WIEN                  FMAC_CR_WIEN_Msk                         </span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span><span class="preprocessor">#define FMAC_CR_OVFLIEN_Pos           (2U)</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172c5ec29ff946f9c2dd720bd68a2ee5"> 4924</a></span><span class="preprocessor">#define FMAC_CR_OVFLIEN_Msk           (0x1UL  &lt;&lt; FMAC_CR_OVFLIEN_Pos)          </span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42117b9ae684f727b9fb7bb14c515c3e"> 4925</a></span><span class="preprocessor">#define FMAC_CR_OVFLIEN               FMAC_CR_OVFLIEN_Msk                      </span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span><span class="preprocessor">#define FMAC_CR_UNFLIEN_Pos           (3U)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42dd9abf9e7fe6560047d5b62a6ddc8f"> 4927</a></span><span class="preprocessor">#define FMAC_CR_UNFLIEN_Msk           (0x1UL  &lt;&lt; FMAC_CR_UNFLIEN_Pos)          </span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551f0e5bdbe3c515e77c9f974eb4cf07"> 4928</a></span><span class="preprocessor">#define FMAC_CR_UNFLIEN               FMAC_CR_UNFLIEN_Msk                      </span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><span class="preprocessor">#define FMAC_CR_SATIEN_Pos            (4U)</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f43c84b515293fe455209070d57132"> 4930</a></span><span class="preprocessor">#define FMAC_CR_SATIEN_Msk            (0x1UL  &lt;&lt; FMAC_CR_SATIEN_Pos)           </span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1caabf0bc28375fa8cda0206730a5ab"> 4931</a></span><span class="preprocessor">#define FMAC_CR_SATIEN                FMAC_CR_SATIEN_Msk                       </span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span><span class="preprocessor">#define FMAC_CR_DMAREN_Pos            (8U)</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26d0cc526d3831a831b62d1cd98492ec"> 4933</a></span><span class="preprocessor">#define FMAC_CR_DMAREN_Msk            (0x1UL  &lt;&lt; FMAC_CR_DMAREN_Pos)           </span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ec59cad3e0e7e68ff2933687d5da40b"> 4934</a></span><span class="preprocessor">#define FMAC_CR_DMAREN                FMAC_CR_DMAREN_Msk                       </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span><span class="preprocessor">#define FMAC_CR_DMAWEN_Pos            (9U)</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59dd68f43094e5c58f496fae8808005a"> 4936</a></span><span class="preprocessor">#define FMAC_CR_DMAWEN_Msk            (0x1UL  &lt;&lt; FMAC_CR_DMAWEN_Pos)           </span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfeb794a98295720ebb8bcca39389bf3"> 4937</a></span><span class="preprocessor">#define FMAC_CR_DMAWEN                FMAC_CR_DMAWEN_Msk                       </span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span><span class="preprocessor">#define FMAC_CR_CLIPEN_Pos            (15U)</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5a70f053642f1733467b62ff9bbd2e"> 4939</a></span><span class="preprocessor">#define FMAC_CR_CLIPEN_Msk            (0x1UL  &lt;&lt; FMAC_CR_CLIPEN_Pos)           </span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfaa03f4d43aa0aef3f367c63dda3a1f"> 4940</a></span><span class="preprocessor">#define FMAC_CR_CLIPEN                FMAC_CR_CLIPEN_Msk                       </span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span><span class="preprocessor">#define FMAC_CR_RESET_Pos             (16U)</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89215de45ec558a07ef2c1ef034cded6"> 4942</a></span><span class="preprocessor">#define FMAC_CR_RESET_Msk             (0x1UL  &lt;&lt; FMAC_CR_RESET_Pos)            </span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga540dcaf91034ef2058386472bad214f9"> 4943</a></span><span class="preprocessor">#define FMAC_CR_RESET                 FMAC_CR_RESET_Msk                        </span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="comment">/*******************  Bit definition for FMAC_SR register  ********************/</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span><span class="preprocessor">#define FMAC_SR_YEMPTY_Pos            (0U)</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42dae9e57f1b89be126ebdb4e90545c2"> 4946</a></span><span class="preprocessor">#define FMAC_SR_YEMPTY_Msk            (0x1UL  &lt;&lt; FMAC_SR_YEMPTY_Pos)           </span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b02308579e0bd88826a1248611fdfb"> 4947</a></span><span class="preprocessor">#define FMAC_SR_YEMPTY                FMAC_SR_YEMPTY_Msk                       </span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span><span class="preprocessor">#define FMAC_SR_X1FULL_Pos            (1U)</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa604381fc836e6837d75859122ff5ebb"> 4949</a></span><span class="preprocessor">#define FMAC_SR_X1FULL_Msk            (0x1UL  &lt;&lt; FMAC_SR_X1FULL_Pos)           </span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaac2f0608ef4a2567eadfa9efff9766b"> 4950</a></span><span class="preprocessor">#define FMAC_SR_X1FULL                FMAC_SR_X1FULL_Msk                       </span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="preprocessor">#define FMAC_SR_OVFL_Pos              (8U)</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbb7e172a598c8fcbe1b74368f5b853"> 4952</a></span><span class="preprocessor">#define FMAC_SR_OVFL_Msk              (0x1UL  &lt;&lt; FMAC_SR_OVFL_Pos)             </span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac498b6e64b675e1953b0695a1103b4a6"> 4953</a></span><span class="preprocessor">#define FMAC_SR_OVFL                  FMAC_SR_OVFL_Msk                         </span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span><span class="preprocessor">#define FMAC_SR_UNFL_Pos              (9U)</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7e8a94a2e57d9a9434cde7c68dcce0"> 4955</a></span><span class="preprocessor">#define FMAC_SR_UNFL_Msk              (0x1UL  &lt;&lt; FMAC_SR_UNFL_Pos)             </span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334319c8cab5edc61416a404a62855da"> 4956</a></span><span class="preprocessor">#define FMAC_SR_UNFL                  FMAC_SR_UNFL_Msk                         </span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span><span class="preprocessor">#define FMAC_SR_SAT_Pos               (10U)</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14aa79cdcc89ea03d2d67621b4e61324"> 4958</a></span><span class="preprocessor">#define FMAC_SR_SAT_Msk               (0x1UL  &lt;&lt; FMAC_SR_SAT_Pos)              </span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4390ef291121e4773cb438f0b2a03514"> 4959</a></span><span class="preprocessor">#define FMAC_SR_SAT                   FMAC_SR_SAT_Msk                          </span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><span class="comment">/******************  Bit definition for FMAC_WDATA register  ******************/</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span><span class="preprocessor">#define FMAC_WDATA_WDATA_Pos          (0U)</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed330a9a896a790952a27943b6925d94"> 4962</a></span><span class="preprocessor">#define FMAC_WDATA_WDATA_Msk          (0xFFFFUL &lt;&lt; FMAC_WDATA_WDATA_Pos)       </span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a18cd9da0eb76a09088da68e743ec7b"> 4963</a></span><span class="preprocessor">#define FMAC_WDATA_WDATA              FMAC_WDATA_WDATA_Msk                     </span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span><span class="comment">/******************  Bit definition for FMACX_RDATA register  *****************/</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"> 4965</span><span class="preprocessor">#define FMAC_RDATA_RDATA_Pos          (0U)</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f19e2bcea76e24ae18bea7f94e313ac"> 4966</a></span><span class="preprocessor">#define FMAC_RDATA_RDATA_Msk          (0xFFFFUL &lt;&lt; FMAC_RDATA_RDATA_Pos)       </span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6430782d0af9045fb25bb0a5bd603aaf"> 4967</a></span><span class="preprocessor">#define FMAC_RDATA_RDATA              FMAC_RDATA_RDATA_Msk                     </span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span><span class="comment">/*                       General Purpose IOs (GPIO)                           */</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span><span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span><span class="preprocessor">#define GPIO_MODER_MODE0_Pos           (0U)</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953"> 4977</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span><span class="preprocessor">#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16"> 4979</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_0             (0x1UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc"> 4980</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_1             (0x2UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span><span class="preprocessor">#define GPIO_MODER_MODE1_Pos           (2U)</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f"> 4982</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span><span class="preprocessor">#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95"> 4984</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_0             (0x1UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9"> 4985</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_1             (0x2UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span><span class="preprocessor">#define GPIO_MODER_MODE2_Pos           (4U)</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf"> 4987</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span><span class="preprocessor">#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b"> 4989</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_0             (0x1UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e"> 4990</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_1             (0x2UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span><span class="preprocessor">#define GPIO_MODER_MODE3_Pos           (6U)</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94"> 4992</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span><span class="preprocessor">#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d"> 4994</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_0             (0x1UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98"> 4995</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_1             (0x2UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span><span class="preprocessor">#define GPIO_MODER_MODE4_Pos           (8U)</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47"> 4997</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span><span class="preprocessor">#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875"> 4999</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_0             (0x1UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62"> 5000</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_1             (0x2UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span><span class="preprocessor">#define GPIO_MODER_MODE5_Pos           (10U)</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3"> 5002</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span><span class="preprocessor">#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9"> 5004</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_0             (0x1UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55"> 5005</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_1             (0x2UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span><span class="preprocessor">#define GPIO_MODER_MODE6_Pos           (12U)</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b"> 5007</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="preprocessor">#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678"> 5009</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_0             (0x1UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f"> 5010</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_1             (0x2UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span><span class="preprocessor">#define GPIO_MODER_MODE7_Pos           (14U)</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee"> 5012</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span><span class="preprocessor">#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178"> 5014</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_0             (0x1UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee"> 5015</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_1             (0x2UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span><span class="preprocessor">#define GPIO_MODER_MODE8_Pos           (16U)</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5"> 5017</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span><span class="preprocessor">#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b"> 5019</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_0             (0x1UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd"> 5020</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_1             (0x2UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span><span class="preprocessor">#define GPIO_MODER_MODE9_Pos           (18U)</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74"> 5022</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span><span class="preprocessor">#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91"> 5024</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_0             (0x1UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb"> 5025</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_1             (0x2UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span><span class="preprocessor">#define GPIO_MODER_MODE10_Pos          (20U)</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4"> 5027</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span><span class="preprocessor">#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47"> 5029</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_0            (0x1UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1"> 5030</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_1            (0x2UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span><span class="preprocessor">#define GPIO_MODER_MODE11_Pos          (22U)</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d"> 5032</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"> 5033</span><span class="preprocessor">#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d"> 5034</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_0            (0x1UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4"> 5035</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_1            (0x2UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="preprocessor">#define GPIO_MODER_MODE12_Pos          (24U)</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008"> 5037</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span><span class="preprocessor">#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6"> 5039</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_0            (0x1UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe"> 5040</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_1            (0x2UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span><span class="preprocessor">#define GPIO_MODER_MODE13_Pos          (26U)</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217"> 5042</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span><span class="preprocessor">#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f"> 5044</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_0            (0x1UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136"> 5045</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_1            (0x2UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><span class="preprocessor">#define GPIO_MODER_MODE14_Pos          (28U)</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25"> 5047</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="preprocessor">#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b"> 5049</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_0            (0x1UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730"> 5050</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_1            (0x2UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span><span class="preprocessor">#define GPIO_MODER_MODE15_Pos          (30U)</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b"> 5052</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span><span class="preprocessor">#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332"> 5054</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_0            (0x1UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4"> 5055</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_1            (0x2UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span><span class="preprocessor">#define GPIO_MODER_MODER0                   GPIO_MODER_MODE0</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span><span class="preprocessor">#define GPIO_MODER_MODER0_0                 GPIO_MODER_MODE0_0</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="preprocessor">#define GPIO_MODER_MODER0_1                 GPIO_MODER_MODE0_1</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="preprocessor">#define GPIO_MODER_MODER1                   GPIO_MODER_MODE1</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="preprocessor">#define GPIO_MODER_MODER1_0                 GPIO_MODER_MODE1_0</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span><span class="preprocessor">#define GPIO_MODER_MODER1_1                 GPIO_MODER_MODE1_1</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span><span class="preprocessor">#define GPIO_MODER_MODER2                   GPIO_MODER_MODE2</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span><span class="preprocessor">#define GPIO_MODER_MODER2_0                 GPIO_MODER_MODE2_0</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span><span class="preprocessor">#define GPIO_MODER_MODER2_1                 GPIO_MODER_MODE2_1</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span><span class="preprocessor">#define GPIO_MODER_MODER3                   GPIO_MODER_MODE3</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span><span class="preprocessor">#define GPIO_MODER_MODER3_0                 GPIO_MODER_MODE3_0</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span><span class="preprocessor">#define GPIO_MODER_MODER3_1                 GPIO_MODER_MODE3_1</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span><span class="preprocessor">#define GPIO_MODER_MODER4                   GPIO_MODER_MODE4</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span><span class="preprocessor">#define GPIO_MODER_MODER4_0                 GPIO_MODER_MODE4_0</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span><span class="preprocessor">#define GPIO_MODER_MODER4_1                 GPIO_MODER_MODE4_1</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span><span class="preprocessor">#define GPIO_MODER_MODER5                   GPIO_MODER_MODE5</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span><span class="preprocessor">#define GPIO_MODER_MODER5_0                 GPIO_MODER_MODE5_0</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span><span class="preprocessor">#define GPIO_MODER_MODER5_1                 GPIO_MODER_MODE5_1</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><span class="preprocessor">#define GPIO_MODER_MODER6                   GPIO_MODER_MODE6</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span><span class="preprocessor">#define GPIO_MODER_MODER6_0                 GPIO_MODER_MODE6_0</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span><span class="preprocessor">#define GPIO_MODER_MODER6_1                 GPIO_MODER_MODE6_1</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="preprocessor">#define GPIO_MODER_MODER7                   GPIO_MODER_MODE7</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><span class="preprocessor">#define GPIO_MODER_MODER7_0                 GPIO_MODER_MODE7_0</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span><span class="preprocessor">#define GPIO_MODER_MODER7_1                 GPIO_MODER_MODE7_1</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span><span class="preprocessor">#define GPIO_MODER_MODER8                   GPIO_MODER_MODE8</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span><span class="preprocessor">#define GPIO_MODER_MODER8_0                 GPIO_MODER_MODE8_0</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span><span class="preprocessor">#define GPIO_MODER_MODER8_1                 GPIO_MODER_MODE8_1</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span><span class="preprocessor">#define GPIO_MODER_MODER9                   GPIO_MODER_MODE9</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span><span class="preprocessor">#define GPIO_MODER_MODER9_0                 GPIO_MODER_MODE9_0</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span><span class="preprocessor">#define GPIO_MODER_MODER9_1                 GPIO_MODER_MODE9_1</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span><span class="preprocessor">#define GPIO_MODER_MODER10                  GPIO_MODER_MODE10</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span><span class="preprocessor">#define GPIO_MODER_MODER10_0                GPIO_MODER_MODE10_0</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span><span class="preprocessor">#define GPIO_MODER_MODER10_1                GPIO_MODER_MODE10_1</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span><span class="preprocessor">#define GPIO_MODER_MODER11                  GPIO_MODER_MODE11</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span><span class="preprocessor">#define GPIO_MODER_MODER11_0                GPIO_MODER_MODE11_0</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span><span class="preprocessor">#define GPIO_MODER_MODER11_1                GPIO_MODER_MODE11_1</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span><span class="preprocessor">#define GPIO_MODER_MODER12                  GPIO_MODER_MODE12</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span><span class="preprocessor">#define GPIO_MODER_MODER12_0                GPIO_MODER_MODE12_0</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span><span class="preprocessor">#define GPIO_MODER_MODER12_1                GPIO_MODER_MODE12_1</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span><span class="preprocessor">#define GPIO_MODER_MODER13                  GPIO_MODER_MODE13</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span><span class="preprocessor">#define GPIO_MODER_MODER13_0                GPIO_MODER_MODE13_0</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span><span class="preprocessor">#define GPIO_MODER_MODER13_1                GPIO_MODER_MODE13_1</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span><span class="preprocessor">#define GPIO_MODER_MODER14                  GPIO_MODER_MODE14</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span><span class="preprocessor">#define GPIO_MODER_MODER14_0                GPIO_MODER_MODE14_0</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="preprocessor">#define GPIO_MODER_MODER14_1                GPIO_MODER_MODE14_1</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span><span class="preprocessor">#define GPIO_MODER_MODER15                  GPIO_MODER_MODE15</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span><span class="preprocessor">#define GPIO_MODER_MODER15_0                GPIO_MODER_MODE15_0</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="preprocessor">#define GPIO_MODER_MODER15_1                GPIO_MODER_MODE15_1</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span> </div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span><span class="preprocessor">#define GPIO_OTYPER_OT0_Pos            (0U)</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162"> 5109</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT0_Pos)          </span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span><span class="preprocessor">#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span><span class="preprocessor">#define GPIO_OTYPER_OT1_Pos            (1U)</span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e"> 5112</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT1_Pos)          </span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span><span class="preprocessor">#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span><span class="preprocessor">#define GPIO_OTYPER_OT2_Pos            (2U)</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd"> 5115</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT2_Pos)          </span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span><span class="preprocessor">#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span><span class="preprocessor">#define GPIO_OTYPER_OT3_Pos            (3U)</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9"> 5118</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT3_Pos)          </span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span><span class="preprocessor">#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span><span class="preprocessor">#define GPIO_OTYPER_OT4_Pos            (4U)</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f"> 5121</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT4_Pos)          </span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span><span class="preprocessor">#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span><span class="preprocessor">#define GPIO_OTYPER_OT5_Pos            (5U)</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc"> 5124</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT5_Pos)          </span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span><span class="preprocessor">#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span><span class="preprocessor">#define GPIO_OTYPER_OT6_Pos            (6U)</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340"> 5127</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT6_Pos)          </span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="preprocessor">#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span><span class="preprocessor">#define GPIO_OTYPER_OT7_Pos            (7U)</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7"> 5130</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT7_Pos)          </span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span><span class="preprocessor">#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span><span class="preprocessor">#define GPIO_OTYPER_OT8_Pos            (8U)</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd"> 5133</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT8_Pos)          </span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span><span class="preprocessor">#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span><span class="preprocessor">#define GPIO_OTYPER_OT9_Pos            (9U)</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520"> 5136</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT9_Pos)          </span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span><span class="preprocessor">#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="preprocessor">#define GPIO_OTYPER_OT10_Pos           (10U)</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6"> 5139</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT10_Pos)         </span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span><span class="preprocessor">#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span><span class="preprocessor">#define GPIO_OTYPER_OT11_Pos           (11U)</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269"> 5142</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT11_Pos)         </span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span><span class="preprocessor">#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span><span class="preprocessor">#define GPIO_OTYPER_OT12_Pos           (12U)</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6"> 5145</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT12_Pos)         </span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span><span class="preprocessor">#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span><span class="preprocessor">#define GPIO_OTYPER_OT13_Pos           (13U)</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9"> 5148</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT13_Pos)         </span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><span class="preprocessor">#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="preprocessor">#define GPIO_OTYPER_OT14_Pos           (14U)</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690"> 5151</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT14_Pos)         </span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><span class="preprocessor">#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span><span class="preprocessor">#define GPIO_OTYPER_OT15_Pos           (15U)</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5"> 5154</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT15_Pos)         </span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span><span class="preprocessor">#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span> </div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="preprocessor">#define GPIO_OTYPER_OT_0                    GPIO_OTYPER_OT0</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span><span class="preprocessor">#define GPIO_OTYPER_OT_1                    GPIO_OTYPER_OT1</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span><span class="preprocessor">#define GPIO_OTYPER_OT_2                    GPIO_OTYPER_OT2</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span><span class="preprocessor">#define GPIO_OTYPER_OT_3                    GPIO_OTYPER_OT3</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span><span class="preprocessor">#define GPIO_OTYPER_OT_4                    GPIO_OTYPER_OT4</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span><span class="preprocessor">#define GPIO_OTYPER_OT_5                    GPIO_OTYPER_OT5</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span><span class="preprocessor">#define GPIO_OTYPER_OT_6                    GPIO_OTYPER_OT6</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span><span class="preprocessor">#define GPIO_OTYPER_OT_7                    GPIO_OTYPER_OT7</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span><span class="preprocessor">#define GPIO_OTYPER_OT_8                    GPIO_OTYPER_OT8</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="preprocessor">#define GPIO_OTYPER_OT_9                    GPIO_OTYPER_OT9</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span><span class="preprocessor">#define GPIO_OTYPER_OT_10                   GPIO_OTYPER_OT10</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span><span class="preprocessor">#define GPIO_OTYPER_OT_11                   GPIO_OTYPER_OT11</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="preprocessor">#define GPIO_OTYPER_OT_12                   GPIO_OTYPER_OT12</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span><span class="preprocessor">#define GPIO_OTYPER_OT_13                   GPIO_OTYPER_OT13</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="preprocessor">#define GPIO_OTYPER_OT_14                   GPIO_OTYPER_OT14</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span><span class="preprocessor">#define GPIO_OTYPER_OT_15                   GPIO_OTYPER_OT15</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span> </div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b"> 5177</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7"> 5179</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c"> 5180</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e"> 5182</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c"> 5184</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d"> 5185</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934"> 5187</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b"> 5189</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141"> 5190</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022"> 5192</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15"> 5194</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e"> 5195</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e"> 5197</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729"> 5199</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e"> 5200</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76"> 5202</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8"> 5204</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900"> 5205</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc"> 5207</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5"> 5209</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe"> 5210</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba"> 5212</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3"> 5214</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82"> 5215</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361"> 5217</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"> 5218</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f"> 5219</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74"> 5220</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da"> 5222</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75"> 5224</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e"> 5225</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae"> 5227</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db"> 5229</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481"> 5230</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f"> 5232</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0"> 5234</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c"> 5235</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa"> 5237</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b"> 5239</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427"> 5240</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9"> 5242</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d"> 5244</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a"> 5245</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b"> 5247</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932"> 5249</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2"> 5250</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6"> 5252</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2"> 5254</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9"> 5255</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0              GPIO_OSPEEDR_OSPEED0</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0            GPIO_OSPEEDR_OSPEED0_0</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1            GPIO_OSPEEDR_OSPEED0_1</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1              GPIO_OSPEEDR_OSPEED1</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0            GPIO_OSPEEDR_OSPEED1_0</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1            GPIO_OSPEEDR_OSPEED1_1</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2              GPIO_OSPEEDR_OSPEED2</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0            GPIO_OSPEEDR_OSPEED2_0</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1            GPIO_OSPEEDR_OSPEED2_1</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3              GPIO_OSPEEDR_OSPEED3</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0            GPIO_OSPEEDR_OSPEED3_0</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1            GPIO_OSPEEDR_OSPEED3_1</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4              GPIO_OSPEEDR_OSPEED4</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0            GPIO_OSPEEDR_OSPEED4_0</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1            GPIO_OSPEEDR_OSPEED4_1</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5              GPIO_OSPEEDR_OSPEED5</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0            GPIO_OSPEEDR_OSPEED5_0</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1            GPIO_OSPEEDR_OSPEED5_1</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6              GPIO_OSPEEDR_OSPEED6</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0            GPIO_OSPEEDR_OSPEED6_0</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1            GPIO_OSPEEDR_OSPEED6_1</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7              GPIO_OSPEEDR_OSPEED7</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0            GPIO_OSPEEDR_OSPEED7_0</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1            GPIO_OSPEEDR_OSPEED7_1</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8              GPIO_OSPEEDR_OSPEED8</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0            GPIO_OSPEEDR_OSPEED8_0</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1            GPIO_OSPEEDR_OSPEED8_1</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9              GPIO_OSPEEDR_OSPEED9</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0            GPIO_OSPEEDR_OSPEED9_0</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1            GPIO_OSPEEDR_OSPEED9_1</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10             GPIO_OSPEEDR_OSPEED10</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0           GPIO_OSPEEDR_OSPEED10_0</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1           GPIO_OSPEEDR_OSPEED10_1</span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11             GPIO_OSPEEDR_OSPEED11</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0           GPIO_OSPEEDR_OSPEED11_0</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1           GPIO_OSPEEDR_OSPEED11_1</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12             GPIO_OSPEEDR_OSPEED12</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0           GPIO_OSPEEDR_OSPEED12_0</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1           GPIO_OSPEEDR_OSPEED12_1</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13             GPIO_OSPEEDR_OSPEED13</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0           GPIO_OSPEEDR_OSPEED13_0</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1           GPIO_OSPEEDR_OSPEED13_1</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14             GPIO_OSPEEDR_OSPEED14</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0           GPIO_OSPEEDR_OSPEED14_0</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1           GPIO_OSPEEDR_OSPEED14_1</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15             GPIO_OSPEEDR_OSPEED15</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0           GPIO_OSPEEDR_OSPEED15_0</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1           GPIO_OSPEEDR_OSPEED15_1</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span> </div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span><span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos           (0U)</span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20"> 5309</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="preprocessor">#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 5311</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 5312</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos           (2U)</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 5314</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><span class="preprocessor">#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 5316</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8"> 5317</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos           (4U)</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 5319</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span><span class="preprocessor">#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef"> 5321</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 5322</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos           (6U)</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 5324</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span><span class="preprocessor">#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk</span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449"> 5326</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a"> 5327</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos           (8U)</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 5329</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span><span class="preprocessor">#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c"> 5331</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 5332</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos           (10U)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222"> 5334</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span><span class="preprocessor">#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk</span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058"> 5336</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 5337</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos           (12U)</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072"> 5339</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span><span class="preprocessor">#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 5341</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 5342</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos           (14U)</span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad"> 5344</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"> 5345</span><span class="preprocessor">#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 5346</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 5347</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos           (16U)</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 5349</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span><span class="preprocessor">#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk</span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49"> 5351</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 5352</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos           (18U)</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 5354</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="preprocessor">#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 5356</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 5357</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos          (20U)</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 5359</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span><span class="preprocessor">#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk</span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 5361</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 5362</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"> 5363</span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos          (22U)</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 5364</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span><span class="preprocessor">#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b"> 5366</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 5367</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos          (24U)</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 5369</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span><span class="preprocessor">#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk</span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74"> 5371</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 5372</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos          (26U)</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 5374</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span><span class="preprocessor">#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk</span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8"> 5376</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 5377</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos          (28U)</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 5379</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span><span class="preprocessor">#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 5381</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 5382</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos          (30U)</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 5384</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span><span class="preprocessor">#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 5386</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 5387</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0                   GPIO_PUPDR_PUPD0</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                 GPIO_PUPDR_PUPD0_0</span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                 GPIO_PUPDR_PUPD0_1</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1                   GPIO_PUPDR_PUPD1</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                 GPIO_PUPDR_PUPD1_0</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                 GPIO_PUPDR_PUPD1_1</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2                   GPIO_PUPDR_PUPD2</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                 GPIO_PUPDR_PUPD2_0</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                 GPIO_PUPDR_PUPD2_1</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3                   GPIO_PUPDR_PUPD3</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                 GPIO_PUPDR_PUPD3_0</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                 GPIO_PUPDR_PUPD3_1</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4                   GPIO_PUPDR_PUPD4</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                 GPIO_PUPDR_PUPD4_0</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                 GPIO_PUPDR_PUPD4_1</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5                   GPIO_PUPDR_PUPD5</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                 GPIO_PUPDR_PUPD5_0</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                 GPIO_PUPDR_PUPD5_1</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"> 5408</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6                   GPIO_PUPDR_PUPD6</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"> 5409</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                 GPIO_PUPDR_PUPD6_0</span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                 GPIO_PUPDR_PUPD6_1</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7                   GPIO_PUPDR_PUPD7</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"> 5412</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                 GPIO_PUPDR_PUPD7_0</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                 GPIO_PUPDR_PUPD7_1</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8                   GPIO_PUPDR_PUPD8</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                 GPIO_PUPDR_PUPD8_0</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                 GPIO_PUPDR_PUPD8_1</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9                   GPIO_PUPDR_PUPD9</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                 GPIO_PUPDR_PUPD9_0</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                 GPIO_PUPDR_PUPD9_1</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10                  GPIO_PUPDR_PUPD10</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                GPIO_PUPDR_PUPD10_0</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                GPIO_PUPDR_PUPD10_1</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11                  GPIO_PUPDR_PUPD11</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                GPIO_PUPDR_PUPD11_0</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                GPIO_PUPDR_PUPD11_1</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12                  GPIO_PUPDR_PUPD12</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                GPIO_PUPDR_PUPD12_0</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                GPIO_PUPDR_PUPD12_1</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13                  GPIO_PUPDR_PUPD13</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                GPIO_PUPDR_PUPD13_0</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                GPIO_PUPDR_PUPD13_1</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14                  GPIO_PUPDR_PUPD14</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                GPIO_PUPDR_PUPD14_0</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                GPIO_PUPDR_PUPD14_1</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15                  GPIO_PUPDR_PUPD15</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                GPIO_PUPDR_PUPD15_0</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                GPIO_PUPDR_PUPD15_1</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span> </div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span><span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span><span class="preprocessor">#define GPIO_IDR_ID0_Pos               (0U)</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321"> 5441</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID0_Pos)             </span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="preprocessor">#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span><span class="preprocessor">#define GPIO_IDR_ID1_Pos               (1U)</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba"> 5444</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID1_Pos)             </span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><span class="preprocessor">#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span><span class="preprocessor">#define GPIO_IDR_ID2_Pos               (2U)</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 5447</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID2_Pos)             </span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span><span class="preprocessor">#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span><span class="preprocessor">#define GPIO_IDR_ID3_Pos               (3U)</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 5450</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID3_Pos)             </span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span><span class="preprocessor">#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="preprocessor">#define GPIO_IDR_ID4_Pos               (4U)</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 5453</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID4_Pos)             </span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="preprocessor">#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span><span class="preprocessor">#define GPIO_IDR_ID5_Pos               (5U)</span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148"> 5456</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID5_Pos)             </span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span><span class="preprocessor">#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span><span class="preprocessor">#define GPIO_IDR_ID6_Pos               (6U)</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 5459</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID6_Pos)             </span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span><span class="preprocessor">#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span><span class="preprocessor">#define GPIO_IDR_ID7_Pos               (7U)</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 5462</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID7_Pos)             </span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span><span class="preprocessor">#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk</span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span><span class="preprocessor">#define GPIO_IDR_ID8_Pos               (8U)</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 5465</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID8_Pos)             </span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span><span class="preprocessor">#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span><span class="preprocessor">#define GPIO_IDR_ID9_Pos               (9U)</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315"> 5468</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID9_Pos)             </span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="preprocessor">#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span><span class="preprocessor">#define GPIO_IDR_ID10_Pos              (10U)</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 5471</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID10_Pos)            </span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span><span class="preprocessor">#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span><span class="preprocessor">#define GPIO_IDR_ID11_Pos              (11U)</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758"> 5474</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID11_Pos)            </span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span><span class="preprocessor">#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk</span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span><span class="preprocessor">#define GPIO_IDR_ID12_Pos              (12U)</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 5477</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID12_Pos)            </span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span><span class="preprocessor">#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span><span class="preprocessor">#define GPIO_IDR_ID13_Pos              (13U)</span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e"> 5480</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID13_Pos)            </span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span><span class="preprocessor">#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span><span class="preprocessor">#define GPIO_IDR_ID14_Pos              (14U)</span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 5483</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID14_Pos)            </span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span><span class="preprocessor">#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span><span class="preprocessor">#define GPIO_IDR_ID15_Pos              (15U)</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 5486</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID15_Pos)            </span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span><span class="preprocessor">#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span> </div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span><span class="preprocessor">#define GPIO_IDR_IDR_0                      GPIO_IDR_ID0</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="preprocessor">#define GPIO_IDR_IDR_1                      GPIO_IDR_ID1</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span><span class="preprocessor">#define GPIO_IDR_IDR_2                      GPIO_IDR_ID2</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span><span class="preprocessor">#define GPIO_IDR_IDR_3                      GPIO_IDR_ID3</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span><span class="preprocessor">#define GPIO_IDR_IDR_4                      GPIO_IDR_ID4</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span><span class="preprocessor">#define GPIO_IDR_IDR_5                      GPIO_IDR_ID5</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span><span class="preprocessor">#define GPIO_IDR_IDR_6                      GPIO_IDR_ID6</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span><span class="preprocessor">#define GPIO_IDR_IDR_7                      GPIO_IDR_ID7</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span><span class="preprocessor">#define GPIO_IDR_IDR_8                      GPIO_IDR_ID8</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><span class="preprocessor">#define GPIO_IDR_IDR_9                      GPIO_IDR_ID9</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span><span class="preprocessor">#define GPIO_IDR_IDR_10                     GPIO_IDR_ID10</span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="preprocessor">#define GPIO_IDR_IDR_11                     GPIO_IDR_ID11</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span><span class="preprocessor">#define GPIO_IDR_IDR_12                     GPIO_IDR_ID12</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span><span class="preprocessor">#define GPIO_IDR_IDR_13                     GPIO_IDR_ID13</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span><span class="preprocessor">#define GPIO_IDR_IDR_14                     GPIO_IDR_ID14</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="preprocessor">#define GPIO_IDR_IDR_15                     GPIO_IDR_ID15</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span> </div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span><span class="comment">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span><span class="preprocessor">#define GPIO_OTYPER_IDR_0                   GPIO_IDR_ID0</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span><span class="preprocessor">#define GPIO_OTYPER_IDR_1                   GPIO_IDR_ID1</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span><span class="preprocessor">#define GPIO_OTYPER_IDR_2                   GPIO_IDR_ID2</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span><span class="preprocessor">#define GPIO_OTYPER_IDR_3                   GPIO_IDR_ID3</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span><span class="preprocessor">#define GPIO_OTYPER_IDR_4                   GPIO_IDR_ID4</span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span><span class="preprocessor">#define GPIO_OTYPER_IDR_5                   GPIO_IDR_ID5</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span><span class="preprocessor">#define GPIO_OTYPER_IDR_6                   GPIO_IDR_ID6</span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span><span class="preprocessor">#define GPIO_OTYPER_IDR_7                   GPIO_IDR_ID7</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span><span class="preprocessor">#define GPIO_OTYPER_IDR_8                   GPIO_IDR_ID8</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span><span class="preprocessor">#define GPIO_OTYPER_IDR_9                   GPIO_IDR_ID9</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span><span class="preprocessor">#define GPIO_OTYPER_IDR_10                  GPIO_IDR_ID10</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span><span class="preprocessor">#define GPIO_OTYPER_IDR_11                  GPIO_IDR_ID11</span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span><span class="preprocessor">#define GPIO_OTYPER_IDR_12                  GPIO_IDR_ID12</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span><span class="preprocessor">#define GPIO_OTYPER_IDR_13                  GPIO_IDR_ID13</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span><span class="preprocessor">#define GPIO_OTYPER_IDR_14                  GPIO_IDR_ID14</span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span><span class="preprocessor">#define GPIO_OTYPER_IDR_15                  GPIO_IDR_ID15</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span> </div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span><span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span><span class="preprocessor">#define GPIO_ODR_OD0_Pos               (0U)</span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 5527</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD0_Pos)             </span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="preprocessor">#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span><span class="preprocessor">#define GPIO_ODR_OD1_Pos               (1U)</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767"> 5530</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD1_Pos)             </span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="preprocessor">#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span><span class="preprocessor">#define GPIO_ODR_OD2_Pos               (2U)</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 5533</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD2_Pos)             </span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span><span class="preprocessor">#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span><span class="preprocessor">#define GPIO_ODR_OD3_Pos               (3U)</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c"> 5536</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD3_Pos)             </span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span><span class="preprocessor">#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="preprocessor">#define GPIO_ODR_OD4_Pos               (4U)</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 5539</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD4_Pos)             </span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span><span class="preprocessor">#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span><span class="preprocessor">#define GPIO_ODR_OD5_Pos               (5U)</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 5542</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD5_Pos)             </span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span><span class="preprocessor">#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span><span class="preprocessor">#define GPIO_ODR_OD6_Pos               (6U)</span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622"> 5545</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD6_Pos)             </span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span><span class="preprocessor">#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span><span class="preprocessor">#define GPIO_ODR_OD7_Pos               (7U)</span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25"> 5548</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD7_Pos)             </span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span><span class="preprocessor">#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span><span class="preprocessor">#define GPIO_ODR_OD8_Pos               (8U)</span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 5551</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD8_Pos)             </span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span><span class="preprocessor">#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span><span class="preprocessor">#define GPIO_ODR_OD9_Pos               (9U)</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87"> 5554</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD9_Pos)             </span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span><span class="preprocessor">#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="preprocessor">#define GPIO_ODR_OD10_Pos              (10U)</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae"> 5557</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD10_Pos)            </span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span><span class="preprocessor">#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk</span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span><span class="preprocessor">#define GPIO_ODR_OD11_Pos              (11U)</span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 5560</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD11_Pos)            </span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span><span class="preprocessor">#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span><span class="preprocessor">#define GPIO_ODR_OD12_Pos              (12U)</span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 5563</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD12_Pos)            </span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span><span class="preprocessor">#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span><span class="preprocessor">#define GPIO_ODR_OD13_Pos              (13U)</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 5566</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD13_Pos)            </span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span><span class="preprocessor">#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span><span class="preprocessor">#define GPIO_ODR_OD14_Pos              (14U)</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062"> 5569</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD14_Pos)            </span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span><span class="preprocessor">#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="preprocessor">#define GPIO_ODR_OD15_Pos              (15U)</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 5572</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD15_Pos)            </span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span><span class="preprocessor">#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"> 5574</span> </div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"> 5575</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"> 5576</span><span class="preprocessor">#define GPIO_ODR_ODR_0                      GPIO_ODR_OD0</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"> 5577</span><span class="preprocessor">#define GPIO_ODR_ODR_1                      GPIO_ODR_OD1</span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span><span class="preprocessor">#define GPIO_ODR_ODR_2                      GPIO_ODR_OD2</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span><span class="preprocessor">#define GPIO_ODR_ODR_3                      GPIO_ODR_OD3</span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span><span class="preprocessor">#define GPIO_ODR_ODR_4                      GPIO_ODR_OD4</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span><span class="preprocessor">#define GPIO_ODR_ODR_5                      GPIO_ODR_OD5</span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span><span class="preprocessor">#define GPIO_ODR_ODR_6                      GPIO_ODR_OD6</span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span><span class="preprocessor">#define GPIO_ODR_ODR_7                      GPIO_ODR_OD7</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span><span class="preprocessor">#define GPIO_ODR_ODR_8                      GPIO_ODR_OD8</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span><span class="preprocessor">#define GPIO_ODR_ODR_9                      GPIO_ODR_OD9</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span><span class="preprocessor">#define GPIO_ODR_ODR_10                     GPIO_ODR_OD10</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span><span class="preprocessor">#define GPIO_ODR_ODR_11                     GPIO_ODR_OD11</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span><span class="preprocessor">#define GPIO_ODR_ODR_12                     GPIO_ODR_OD12</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span><span class="preprocessor">#define GPIO_ODR_ODR_13                     GPIO_ODR_OD13</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><span class="preprocessor">#define GPIO_ODR_ODR_14                     GPIO_ODR_OD14</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span><span class="preprocessor">#define GPIO_ODR_ODR_15                     GPIO_ODR_OD15</span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span> </div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span><span class="comment">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span><span class="preprocessor">#define GPIO_OTYPER_ODR_0                   GPIO_ODR_OD0</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span><span class="preprocessor">#define GPIO_OTYPER_ODR_1                   GPIO_ODR_OD1</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span><span class="preprocessor">#define GPIO_OTYPER_ODR_2                   GPIO_ODR_OD2</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span><span class="preprocessor">#define GPIO_OTYPER_ODR_3                   GPIO_ODR_OD3</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span><span class="preprocessor">#define GPIO_OTYPER_ODR_4                   GPIO_ODR_OD4</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span><span class="preprocessor">#define GPIO_OTYPER_ODR_5                   GPIO_ODR_OD5</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"> 5600</span><span class="preprocessor">#define GPIO_OTYPER_ODR_6                   GPIO_ODR_OD6</span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span><span class="preprocessor">#define GPIO_OTYPER_ODR_7                   GPIO_ODR_OD7</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span><span class="preprocessor">#define GPIO_OTYPER_ODR_8                   GPIO_ODR_OD8</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span><span class="preprocessor">#define GPIO_OTYPER_ODR_9                   GPIO_ODR_OD9</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span><span class="preprocessor">#define GPIO_OTYPER_ODR_10                  GPIO_ODR_OD10</span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span><span class="preprocessor">#define GPIO_OTYPER_ODR_11                  GPIO_ODR_OD11</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span><span class="preprocessor">#define GPIO_OTYPER_ODR_12                  GPIO_ODR_OD12</span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span><span class="preprocessor">#define GPIO_OTYPER_ODR_13                  GPIO_ODR_OD13</span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span><span class="preprocessor">#define GPIO_OTYPER_ODR_14                  GPIO_ODR_OD14</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span><span class="preprocessor">#define GPIO_OTYPER_ODR_15                  GPIO_ODR_OD15</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span> </div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span><span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="preprocessor">#define GPIO_BSRR_BS0_Pos              (0U)</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 5613</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)            </span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span><span class="preprocessor">#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk</span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span><span class="preprocessor">#define GPIO_BSRR_BS1_Pos              (1U)</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 5616</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)            </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span><span class="preprocessor">#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="preprocessor">#define GPIO_BSRR_BS2_Pos              (2U)</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 5619</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)            </span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span><span class="preprocessor">#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span><span class="preprocessor">#define GPIO_BSRR_BS3_Pos              (3U)</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 5622</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)            </span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span><span class="preprocessor">#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span><span class="preprocessor">#define GPIO_BSRR_BS4_Pos              (4U)</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 5625</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)            </span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span><span class="preprocessor">#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span><span class="preprocessor">#define GPIO_BSRR_BS5_Pos              (5U)</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 5628</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)            </span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span><span class="preprocessor">#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><span class="preprocessor">#define GPIO_BSRR_BS6_Pos              (6U)</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 5631</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)            </span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span><span class="preprocessor">#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk</span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span><span class="preprocessor">#define GPIO_BSRR_BS7_Pos              (7U)</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 5634</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)            </span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span><span class="preprocessor">#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="preprocessor">#define GPIO_BSRR_BS8_Pos              (8U)</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 5637</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)            </span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span><span class="preprocessor">#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span><span class="preprocessor">#define GPIO_BSRR_BS9_Pos              (9U)</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 5640</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)            </span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"> 5641</span><span class="preprocessor">#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span><span class="preprocessor">#define GPIO_BSRR_BS10_Pos             (10U)</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 5643</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)           </span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span><span class="preprocessor">#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span><span class="preprocessor">#define GPIO_BSRR_BS11_Pos             (11U)</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 5646</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)           </span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="preprocessor">#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span><span class="preprocessor">#define GPIO_BSRR_BS12_Pos             (12U)</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 5649</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)           </span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span><span class="preprocessor">#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span><span class="preprocessor">#define GPIO_BSRR_BS13_Pos             (13U)</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 5652</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)           </span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span><span class="preprocessor">#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span><span class="preprocessor">#define GPIO_BSRR_BS14_Pos             (14U)</span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 5655</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)           </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span><span class="preprocessor">#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span><span class="preprocessor">#define GPIO_BSRR_BS15_Pos             (15U)</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 5658</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)           </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="preprocessor">#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><span class="preprocessor">#define GPIO_BSRR_BR0_Pos              (16U)</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 5661</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)            </span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="preprocessor">#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span><span class="preprocessor">#define GPIO_BSRR_BR1_Pos              (17U)</span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 5664</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)            </span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span><span class="preprocessor">#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span><span class="preprocessor">#define GPIO_BSRR_BR2_Pos              (18U)</span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 5667</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)            </span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span><span class="preprocessor">#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span><span class="preprocessor">#define GPIO_BSRR_BR3_Pos              (19U)</span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 5670</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)            </span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span><span class="preprocessor">#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"> 5672</span><span class="preprocessor">#define GPIO_BSRR_BR4_Pos              (20U)</span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 5673</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)            </span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span><span class="preprocessor">#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span><span class="preprocessor">#define GPIO_BSRR_BR5_Pos              (21U)</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 5676</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)            </span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span><span class="preprocessor">#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><span class="preprocessor">#define GPIO_BSRR_BR6_Pos              (22U)</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 5679</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)            </span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span><span class="preprocessor">#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span><span class="preprocessor">#define GPIO_BSRR_BR7_Pos              (23U)</span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 5682</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)            </span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span><span class="preprocessor">#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span><span class="preprocessor">#define GPIO_BSRR_BR8_Pos              (24U)</span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 5685</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)            </span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span><span class="preprocessor">#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span><span class="preprocessor">#define GPIO_BSRR_BR9_Pos              (25U)</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 5688</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)            </span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span><span class="preprocessor">#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span><span class="preprocessor">#define GPIO_BSRR_BR10_Pos             (26U)</span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 5691</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)           </span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span><span class="preprocessor">#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span><span class="preprocessor">#define GPIO_BSRR_BR11_Pos             (27U)</span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 5694</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)           </span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span><span class="preprocessor">#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span><span class="preprocessor">#define GPIO_BSRR_BR12_Pos             (28U)</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 5697</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)           </span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span><span class="preprocessor">#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><span class="preprocessor">#define GPIO_BSRR_BR13_Pos             (29U)</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 5700</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)           </span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><span class="preprocessor">#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span><span class="preprocessor">#define GPIO_BSRR_BR14_Pos             (30U)</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 5703</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)           </span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"> 5704</span><span class="preprocessor">#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span><span class="preprocessor">#define GPIO_BSRR_BR15_Pos             (31U)</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 5706</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)           </span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span><span class="preprocessor">#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span> </div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span><span class="preprocessor">#define GPIO_BSRR_BS_0                      GPIO_BSRR_BS0</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span><span class="preprocessor">#define GPIO_BSRR_BS_1                      GPIO_BSRR_BS1</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span><span class="preprocessor">#define GPIO_BSRR_BS_2                      GPIO_BSRR_BS2</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"> 5713</span><span class="preprocessor">#define GPIO_BSRR_BS_3                      GPIO_BSRR_BS3</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span><span class="preprocessor">#define GPIO_BSRR_BS_4                      GPIO_BSRR_BS4</span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span><span class="preprocessor">#define GPIO_BSRR_BS_5                      GPIO_BSRR_BS5</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span><span class="preprocessor">#define GPIO_BSRR_BS_6                      GPIO_BSRR_BS6</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span><span class="preprocessor">#define GPIO_BSRR_BS_7                      GPIO_BSRR_BS7</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span><span class="preprocessor">#define GPIO_BSRR_BS_8                      GPIO_BSRR_BS8</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span><span class="preprocessor">#define GPIO_BSRR_BS_9                      GPIO_BSRR_BS9</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span><span class="preprocessor">#define GPIO_BSRR_BS_10                     GPIO_BSRR_BS10</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span><span class="preprocessor">#define GPIO_BSRR_BS_11                     GPIO_BSRR_BS11</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span><span class="preprocessor">#define GPIO_BSRR_BS_12                     GPIO_BSRR_BS12</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span><span class="preprocessor">#define GPIO_BSRR_BS_13                     GPIO_BSRR_BS13</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span><span class="preprocessor">#define GPIO_BSRR_BS_14                     GPIO_BSRR_BS14</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span><span class="preprocessor">#define GPIO_BSRR_BS_15                     GPIO_BSRR_BS15</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="preprocessor">#define GPIO_BSRR_BR_0                      GPIO_BSRR_BR0</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span><span class="preprocessor">#define GPIO_BSRR_BR_1                      GPIO_BSRR_BR1</span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span><span class="preprocessor">#define GPIO_BSRR_BR_2                      GPIO_BSRR_BR2</span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span><span class="preprocessor">#define GPIO_BSRR_BR_3                      GPIO_BSRR_BR3</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span><span class="preprocessor">#define GPIO_BSRR_BR_4                      GPIO_BSRR_BR4</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span><span class="preprocessor">#define GPIO_BSRR_BR_5                      GPIO_BSRR_BR5</span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span><span class="preprocessor">#define GPIO_BSRR_BR_6                      GPIO_BSRR_BR6</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span><span class="preprocessor">#define GPIO_BSRR_BR_7                      GPIO_BSRR_BR7</span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span><span class="preprocessor">#define GPIO_BSRR_BR_8                      GPIO_BSRR_BR8</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span><span class="preprocessor">#define GPIO_BSRR_BR_9                      GPIO_BSRR_BR9</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span><span class="preprocessor">#define GPIO_BSRR_BR_10                     GPIO_BSRR_BR10</span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span><span class="preprocessor">#define GPIO_BSRR_BR_11                     GPIO_BSRR_BR11</span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span><span class="preprocessor">#define GPIO_BSRR_BR_12                     GPIO_BSRR_BR12</span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span><span class="preprocessor">#define GPIO_BSRR_BR_13                     GPIO_BSRR_BR13</span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span><span class="preprocessor">#define GPIO_BSRR_BR_14                     GPIO_BSRR_BR14</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span><span class="preprocessor">#define GPIO_BSRR_BR_15                     GPIO_BSRR_BR15</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span> </div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"> 5743</span><span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"> 5744</span><span class="preprocessor">#define GPIO_LCKR_LCK0_Pos             (0U)</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 5745</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)           </span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span><span class="preprocessor">#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span><span class="preprocessor">#define GPIO_LCKR_LCK1_Pos             (1U)</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 5748</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)           </span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span><span class="preprocessor">#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span><span class="preprocessor">#define GPIO_LCKR_LCK2_Pos             (2U)</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 5751</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)           </span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span><span class="preprocessor">#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span><span class="preprocessor">#define GPIO_LCKR_LCK3_Pos             (3U)</span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 5754</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)           </span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span><span class="preprocessor">#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span><span class="preprocessor">#define GPIO_LCKR_LCK4_Pos             (4U)</span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 5757</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)           </span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span><span class="preprocessor">#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span><span class="preprocessor">#define GPIO_LCKR_LCK5_Pos             (5U)</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 5760</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)           </span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span><span class="preprocessor">#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"> 5762</span><span class="preprocessor">#define GPIO_LCKR_LCK6_Pos             (6U)</span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 5763</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)           </span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span><span class="preprocessor">#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span><span class="preprocessor">#define GPIO_LCKR_LCK7_Pos             (7U)</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 5766</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)           </span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span><span class="preprocessor">#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span><span class="preprocessor">#define GPIO_LCKR_LCK8_Pos             (8U)</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 5769</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)           </span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span><span class="preprocessor">#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span><span class="preprocessor">#define GPIO_LCKR_LCK9_Pos             (9U)</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 5772</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)           </span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span><span class="preprocessor">#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk</span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"> 5774</span><span class="preprocessor">#define GPIO_LCKR_LCK10_Pos            (10U)</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 5775</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)          </span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span><span class="preprocessor">#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"> 5777</span><span class="preprocessor">#define GPIO_LCKR_LCK11_Pos            (11U)</span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 5778</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)          </span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><span class="preprocessor">#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk</span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="preprocessor">#define GPIO_LCKR_LCK12_Pos            (12U)</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 5781</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)          </span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span><span class="preprocessor">#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk</span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span><span class="preprocessor">#define GPIO_LCKR_LCK13_Pos            (13U)</span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 5784</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)          </span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"> 5785</span><span class="preprocessor">#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"> 5786</span><span class="preprocessor">#define GPIO_LCKR_LCK14_Pos            (14U)</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 5787</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)          </span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span><span class="preprocessor">#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span><span class="preprocessor">#define GPIO_LCKR_LCK15_Pos            (15U)</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 5790</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)          </span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span><span class="preprocessor">#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span><span class="preprocessor">#define GPIO_LCKR_LCKK_Pos             (16U)</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 5793</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)           </span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span><span class="preprocessor">#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span> </div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span><span class="comment">/****************** Bit definition for GPIO_AFRL register *********************/</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos           (0U)</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 5798</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="preprocessor">#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a"> 5800</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a"> 5801</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43"> 5802</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52"> 5803</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos           (4U)</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 5805</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span><span class="preprocessor">#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06"> 5807</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754"> 5808</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56"> 5809</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d"> 5810</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos           (8U)</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 5812</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span><span class="preprocessor">#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb"> 5814</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e"> 5815</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c"> 5816</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc"> 5817</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos           (12U)</span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 5819</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span><span class="preprocessor">#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d"> 5821</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015"> 5822</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab"> 5823</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e"> 5824</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos           (16U)</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 5826</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span><span class="preprocessor">#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443"> 5828</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846"> 5829</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf"> 5830</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8"> 5831</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos           (20U)</span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 5833</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span><span class="preprocessor">#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb"> 5835</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6"> 5836</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7"> 5837</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc"> 5838</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos           (24U)</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 5840</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span><span class="preprocessor">#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159"> 5842</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de"> 5843</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72"> 5844</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280"> 5845</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos           (28U)</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 5847</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span><span class="preprocessor">#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d"> 5849</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85"> 5850</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f"> 5851</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3"> 5852</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span><span class="preprocessor">#define GPIO_AFRL_AFRL0                      GPIO_AFRL_AFSEL0</span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span><span class="preprocessor">#define GPIO_AFRL_AFRL1                      GPIO_AFRL_AFSEL1</span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span><span class="preprocessor">#define GPIO_AFRL_AFRL2                      GPIO_AFRL_AFSEL2</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"> 5858</span><span class="preprocessor">#define GPIO_AFRL_AFRL3                      GPIO_AFRL_AFSEL3</span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span><span class="preprocessor">#define GPIO_AFRL_AFRL4                      GPIO_AFRL_AFSEL4</span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span><span class="preprocessor">#define GPIO_AFRL_AFRL5                      GPIO_AFRL_AFSEL5</span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"> 5861</span><span class="preprocessor">#define GPIO_AFRL_AFRL6                      GPIO_AFRL_AFSEL6</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"> 5862</span><span class="preprocessor">#define GPIO_AFRL_AFRL7                      GPIO_AFRL_AFSEL7</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span> </div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"> 5864</span><span class="comment">/****************** Bit definition for GPIO_AFRH register *********************/</span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos           (0U)</span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 5866</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk           (0xFUL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span><span class="preprocessor">#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk</span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d"> 5868</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_0             (0x1UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92"> 5869</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_1             (0x2UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3"> 5870</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_2             (0x4UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e"> 5871</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_3             (0x8UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos           (4U)</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 5873</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk           (0xFUL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span><span class="preprocessor">#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk</span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e"> 5875</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_0             (0x1UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f"> 5876</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_1             (0x2UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56"> 5877</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_2             (0x4UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689"> 5878</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_3             (0x8UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"> 5879</span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos          (8U)</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 5880</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span><span class="preprocessor">#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe"> 5882</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832"> 5883</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598"> 5884</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5"> 5885</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"> 5886</span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos          (12U)</span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 5887</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"> 5888</span><span class="preprocessor">#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d"> 5889</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195"> 5890</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647"> 5891</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321"> 5892</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos          (16U)</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 5894</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span><span class="preprocessor">#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea"> 5896</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa"> 5897</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf"> 5898</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183"> 5899</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos          (20U)</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 5901</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span><span class="preprocessor">#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk</span></div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf"> 5903</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7"> 5904</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb"> 5905</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c"> 5906</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"> 5907</span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos          (24U)</span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 5908</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span><span class="preprocessor">#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99"> 5910</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02"> 5911</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f"> 5912</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d"> 5913</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos          (28U)</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 5915</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span><span class="preprocessor">#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348"> 5917</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274"> 5918</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861"> 5919</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf"> 5920</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span><span class="preprocessor">#define GPIO_AFRH_AFRH0                      GPIO_AFRH_AFSEL8</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span><span class="preprocessor">#define GPIO_AFRH_AFRH1                      GPIO_AFRH_AFSEL9</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span><span class="preprocessor">#define GPIO_AFRH_AFRH2                      GPIO_AFRH_AFSEL10</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span><span class="preprocessor">#define GPIO_AFRH_AFRH3                      GPIO_AFRH_AFSEL11</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span><span class="preprocessor">#define GPIO_AFRH_AFRH4                      GPIO_AFRH_AFSEL12</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span><span class="preprocessor">#define GPIO_AFRH_AFRH5                      GPIO_AFRH_AFSEL13</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span><span class="preprocessor">#define GPIO_AFRH_AFRH6                      GPIO_AFRH_AFSEL14</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"> 5930</span><span class="preprocessor">#define GPIO_AFRH_AFRH7                      GPIO_AFRH_AFSEL15</span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"> 5931</span> </div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"> 5932</span><span class="comment">/******************  Bits definition for GPIO_BRR register  ******************/</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"> 5933</span><span class="preprocessor">#define GPIO_BRR_BR0_Pos               (0U)</span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f"> 5934</a></span><span class="preprocessor">#define GPIO_BRR_BR0_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)             </span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span><span class="preprocessor">#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span><span class="preprocessor">#define GPIO_BRR_BR1_Pos               (1U)</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454"> 5937</a></span><span class="preprocessor">#define GPIO_BRR_BR1_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)             </span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span><span class="preprocessor">#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span><span class="preprocessor">#define GPIO_BRR_BR2_Pos               (2U)</span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895"> 5940</a></span><span class="preprocessor">#define GPIO_BRR_BR2_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)             </span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"> 5941</span><span class="preprocessor">#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk</span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"> 5942</span><span class="preprocessor">#define GPIO_BRR_BR3_Pos               (3U)</span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64"> 5943</a></span><span class="preprocessor">#define GPIO_BRR_BR3_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)             </span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span><span class="preprocessor">#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span><span class="preprocessor">#define GPIO_BRR_BR4_Pos               (4U)</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803"> 5946</a></span><span class="preprocessor">#define GPIO_BRR_BR4_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)             </span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span><span class="preprocessor">#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk</span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span><span class="preprocessor">#define GPIO_BRR_BR5_Pos               (5U)</span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e"> 5949</a></span><span class="preprocessor">#define GPIO_BRR_BR5_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)             </span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span><span class="preprocessor">#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span><span class="preprocessor">#define GPIO_BRR_BR6_Pos               (6U)</span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc"> 5952</a></span><span class="preprocessor">#define GPIO_BRR_BR6_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)             </span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span><span class="preprocessor">#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span><span class="preprocessor">#define GPIO_BRR_BR7_Pos               (7U)</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0"> 5955</a></span><span class="preprocessor">#define GPIO_BRR_BR7_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)             </span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span><span class="preprocessor">#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span><span class="preprocessor">#define GPIO_BRR_BR8_Pos               (8U)</span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77"> 5958</a></span><span class="preprocessor">#define GPIO_BRR_BR8_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)             </span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span><span class="preprocessor">#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk</span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span><span class="preprocessor">#define GPIO_BRR_BR9_Pos               (9U)</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d"> 5961</a></span><span class="preprocessor">#define GPIO_BRR_BR9_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)             </span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span><span class="preprocessor">#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk</span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="preprocessor">#define GPIO_BRR_BR10_Pos              (10U)</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023"> 5964</a></span><span class="preprocessor">#define GPIO_BRR_BR10_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)            </span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span><span class="preprocessor">#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk</span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span><span class="preprocessor">#define GPIO_BRR_BR11_Pos              (11U)</span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a"> 5967</a></span><span class="preprocessor">#define GPIO_BRR_BR11_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)            </span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span><span class="preprocessor">#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span><span class="preprocessor">#define GPIO_BRR_BR12_Pos              (12U)</span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca"> 5970</a></span><span class="preprocessor">#define GPIO_BRR_BR12_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)            </span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span><span class="preprocessor">#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span><span class="preprocessor">#define GPIO_BRR_BR13_Pos              (13U)</span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f"> 5973</a></span><span class="preprocessor">#define GPIO_BRR_BR13_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)            </span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span><span class="preprocessor">#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span><span class="preprocessor">#define GPIO_BRR_BR14_Pos              (14U)</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724"> 5976</a></span><span class="preprocessor">#define GPIO_BRR_BR14_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)            </span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><span class="preprocessor">#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="preprocessor">#define GPIO_BRR_BR15_Pos              (15U)</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e"> 5979</a></span><span class="preprocessor">#define GPIO_BRR_BR15_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)            </span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span><span class="preprocessor">#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span> </div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span><span class="preprocessor">#define GPIO_BRR_BR_0                       GPIO_BRR_BR0</span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span><span class="preprocessor">#define GPIO_BRR_BR_1                       GPIO_BRR_BR1</span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span><span class="preprocessor">#define GPIO_BRR_BR_2                       GPIO_BRR_BR2</span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span><span class="preprocessor">#define GPIO_BRR_BR_3                       GPIO_BRR_BR3</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span><span class="preprocessor">#define GPIO_BRR_BR_4                       GPIO_BRR_BR4</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span><span class="preprocessor">#define GPIO_BRR_BR_5                       GPIO_BRR_BR5</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span><span class="preprocessor">#define GPIO_BRR_BR_6                       GPIO_BRR_BR6</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span><span class="preprocessor">#define GPIO_BRR_BR_7                       GPIO_BRR_BR7</span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span><span class="preprocessor">#define GPIO_BRR_BR_8                       GPIO_BRR_BR8</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span><span class="preprocessor">#define GPIO_BRR_BR_9                       GPIO_BRR_BR9</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span><span class="preprocessor">#define GPIO_BRR_BR_10                      GPIO_BRR_BR10</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span><span class="preprocessor">#define GPIO_BRR_BR_11                      GPIO_BRR_BR11</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span><span class="preprocessor">#define GPIO_BRR_BR_12                      GPIO_BRR_BR12</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span><span class="preprocessor">#define GPIO_BRR_BR_13                      GPIO_BRR_BR13</span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span><span class="preprocessor">#define GPIO_BRR_BR_14                      GPIO_BRR_BR14</span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span><span class="preprocessor">#define GPIO_BRR_BR_15                      GPIO_BRR_BR15</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span> </div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span> </div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span><span class="comment">/*                      Inter-integrated Circuit Interface (I2C)              */</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"> 6006</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span><span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)</span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 6008</a></span><span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                 </span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 6009</a></span><span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span><span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74"> 6011</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TXIE_Pos)               </span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 6012</a></span><span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span><span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 6014</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_RXIE_Pos)               </span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 6015</a></span><span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span><span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 6017</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1UL &lt;&lt; I2C_CR1_ADDRIE_Pos)             </span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 6018</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"> 6019</span><span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)</span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 6020</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1UL &lt;&lt; I2C_CR1_NACKIE_Pos)             </span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 6021</a></span><span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span><span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)</span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 6023</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1UL &lt;&lt; I2C_CR1_STOPIE_Pos)             </span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 6024</a></span><span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span><span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 6026</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TCIE_Pos)               </span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 6027</a></span><span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span><span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 6029</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1UL &lt;&lt; I2C_CR1_ERRIE_Pos)              </span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 6030</a></span><span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span><span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 6032</a></span><span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFUL &lt;&lt; I2C_CR1_DNF_Pos)                </span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6"> 6033</a></span><span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 6035</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1UL &lt;&lt; I2C_CR1_ANFOFF_Pos)             </span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 6036</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span><span class="preprocessor">#define I2C_CR1_SWRST_Pos            (13U)</span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 6038</a></span><span class="preprocessor">#define I2C_CR1_SWRST_Msk            (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)              </span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 6039</a></span><span class="preprocessor">#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         </span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 6041</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_TXDMAEN_Pos)            </span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650"> 6042</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 6044</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_RXDMAEN_Pos)            </span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 6045</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span><span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 6047</a></span><span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1UL &lt;&lt; I2C_CR1_SBC_Pos)                </span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2"> 6048</a></span><span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 6050</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)          </span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 6051</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span><span class="preprocessor">#define I2C_CR1_WUPEN_Pos            (18U)</span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62"> 6053</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Msk            (0x1UL &lt;&lt; I2C_CR1_WUPEN_Pos)              </span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75"> 6054</a></span><span class="preprocessor">#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         </span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span><span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)</span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 6056</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1UL &lt;&lt; I2C_CR1_GCEN_Pos)               </span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c"> 6057</a></span><span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span><span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 6059</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBHEN_Pos)             </span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 6060</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"> 6061</span><span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 6062</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBDEN_Pos)             </span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263"> 6063</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span><span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)</span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 6065</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1UL &lt;&lt; I2C_CR1_ALERTEN_Pos)            </span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 6066</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span><span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4"> 6068</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1UL &lt;&lt; I2C_CR1_PECEN_Pos)              </span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5"> 6069</a></span><span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"> 6071</span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"> 6072</span><span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 6073</a></span><span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFUL &lt;&lt; I2C_CR2_SADD_Pos)             </span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 6074</a></span><span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span><span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61"> 6076</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1UL &lt;&lt; I2C_CR2_RD_WRN_Pos)             </span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 6077</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span><span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 6079</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1UL &lt;&lt; I2C_CR2_ADD10_Pos)              </span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 6080</a></span><span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"> 6081</span><span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 6082</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1UL &lt;&lt; I2C_CR2_HEAD10R_Pos)            </span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 6083</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"> 6084</span><span class="preprocessor">#define I2C_CR2_START_Pos            (13U)</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 6085</a></span><span class="preprocessor">#define I2C_CR2_START_Msk            (0x1UL &lt;&lt; I2C_CR2_START_Pos)              </span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 6086</a></span><span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span><span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be"> 6088</a></span><span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1UL &lt;&lt; I2C_CR2_STOP_Pos)               </span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 6089</a></span><span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span><span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 6091</a></span><span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1UL &lt;&lt; I2C_CR2_NACK_Pos)               </span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 6092</a></span><span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span><span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc"> 6094</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFUL &lt;&lt; I2C_CR2_NBYTES_Pos)            </span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 6095</a></span><span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span><span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)</span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 6097</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1UL &lt;&lt; I2C_CR2_RELOAD_Pos)             </span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 6098</a></span><span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span><span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57"> 6100</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1UL &lt;&lt; I2C_CR2_AUTOEND_Pos)            </span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 6101</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span><span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3"> 6103</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1UL &lt;&lt; I2C_CR2_PECBYTE_Pos)            </span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 6104</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"> 6106</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span><span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731"> 6108</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFUL &lt;&lt; I2C_OAR1_OA1_Pos)             </span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 6109</a></span><span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)</span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 6111</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1UL &lt;&lt; I2C_OAR1_OA1MODE_Pos)           </span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 6112</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span><span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2"> 6114</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1UL &lt;&lt; I2C_OAR1_OA1EN_Pos)             </span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 6115</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"> 6117</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"> 6118</span><span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)</span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d"> 6119</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FUL &lt;&lt; I2C_OAR2_OA2_Pos)              </span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 6120</a></span><span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)</span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 6122</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7UL &lt;&lt; I2C_OAR2_OA2MSK_Pos)            </span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 6123</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 6124</a></span><span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0x00000000U)                             </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 6126</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK01_Pos)         </span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 6127</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"> 6128</span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)</span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 6129</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK02_Pos)         </span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c"> 6130</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)</span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a"> 6132</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK03_Pos)         </span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473"> 6133</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692"> 6135</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK04_Pos)         </span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 6136</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"> 6137</span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280"> 6138</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5UL &lt;&lt; I2C_OAR2_OA2MASK05_Pos)         </span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 6139</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)</span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 6141</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK06_Pos)         </span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 6142</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 6144</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7UL &lt;&lt; I2C_OAR2_OA2MASK07_Pos)         </span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 6145</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span><span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa"> 6147</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1UL &lt;&lt; I2C_OAR2_OA2EN_Pos)             </span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 6148</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)</span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781"> 6152</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLL_Pos)          </span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 6153</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)</span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 6155</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLH_Pos)          </span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 6156</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)</span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 6158</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SDADEL_Pos)         </span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 6159</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"> 6160</span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)</span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 6161</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)         </span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 6162</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad"> 6164</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFUL &lt;&lt; I2C_TIMINGR_PRESC_Pos)          </span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7"> 6165</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)</span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075"> 6169</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)    </span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453"> 6170</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"> 6171</span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 6172</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)         </span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 6173</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)</span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 6175</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)      </span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 6176</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)</span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 6178</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)    </span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 6179</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)</span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11"> 6181</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)        </span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 6182</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span><span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437"> 6186</a></span><span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1UL &lt;&lt; I2C_ISR_TXE_Pos)                </span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351"> 6187</a></span><span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span><span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 6189</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1UL &lt;&lt; I2C_ISR_TXIS_Pos)               </span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5"> 6190</a></span><span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"> 6191</span><span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)</span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 6192</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1UL &lt;&lt; I2C_ISR_RXNE_Pos)               </span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 6193</a></span><span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"> 6194</span><span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 6195</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1UL &lt;&lt; I2C_ISR_ADDR_Pos)               </span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 6196</a></span><span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"> 6197</span><span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)</span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 6198</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1UL &lt;&lt; I2C_ISR_NACKF_Pos)              </span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 6199</a></span><span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span><span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)</span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 6201</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1UL &lt;&lt; I2C_ISR_STOPF_Pos)              </span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7"> 6202</a></span><span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span><span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)</span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb"> 6204</a></span><span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1UL &lt;&lt; I2C_ISR_TC_Pos)                 </span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 6205</a></span><span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span><span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 6207</a></span><span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1UL &lt;&lt; I2C_ISR_TCR_Pos)                </span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 6208</a></span><span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"> 6209</span><span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)</span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 6210</a></span><span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1UL &lt;&lt; I2C_ISR_BERR_Pos)               </span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 6211</a></span><span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"> 6212</span><span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)</span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 6213</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1UL &lt;&lt; I2C_ISR_ARLO_Pos)               </span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 6214</a></span><span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span><span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)</span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 6216</a></span><span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1UL &lt;&lt; I2C_ISR_OVR_Pos)                </span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914"> 6217</a></span><span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span><span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)</span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab"> 6219</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1UL &lt;&lt; I2C_ISR_PECERR_Pos)             </span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 6220</a></span><span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)</span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 6222</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1UL &lt;&lt; I2C_ISR_TIMEOUT_Pos)            </span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 6223</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span><span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 6225</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1UL &lt;&lt; I2C_ISR_ALERT_Pos)              </span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 6226</a></span><span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span><span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 6228</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1UL &lt;&lt; I2C_ISR_BUSY_Pos)               </span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 6229</a></span><span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"> 6230</span><span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)</span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 6231</a></span><span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1UL &lt;&lt; I2C_ISR_DIR_Pos)                </span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 6232</a></span><span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span><span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4"> 6234</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FUL &lt;&lt; I2C_ISR_ADDCODE_Pos)           </span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 6235</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span><span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 6239</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ADDRCF_Pos)             </span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92"> 6240</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span><span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)</span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 6242</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1UL &lt;&lt; I2C_ICR_NACKCF_Pos)             </span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472"> 6243</a></span><span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span><span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)</span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 6245</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1UL &lt;&lt; I2C_ICR_STOPCF_Pos)             </span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 6246</a></span><span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span><span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)</span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 6248</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_BERRCF_Pos)             </span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 6249</a></span><span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"> 6250</span><span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)</span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 6251</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ARLOCF_Pos)             </span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 6252</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span><span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)</span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 6254</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1UL &lt;&lt; I2C_ICR_OVRCF_Pos)              </span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 6255</a></span><span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span><span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)</span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 6257</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1UL &lt;&lt; I2C_ICR_PECCF_Pos)              </span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 6258</a></span><span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"> 6259</span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69"> 6260</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1UL &lt;&lt; I2C_ICR_TIMOUTCF_Pos)           </span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136"> 6261</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"> 6262</span><span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)</span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3"> 6263</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1UL &lt;&lt; I2C_ICR_ALERTCF_Pos)            </span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 6264</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"> 6266</span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"> 6267</span><span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)</span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b"> 6268</a></span><span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFUL &lt;&lt; I2C_PECR_PEC_Pos)              </span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89"> 6269</a></span><span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"> 6271</span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span><span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27"> 6273</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFUL &lt;&lt; I2C_RXDR_RXDATA_Pos)           </span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 6274</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"> 6277</span><span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae"> 6278</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFUL &lt;&lt; I2C_TXDR_TXDATA_Pos)           </span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787"> 6279</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"> 6282</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span><span class="comment">/*                           Independent WATCHDOG                             */</span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"> 6286</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span><span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)</span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 6288</a></span><span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                     </span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 6289</a></span><span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"> 6292</span><span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 6293</a></span><span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 6294</a></span><span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 6295</a></span><span class="preprocessor">#define IWDG_PR_PR_0         (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 6296</a></span><span class="preprocessor">#define IWDG_PR_PR_1         (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 6297</a></span><span class="preprocessor">#define IWDG_PR_PR_2         (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"> 6299</span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span><span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 6301</a></span><span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                      </span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 6302</a></span><span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span><span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)</span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 6306</a></span><span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                        </span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 6307</a></span><span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span><span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 6309</a></span><span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                        </span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 6310</a></span><span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span><span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe"> 6312</a></span><span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1UL &lt;&lt; IWDG_SR_WVU_Pos)                        </span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 6313</a></span><span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"> 6315</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span><span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)</span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34"> 6317</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFUL &lt;&lt; IWDG_WINR_WIN_Pos)                    </span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d"> 6318</a></span><span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"> 6321</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"> 6322</span><span class="comment">/*                         Operational Amplifier (OPAMP)                      */</span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"> 6323</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span><span class="comment">/*********************  Bit definition for OPAMPx_CSR register  ***************/</span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span><span class="preprocessor">#define OPAMP_CSR_OPAMPxEN_Pos       (0U)</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6"> 6327</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMPxEN_Msk       (0x1UL &lt;&lt; OPAMP_CSR_OPAMPxEN_Pos)         </span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6"> 6328</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMPxEN           OPAMP_CSR_OPAMPxEN_Msk                    </span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span><span class="preprocessor">#define OPAMP_CSR_FORCEVP_Pos        (1U)</span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f95ef33611bbecdb50de73d1e0967"> 6330</a></span><span class="preprocessor">#define OPAMP_CSR_FORCEVP_Msk        (0x1UL &lt;&lt; OPAMP_CSR_FORCEVP_Pos)          </span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d6c40d15a61d513be01e5de7ddb024"> 6331</a></span><span class="preprocessor">#define OPAMP_CSR_FORCEVP            OPAMP_CSR_FORCEVP_Msk                     </span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"> 6332</span><span class="preprocessor">#define OPAMP_CSR_VPSEL_Pos          (2U)</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480"> 6333</a></span><span class="preprocessor">#define OPAMP_CSR_VPSEL_Msk          (0x3UL &lt;&lt; OPAMP_CSR_VPSEL_Pos)            </span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910"> 6334</a></span><span class="preprocessor">#define OPAMP_CSR_VPSEL              OPAMP_CSR_VPSEL_Msk                       </span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b92e92e7f1dca05a5fc30bb3b957a"> 6335</a></span><span class="preprocessor">#define OPAMP_CSR_VPSEL_0            (0x1UL &lt;&lt; OPAMP_CSR_VPSEL_Pos)            </span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea743edc65d0145113c254a103e0dac0"> 6336</a></span><span class="preprocessor">#define OPAMP_CSR_VPSEL_1            (0x2UL &lt;&lt; OPAMP_CSR_VPSEL_Pos)            </span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span><span class="preprocessor">#define OPAMP_CSR_USERTRIM_Pos       (4U)</span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07"> 6338</a></span><span class="preprocessor">#define OPAMP_CSR_USERTRIM_Msk       (0x1UL &lt;&lt; OPAMP_CSR_USERTRIM_Pos)         </span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be"> 6339</a></span><span class="preprocessor">#define OPAMP_CSR_USERTRIM           OPAMP_CSR_USERTRIM_Msk                    </span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span><span class="preprocessor">#define OPAMP_CSR_VMSEL_Pos          (5U)</span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d"> 6341</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL_Msk          (0x3UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)            </span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917"> 6342</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL              OPAMP_CSR_VMSEL_Msk                       </span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e"> 6343</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL_0            (0x1UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)            </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460"> 6344</a></span><span class="preprocessor">#define OPAMP_CSR_VMSEL_1            (0x2UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)            </span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"> 6345</span><span class="preprocessor">#define OPAMP_CSR_HIGHSPEEDEN_Pos    (7U)</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53f4ec373073d76b8a68e86bf97b13c"> 6346</a></span><span class="preprocessor">#define OPAMP_CSR_HIGHSPEEDEN_Msk    (0x1UL &lt;&lt; OPAMP_CSR_HIGHSPEEDEN_Pos)      </span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666ebe8f835af050a23c313241440898"> 6347</a></span><span class="preprocessor">#define OPAMP_CSR_HIGHSPEEDEN        OPAMP_CSR_HIGHSPEEDEN_Msk                 </span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"> 6348</span><span class="preprocessor">#define OPAMP_CSR_OPAMPINTEN_Pos     (8U)</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac432402ccd0f0075a729180c0cf9535f"> 6349</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMPINTEN_Msk     (0x1UL &lt;&lt; OPAMP_CSR_OPAMPINTEN_Pos)       </span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c74f3256d93a3466c5ccaaff6c1fee"> 6350</a></span><span class="preprocessor">#define OPAMP_CSR_OPAMPINTEN         OPAMP_CSR_OPAMPINTEN_Msk                  </span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span><span class="preprocessor">#define OPAMP_CSR_CALON_Pos          (11U)</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505"> 6352</a></span><span class="preprocessor">#define OPAMP_CSR_CALON_Msk          (0x1UL &lt;&lt; OPAMP_CSR_CALON_Pos)            </span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687"> 6353</a></span><span class="preprocessor">#define OPAMP_CSR_CALON              OPAMP_CSR_CALON_Msk                       </span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span><span class="preprocessor">#define OPAMP_CSR_CALSEL_Pos         (12U)</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a"> 6355</a></span><span class="preprocessor">#define OPAMP_CSR_CALSEL_Msk         (0x3UL &lt;&lt; OPAMP_CSR_CALSEL_Pos)           </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40"> 6356</a></span><span class="preprocessor">#define OPAMP_CSR_CALSEL             OPAMP_CSR_CALSEL_Msk                      </span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f60b4b65477d8de6e33eb9f64ba5166"> 6357</a></span><span class="preprocessor">#define OPAMP_CSR_CALSEL_0           (0x1UL &lt;&lt; OPAMP_CSR_CALSEL_Pos)           </span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16084e089d25214e5d630aa8865f44a4"> 6358</a></span><span class="preprocessor">#define OPAMP_CSR_CALSEL_1           (0x2UL &lt;&lt; OPAMP_CSR_CALSEL_Pos)           </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_Pos         (14U)</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2"> 6360</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_Msk         (0x1FUL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)          </span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29"> 6361</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN             OPAMP_CSR_PGGAIN_Msk                      </span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7"> 6362</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_0           (0x1UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)           </span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99"> 6363</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_1           (0x2UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)           </span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbae1e9ab6290905ad2746e5a65b02c1"> 6364</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_2           (0x4UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)           </span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79f8bb0f05c2dfbc680ad2ffd35a5b0"> 6365</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_3           (0x8UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)           </span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06039584cf218124dd9b7e4268de68e9"> 6366</a></span><span class="preprocessor">#define OPAMP_CSR_PGGAIN_4           (0x10UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)          </span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"> 6367</span><span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETP_Pos    (19U)</span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eece0a2abdf17266176a46c40e33c"> 6368</a></span><span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETP_Msk    (0x1FUL &lt;&lt; OPAMP_CSR_TRIMOFFSETP_Pos)     </span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1210111606434d3b4c42d5713f973d24"> 6369</a></span><span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETP        OPAMP_CSR_TRIMOFFSETP_Msk                 </span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span><span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETN_Pos    (24U)</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1c0e1a042e3a746b208ef91c1743e2"> 6371</a></span><span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETN_Msk    (0x1FUL &lt;&lt; OPAMP_CSR_TRIMOFFSETN_Pos)     </span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1783452a7722b5741aee68bd2a3ed423"> 6372</a></span><span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETN        OPAMP_CSR_TRIMOFFSETN_Msk                 </span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span><span class="preprocessor">#define OPAMP_CSR_OUTCAL_Pos         (30U)</span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67df01bc132b2252576dc4519758a92e"> 6374</a></span><span class="preprocessor">#define OPAMP_CSR_OUTCAL_Msk         (0x1UL &lt;&lt; OPAMP_CSR_OUTCAL_Pos)           </span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga251244aeb21f424531aba6a95a867969"> 6375</a></span><span class="preprocessor">#define OPAMP_CSR_OUTCAL             OPAMP_CSR_OUTCAL_Msk                      </span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"> 6376</span><span class="preprocessor">#define OPAMP_CSR_LOCK_Pos           (31U)</span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d99b8dcb279935482cd991943a0388e"> 6377</a></span><span class="preprocessor">#define OPAMP_CSR_LOCK_Msk           (0x1UL &lt;&lt; OPAMP_CSR_LOCK_Pos)             </span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4932fe6f09234544a198e3945bf229"> 6378</a></span><span class="preprocessor">#define OPAMP_CSR_LOCK               OPAMP_CSR_LOCK_Msk                        </span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span><span class="comment">/*********************  Bit definition for OPAMPx_TCMR register  ***************/</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"> 6381</span> </div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span><span class="preprocessor">#define OPAMP_TCMR_VMSSEL_Pos        (0U)</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab30158e5f14e61bec554e09db200f08a"> 6383</a></span><span class="preprocessor">#define OPAMP_TCMR_VMSSEL_Msk        (0x1UL &lt;&lt; OPAMP_TCMR_VMSSEL_Pos)          </span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga999bb5dade09dfab631331a6280ab452"> 6384</a></span><span class="preprocessor">#define OPAMP_TCMR_VMSSEL            OPAMP_TCMR_VMSSEL_Msk                     </span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"> 6385</span><span class="preprocessor">#define OPAMP_TCMR_VPSSEL_Pos        (1U)</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14f30c12a4154011282e5094eecf32b"> 6386</a></span><span class="preprocessor">#define OPAMP_TCMR_VPSSEL_Msk        (0x3UL &lt;&lt; OPAMP_TCMR_VPSSEL_Pos)          </span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c14f9b219fb78d4ada430586147e460"> 6387</a></span><span class="preprocessor">#define OPAMP_TCMR_VPSSEL            OPAMP_TCMR_VPSSEL_Msk                     </span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9df4db9b828ccb1c950cec92462f5fe"> 6388</a></span><span class="preprocessor">#define OPAMP_TCMR_VPSSEL_0          (0x1UL &lt;&lt; OPAMP_TCMR_VPSSEL_Pos)          </span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfc9fc9faea268d007c88a5242b2de5"> 6389</a></span><span class="preprocessor">#define OPAMP_TCMR_VPSSEL_1          (0x2UL &lt;&lt; OPAMP_TCMR_VPSSEL_Pos)          </span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"> 6390</span><span class="preprocessor">#define OPAMP_TCMR_T1CMEN_Pos        (3U)</span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201e0647d49ba8bd0425acf99a76af93"> 6391</a></span><span class="preprocessor">#define OPAMP_TCMR_T1CMEN_Msk        (0x1UL &lt;&lt; OPAMP_TCMR_T1CMEN_Pos)          </span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae73825d1da922aa9db378acdd449d878"> 6392</a></span><span class="preprocessor">#define OPAMP_TCMR_T1CMEN            OPAMP_TCMR_T1CMEN_Msk                     </span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span><span class="preprocessor">#define OPAMP_TCMR_T8CMEN_Pos        (4U)</span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga573d7e6d96b5a0992c19a4a816f70fa0"> 6394</a></span><span class="preprocessor">#define OPAMP_TCMR_T8CMEN_Msk        (0x1UL &lt;&lt; OPAMP_TCMR_T8CMEN_Pos)          </span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga298c510feed54941626f83c01c95db31"> 6395</a></span><span class="preprocessor">#define OPAMP_TCMR_T8CMEN            OPAMP_TCMR_T8CMEN_Msk                     </span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span><span class="preprocessor">#define OPAMP_TCMR_T20CMEN_Pos       (5U)</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c3b35fe3004abfbf163b17d7d302a4"> 6397</a></span><span class="preprocessor">#define OPAMP_TCMR_T20CMEN_Msk       (0x1UL &lt;&lt; OPAMP_TCMR_T20CMEN_Pos)         </span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea3ccb23292bb581cb056e03be9459f"> 6398</a></span><span class="preprocessor">#define OPAMP_TCMR_T20CMEN           OPAMP_TCMR_T20CMEN_Msk                    </span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"> 6399</span><span class="preprocessor">#define OPAMP_TCMR_LOCK_Pos          (31U)</span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c1777671475fcbfdd09c8b7fa05d12"> 6400</a></span><span class="preprocessor">#define OPAMP_TCMR_LOCK_Msk          (0x1UL &lt;&lt; OPAMP_TCMR_LOCK_Pos)            </span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6815dd15437911cb7cd97058d44f1f6"> 6401</a></span><span class="preprocessor">#define OPAMP_TCMR_LOCK              OPAMP_TCMR_LOCK_Msk                       </span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span><span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"> 6409</span> </div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"> 6410</span><span class="comment">/********************  Bit definition for PWR_CR1 register  ********************/</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"> 6411</span> </div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"> 6412</span><span class="preprocessor">#define PWR_CR1_LPR_Pos              (14U)</span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760"> 6413</a></span><span class="preprocessor">#define PWR_CR1_LPR_Msk              (0x1UL &lt;&lt; PWR_CR1_LPR_Pos)                </span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5"> 6414</a></span><span class="preprocessor">#define PWR_CR1_LPR                  PWR_CR1_LPR_Msk                           </span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span><span class="preprocessor">#define PWR_CR1_VOS_Pos              (9U)</span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d"> 6416</a></span><span class="preprocessor">#define PWR_CR1_VOS_Msk              (0x3UL &lt;&lt; PWR_CR1_VOS_Pos)                </span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61"> 6417</a></span><span class="preprocessor">#define PWR_CR1_VOS                  PWR_CR1_VOS_Msk                           </span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb"> 6418</a></span><span class="preprocessor">#define PWR_CR1_VOS_0                (0x1UL &lt;&lt; PWR_CR1_VOS_Pos)                </span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db"> 6419</a></span><span class="preprocessor">#define PWR_CR1_VOS_1                (0x2UL &lt;&lt; PWR_CR1_VOS_Pos)                </span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span><span class="preprocessor">#define PWR_CR1_DBP_Pos              (8U)</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689"> 6421</a></span><span class="preprocessor">#define PWR_CR1_DBP_Msk              (0x1UL &lt;&lt; PWR_CR1_DBP_Pos)                </span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b"> 6422</a></span><span class="preprocessor">#define PWR_CR1_DBP                  PWR_CR1_DBP_Msk                           </span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"> 6423</span><span class="preprocessor">#define PWR_CR1_LPMS_Pos             (0U)</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a"> 6424</a></span><span class="preprocessor">#define PWR_CR1_LPMS_Msk             (0x7UL &lt;&lt; PWR_CR1_LPMS_Pos)               </span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989"> 6425</a></span><span class="preprocessor">#define PWR_CR1_LPMS                 PWR_CR1_LPMS_Msk                          </span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe01dba9de82ae058e04184f51850807"> 6426</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP0           (0x00000000U)                             </span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span><span class="preprocessor">#define PWR_CR1_LPMS_STOP1_Pos       (0U)</span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004e217141dd15b482659956bd30a759"> 6428</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP1_Msk       (0x1UL &lt;&lt; PWR_CR1_LPMS_STOP1_Pos)         </span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79135a6c5f478987105f2a8855799c4b"> 6429</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STOP1           PWR_CR1_LPMS_STOP1_Msk                    </span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span><span class="preprocessor">#define PWR_CR1_LPMS_STANDBY_Pos     (0U)</span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0caae1ab755b7eb1d11d66b15021b69a"> 6431</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STANDBY_Msk     (0x3UL &lt;&lt; PWR_CR1_LPMS_STANDBY_Pos)       </span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac735f4a9afc62e1bb440a8a1a754b318"> 6432</a></span><span class="preprocessor">#define PWR_CR1_LPMS_STANDBY         PWR_CR1_LPMS_STANDBY_Msk                  </span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"> 6433</span><span class="preprocessor">#define PWR_CR1_LPMS_SHUTDOWN_Pos    (2U)</span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969144261924adca8e8ef16a64d8e5cb"> 6434</a></span><span class="preprocessor">#define PWR_CR1_LPMS_SHUTDOWN_Msk    (0x1UL &lt;&lt; PWR_CR1_LPMS_SHUTDOWN_Pos)      </span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0f919c420ee00308da622a9114098e"> 6435</a></span><span class="preprocessor">#define PWR_CR1_LPMS_SHUTDOWN        PWR_CR1_LPMS_SHUTDOWN_Msk                 </span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span><span class="comment">/********************  Bit definition for PWR_CR2 register  ********************/</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span> </div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa03ece5b548dc2229a7659b0ddea0f"> 6441</a></span><span class="preprocessor">#define PWR_CR2_PVME_Pos             (4U)</span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga290b2b19abf9680dfa60b751036d073b"> 6442</a></span><span class="preprocessor">#define PWR_CR2_PVME_Msk             (0xFUL &lt;&lt; PWR_CR2_PVME_Pos)               </span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6646b75407dc35a5be0d9599124d495"> 6443</a></span><span class="preprocessor">#define PWR_CR2_PVME                 PWR_CR2_PVME_Msk                          </span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span><span class="preprocessor">#define PWR_CR2_PVME4_Pos            (7U)</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbbb1bd5671e9bfef4a61f7a27880a03"> 6445</a></span><span class="preprocessor">#define PWR_CR2_PVME4_Msk            (0x1UL &lt;&lt; PWR_CR2_PVME4_Pos)              </span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc43a7ec26ef48575ec9bc3b5ca80780"> 6446</a></span><span class="preprocessor">#define PWR_CR2_PVME4                PWR_CR2_PVME4_Msk                         </span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span><span class="preprocessor">#define PWR_CR2_PVME3_Pos            (6U)</span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e97d48b7fb78a6c61f2ad2a167dd42b"> 6448</a></span><span class="preprocessor">#define PWR_CR2_PVME3_Msk            (0x1UL &lt;&lt; PWR_CR2_PVME3_Pos)              </span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80af65fcb8afdaf6bbe6c2effabbac8c"> 6449</a></span><span class="preprocessor">#define PWR_CR2_PVME3                PWR_CR2_PVME3_Msk                         </span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span><span class="preprocessor">#define PWR_CR2_PVME2_Pos            (5U)</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ebdddac278bc35544a57a04a2f1edc"> 6451</a></span><span class="preprocessor">#define PWR_CR2_PVME2_Msk            (0x1UL &lt;&lt; PWR_CR2_PVME2_Pos)              </span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e14385cd15086e42ecb8a7d85f3d4c"> 6452</a></span><span class="preprocessor">#define PWR_CR2_PVME2                PWR_CR2_PVME2_Msk                         </span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"> 6453</span><span class="preprocessor">#define PWR_CR2_PVME1_Pos            (4U)</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffcd999c28573385415c890cc13ec79a"> 6454</a></span><span class="preprocessor">#define PWR_CR2_PVME1_Msk            (0x1UL &lt;&lt; PWR_CR2_PVME1_Pos)              </span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span><span class="preprocessor">#define PWR_CR2_PVME1                PWR_CR2_PVME1_Msk                         </span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span><span class="preprocessor">#define PWR_CR2_PLS_Pos              (1U)</span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad8d978a187bb09239f2208baa0416a3"> 6459</a></span><span class="preprocessor">#define PWR_CR2_PLS_Msk              (0x7UL &lt;&lt; PWR_CR2_PLS_Pos)                </span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b697d94b29f811dca702a8dfcd8266"> 6460</a></span><span class="preprocessor">#define PWR_CR2_PLS                  PWR_CR2_PLS_Msk                           </span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5001fe6c480f9743f9bd0ddb722617a9"> 6461</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV0             (0x00000000U)                             </span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span><span class="preprocessor">#define PWR_CR2_PLS_LEV1_Pos         (1U)</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d74fd5d4d95edc3dcb5783b5f9f3c96"> 6463</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV1_Msk         (0x1UL &lt;&lt; PWR_CR2_PLS_LEV1_Pos)           </span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2572eaaeb79bb0b5fc42cb1e2c9337"> 6464</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV1             PWR_CR2_PLS_LEV1_Msk                      </span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span><span class="preprocessor">#define PWR_CR2_PLS_LEV2_Pos         (2U)</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfb1c9c18580e2c0a8decc7f289c3c7b"> 6466</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV2_Msk         (0x1UL &lt;&lt; PWR_CR2_PLS_LEV2_Pos)           </span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f5a92514e4567705daad5627591219e"> 6467</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV2             PWR_CR2_PLS_LEV2_Msk                      </span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span><span class="preprocessor">#define PWR_CR2_PLS_LEV3_Pos         (1U)</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2ec0508330810bc9f440a41ffd54e5"> 6469</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV3_Msk         (0x3UL &lt;&lt; PWR_CR2_PLS_LEV3_Pos)           </span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325fe32e32cc165ce8a85111a4ee02ab"> 6470</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV3             PWR_CR2_PLS_LEV3_Msk                      </span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span><span class="preprocessor">#define PWR_CR2_PLS_LEV4_Pos         (3U)</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab162707e8817679abd4a29b0b166d94e"> 6472</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV4_Msk         (0x1UL &lt;&lt; PWR_CR2_PLS_LEV4_Pos)           </span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga783b9dfbff88a44b12a9badf34786cf5"> 6473</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV4             PWR_CR2_PLS_LEV4_Msk                      </span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span><span class="preprocessor">#define PWR_CR2_PLS_LEV5_Pos         (1U)</span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e956cba9069b626a148459ca54b8841"> 6475</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV5_Msk         (0x5UL &lt;&lt; PWR_CR2_PLS_LEV5_Pos)           </span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4009091a783a864b3872617ab8850201"> 6476</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV5             PWR_CR2_PLS_LEV5_Msk                      </span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"> 6477</span><span class="preprocessor">#define PWR_CR2_PLS_LEV6_Pos         (2U)</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba3ffa6118482f0f799f0331f6e8aa6f"> 6478</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV6_Msk         (0x3UL &lt;&lt; PWR_CR2_PLS_LEV6_Pos)           </span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa854c75dece3276eed0159a6cc22dc"> 6479</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV6             PWR_CR2_PLS_LEV6_Msk                      </span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span><span class="preprocessor">#define PWR_CR2_PLS_LEV7_Pos         (1U)</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963742e2c2d7da7c89bce4abf872d999"> 6481</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV7_Msk         (0x7UL &lt;&lt; PWR_CR2_PLS_LEV7_Pos)           </span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b26aec876888d8eded6a0b36192125a"> 6482</a></span><span class="preprocessor">#define PWR_CR2_PLS_LEV7             PWR_CR2_PLS_LEV7_Msk                      </span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span><span class="preprocessor">#define PWR_CR2_PVDE_Pos             (0U)</span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8d26c78f270844dbe4d7136d7379b4"> 6484</a></span><span class="preprocessor">#define PWR_CR2_PVDE_Msk             (0x1UL &lt;&lt; PWR_CR2_PVDE_Pos)               </span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabd4b7fcf83841d5063a413eb6557bd8"> 6485</a></span><span class="preprocessor">#define PWR_CR2_PVDE                 PWR_CR2_PVDE_Msk                          </span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span><span class="comment">/********************  Bit definition for PWR_CR3 register  ********************/</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span><span class="preprocessor">#define PWR_CR3_EIWF_Pos             (15U)</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a984b6b922354a773a98606ddea6eab"> 6489</a></span><span class="preprocessor">#define PWR_CR3_EIWF_Msk             (0x1UL &lt;&lt; PWR_CR3_EIWF_Pos)               </span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga662537dfa859680dd19df44abd902017"> 6490</a></span><span class="preprocessor">#define PWR_CR3_EIWF                 PWR_CR3_EIWF_Msk                          </span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span><span class="preprocessor">#define PWR_CR3_UCPD_DBDIS_Pos       (14U)</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4cdc697d7fbf18f12721daf44e2e9a"> 6492</a></span><span class="preprocessor">#define PWR_CR3_UCPD_DBDIS_Msk       (0x1UL &lt;&lt; PWR_CR3_UCPD_DBDIS_Pos)         </span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa424f4b2486bb48f4174b137cd1384ef"> 6493</a></span><span class="preprocessor">#define PWR_CR3_UCPD_DBDIS           PWR_CR3_UCPD_DBDIS_Msk                    </span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span><span class="preprocessor">#define PWR_CR3_UCPD_STDBY_Pos       (13U)</span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce0b2206c14cbf11ec36c1aab71bb3b"> 6495</a></span><span class="preprocessor">#define PWR_CR3_UCPD_STDBY_Msk       (0x1UL &lt;&lt; PWR_CR3_UCPD_STDBY_Pos)         </span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820b125bd752f00d85092e639dfb8f27"> 6496</a></span><span class="preprocessor">#define PWR_CR3_UCPD_STDBY           PWR_CR3_UCPD_STDBY_Msk                    </span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span><span class="preprocessor">#define PWR_CR3_APC_Pos              (10U)</span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532"> 6498</a></span><span class="preprocessor">#define PWR_CR3_APC_Msk              (0x1UL &lt;&lt; PWR_CR3_APC_Pos)                </span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de"> 6499</a></span><span class="preprocessor">#define PWR_CR3_APC                  PWR_CR3_APC_Msk                           </span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"> 6500</span><span class="preprocessor">#define PWR_CR3_RRS_Pos              (8U)</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c446f9b9c946e08323166f8cd66feb"> 6501</a></span><span class="preprocessor">#define PWR_CR3_RRS_Msk              (0x1UL &lt;&lt; PWR_CR3_RRS_Pos)                </span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cd066e703bf15c5cde88b673f99686f"> 6502</a></span><span class="preprocessor">#define PWR_CR3_RRS                  PWR_CR3_RRS_Msk                           </span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span><span class="preprocessor">#define PWR_CR3_EWUP5_Pos            (4U)</span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8be368dc5402679cb39a078b8d86fb09"> 6504</a></span><span class="preprocessor">#define PWR_CR3_EWUP5_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP5_Pos)              </span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac667974055c71c7b08e3ac108aa038df"> 6505</a></span><span class="preprocessor">#define PWR_CR3_EWUP5                PWR_CR3_EWUP5_Msk                         </span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span><span class="preprocessor">#define PWR_CR3_EWUP4_Pos            (3U)</span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3"> 6507</a></span><span class="preprocessor">#define PWR_CR3_EWUP4_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP4_Pos)              </span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3"> 6508</a></span><span class="preprocessor">#define PWR_CR3_EWUP4                PWR_CR3_EWUP4_Msk                         </span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"> 6509</span><span class="preprocessor">#define PWR_CR3_EWUP3_Pos            (2U)</span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5267c22e9f610ffc0173a8e22a296728"> 6510</a></span><span class="preprocessor">#define PWR_CR3_EWUP3_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP3_Pos)              </span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16bb381527e4565b3bd417c173bde522"> 6511</a></span><span class="preprocessor">#define PWR_CR3_EWUP3                PWR_CR3_EWUP3_Msk                         </span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"> 6512</span><span class="preprocessor">#define PWR_CR3_EWUP2_Pos            (1U)</span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb"> 6513</a></span><span class="preprocessor">#define PWR_CR3_EWUP2_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP2_Pos)              </span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e"> 6514</a></span><span class="preprocessor">#define PWR_CR3_EWUP2                PWR_CR3_EWUP2_Msk                         </span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span><span class="preprocessor">#define PWR_CR3_EWUP1_Pos            (0U)</span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b"> 6516</a></span><span class="preprocessor">#define PWR_CR3_EWUP1_Msk            (0x1UL &lt;&lt; PWR_CR3_EWUP1_Pos)              </span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7"> 6517</a></span><span class="preprocessor">#define PWR_CR3_EWUP1                PWR_CR3_EWUP1_Msk                         </span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span><span class="preprocessor">#define PWR_CR3_EWUP_Pos             (0U)</span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011"> 6519</a></span><span class="preprocessor">#define PWR_CR3_EWUP_Msk             (0x1FUL &lt;&lt; PWR_CR3_EWUP_Pos)              </span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748"> 6520</a></span><span class="preprocessor">#define PWR_CR3_EWUP                 PWR_CR3_EWUP_Msk                          </span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span><span class="comment">/********************  Bit definition for PWR_CR4 register  ********************/</span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"> 6523</span><span class="preprocessor">#define PWR_CR4_VBRS_Pos             (9U)</span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b"> 6524</a></span><span class="preprocessor">#define PWR_CR4_VBRS_Msk             (0x1UL &lt;&lt; PWR_CR4_VBRS_Pos)               </span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f"> 6525</a></span><span class="preprocessor">#define PWR_CR4_VBRS                 PWR_CR4_VBRS_Msk                          </span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span><span class="preprocessor">#define PWR_CR4_VBE_Pos              (8U)</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4"> 6527</a></span><span class="preprocessor">#define PWR_CR4_VBE_Msk              (0x1UL &lt;&lt; PWR_CR4_VBE_Pos)                </span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb"> 6528</a></span><span class="preprocessor">#define PWR_CR4_VBE                  PWR_CR4_VBE_Msk                           </span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"> 6529</span><span class="preprocessor">#define PWR_CR4_WP5_Pos              (4U)</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d0d324279bc55eafa64293c70793c3c"> 6530</a></span><span class="preprocessor">#define PWR_CR4_WP5_Msk              (0x1UL &lt;&lt; PWR_CR4_WP5_Pos)                </span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81b32ad6cd95dab9691cde2fa3462e5"> 6531</a></span><span class="preprocessor">#define PWR_CR4_WP5                  PWR_CR4_WP5_Msk                           </span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span><span class="preprocessor">#define PWR_CR4_WP4_Pos              (3U)</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6"> 6533</a></span><span class="preprocessor">#define PWR_CR4_WP4_Msk              (0x1UL &lt;&lt; PWR_CR4_WP4_Pos)                </span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744"> 6534</a></span><span class="preprocessor">#define PWR_CR4_WP4                  PWR_CR4_WP4_Msk                           </span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span><span class="preprocessor">#define PWR_CR4_WP3_Pos              (2U)</span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga689e4bad5f1bc94a3cda907c478a9acf"> 6536</a></span><span class="preprocessor">#define PWR_CR4_WP3_Msk              (0x1UL &lt;&lt; PWR_CR4_WP3_Pos)                </span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a3b7f0e80a3db7c58fcabcb4c6c0358"> 6537</a></span><span class="preprocessor">#define PWR_CR4_WP3                  PWR_CR4_WP3_Msk                           </span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span><span class="preprocessor">#define PWR_CR4_WP2_Pos              (1U)</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9"> 6539</a></span><span class="preprocessor">#define PWR_CR4_WP2_Msk              (0x1UL &lt;&lt; PWR_CR4_WP2_Pos)                </span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e"> 6540</a></span><span class="preprocessor">#define PWR_CR4_WP2                  PWR_CR4_WP2_Msk                           </span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span><span class="preprocessor">#define PWR_CR4_WP1_Pos              (0U)</span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a"> 6542</a></span><span class="preprocessor">#define PWR_CR4_WP1_Msk              (0x1UL &lt;&lt; PWR_CR4_WP1_Pos)                </span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465"> 6543</a></span><span class="preprocessor">#define PWR_CR4_WP1                  PWR_CR4_WP1_Msk                           </span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span><span class="comment">/********************  Bit definition for PWR_SR1 register  ********************/</span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span><span class="preprocessor">#define PWR_SR1_WUFI_Pos             (15U)</span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c"> 6547</a></span><span class="preprocessor">#define PWR_SR1_WUFI_Msk             (0x1UL &lt;&lt; PWR_SR1_WUFI_Pos)               </span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9"> 6548</a></span><span class="preprocessor">#define PWR_SR1_WUFI                 PWR_SR1_WUFI_Msk                          </span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span><span class="preprocessor">#define PWR_SR1_SBF_Pos              (8U)</span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13"> 6550</a></span><span class="preprocessor">#define PWR_SR1_SBF_Msk              (0x1UL &lt;&lt; PWR_SR1_SBF_Pos)                </span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1"> 6551</a></span><span class="preprocessor">#define PWR_SR1_SBF                  PWR_SR1_SBF_Msk                           </span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span><span class="preprocessor">#define PWR_SR1_WUF_Pos              (0U)</span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04"> 6553</a></span><span class="preprocessor">#define PWR_SR1_WUF_Msk              (0x1FUL &lt;&lt; PWR_SR1_WUF_Pos)               </span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72"> 6554</a></span><span class="preprocessor">#define PWR_SR1_WUF                  PWR_SR1_WUF_Msk                           </span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span><span class="preprocessor">#define PWR_SR1_WUF5_Pos             (4U)</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa81a5e5608d24f04e510b981f23f550"> 6556</a></span><span class="preprocessor">#define PWR_SR1_WUF5_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF5_Pos)               </span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac119a7732cd690d01870ee0fa72b4d20"> 6557</a></span><span class="preprocessor">#define PWR_SR1_WUF5                 PWR_SR1_WUF5_Msk                          </span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"> 6558</span><span class="preprocessor">#define PWR_SR1_WUF4_Pos             (3U)</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31"> 6559</a></span><span class="preprocessor">#define PWR_SR1_WUF4_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF4_Pos)               </span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516"> 6560</a></span><span class="preprocessor">#define PWR_SR1_WUF4                 PWR_SR1_WUF4_Msk                          </span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span><span class="preprocessor">#define PWR_SR1_WUF3_Pos             (2U)</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee47e810678a998df7b130c61c76dc6"> 6562</a></span><span class="preprocessor">#define PWR_SR1_WUF3_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF3_Pos)               </span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff45092647d089b93361f5cbaf6b1a1"> 6563</a></span><span class="preprocessor">#define PWR_SR1_WUF3                 PWR_SR1_WUF3_Msk                          </span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"> 6564</span><span class="preprocessor">#define PWR_SR1_WUF2_Pos             (1U)</span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37"> 6565</a></span><span class="preprocessor">#define PWR_SR1_WUF2_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF2_Pos)               </span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6"> 6566</a></span><span class="preprocessor">#define PWR_SR1_WUF2                 PWR_SR1_WUF2_Msk                          </span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span><span class="preprocessor">#define PWR_SR1_WUF1_Pos             (0U)</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5"> 6568</a></span><span class="preprocessor">#define PWR_SR1_WUF1_Msk             (0x1UL &lt;&lt; PWR_SR1_WUF1_Pos)               </span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9"> 6569</a></span><span class="preprocessor">#define PWR_SR1_WUF1                 PWR_SR1_WUF1_Msk                          </span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span><span class="comment">/********************  Bit definition for PWR_SR2 register  ********************/</span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span><span class="preprocessor">#define PWR_SR2_PVMO4_Pos            (15U)</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2b0e8f56f9974148ea6272d0152668"> 6573</a></span><span class="preprocessor">#define PWR_SR2_PVMO4_Msk            (0x1UL &lt;&lt; PWR_SR2_PVMO4_Pos)              </span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb35ad6cec90fea4a2a2770204bfa618"> 6574</a></span><span class="preprocessor">#define PWR_SR2_PVMO4                PWR_SR2_PVMO4_Msk                         </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"> 6575</span><span class="preprocessor">#define PWR_SR2_PVMO3_Pos            (14U)</span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3689cfd285737059dbb4a748dbf117e1"> 6576</a></span><span class="preprocessor">#define PWR_SR2_PVMO3_Msk            (0x1UL &lt;&lt; PWR_SR2_PVMO3_Pos)              </span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2a4928dc037f410049cf67cde12a52"> 6577</a></span><span class="preprocessor">#define PWR_SR2_PVMO3                PWR_SR2_PVMO3_Msk                         </span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span><span class="preprocessor">#define PWR_SR2_PVMO2_Pos            (13U)</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3a78d677e571cf3bfbc90344cd7505"> 6579</a></span><span class="preprocessor">#define PWR_SR2_PVMO2_Msk            (0x1UL &lt;&lt; PWR_SR2_PVMO2_Pos)              </span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae475738960817bd81d391791d494a13c"> 6580</a></span><span class="preprocessor">#define PWR_SR2_PVMO2                PWR_SR2_PVMO2_Msk                         </span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"> 6581</span><span class="preprocessor">#define PWR_SR2_PVMO1_Pos            (12U)</span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543077b17f78342367fb22eb2dbb5195"> 6582</a></span><span class="preprocessor">#define PWR_SR2_PVMO1_Msk            (0x1UL &lt;&lt; PWR_SR2_PVMO1_Pos)              </span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24326eb66176060b4fbfbf9648b149f8"> 6583</a></span><span class="preprocessor">#define PWR_SR2_PVMO1                PWR_SR2_PVMO1_Msk                         </span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span><span class="preprocessor">#define PWR_SR2_PVDO_Pos             (11U)</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bd23d53172d09b3e1a19f7bc7a6d06"> 6585</a></span><span class="preprocessor">#define PWR_SR2_PVDO_Msk             (0x1UL &lt;&lt; PWR_SR2_PVDO_Pos)               </span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fea15ae013036a5a24db22a52ca3147"> 6586</a></span><span class="preprocessor">#define PWR_SR2_PVDO                 PWR_SR2_PVDO_Msk                          </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span><span class="preprocessor">#define PWR_SR2_VOSF_Pos             (10U)</span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6"> 6588</a></span><span class="preprocessor">#define PWR_SR2_VOSF_Msk             (0x1UL &lt;&lt; PWR_SR2_VOSF_Pos)               </span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81"> 6589</a></span><span class="preprocessor">#define PWR_SR2_VOSF                 PWR_SR2_VOSF_Msk                          </span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"> 6590</span><span class="preprocessor">#define PWR_SR2_REGLPF_Pos           (9U)</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c"> 6591</a></span><span class="preprocessor">#define PWR_SR2_REGLPF_Msk           (0x1UL &lt;&lt; PWR_SR2_REGLPF_Pos)             </span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d"> 6592</a></span><span class="preprocessor">#define PWR_SR2_REGLPF               PWR_SR2_REGLPF_Msk                        </span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span><span class="preprocessor">#define PWR_SR2_REGLPS_Pos           (8U)</span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4"> 6594</a></span><span class="preprocessor">#define PWR_SR2_REGLPS_Msk           (0x1UL &lt;&lt; PWR_SR2_REGLPS_Pos)             </span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872"> 6595</a></span><span class="preprocessor">#define PWR_SR2_REGLPS               PWR_SR2_REGLPS_Msk                        </span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"> 6597</span><span class="comment">/********************  Bit definition for PWR_SCR register  ********************/</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"> 6598</span><span class="preprocessor">#define PWR_SCR_CSBF_Pos             (8U)</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83"> 6599</a></span><span class="preprocessor">#define PWR_SCR_CSBF_Msk             (0x1UL &lt;&lt; PWR_SCR_CSBF_Pos)               </span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5"> 6600</a></span><span class="preprocessor">#define PWR_SCR_CSBF                 PWR_SCR_CSBF_Msk                          </span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span><span class="preprocessor">#define PWR_SCR_CWUF_Pos             (0U)</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920"> 6602</a></span><span class="preprocessor">#define PWR_SCR_CWUF_Msk             (0x1FUL &lt;&lt; PWR_SCR_CWUF_Pos)              </span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c"> 6603</a></span><span class="preprocessor">#define PWR_SCR_CWUF                 PWR_SCR_CWUF_Msk                          </span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span><span class="preprocessor">#define PWR_SCR_CWUF5_Pos            (4U)</span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5980fc735db6b2ea9adeb05d3e3c1f1"> 6605</a></span><span class="preprocessor">#define PWR_SCR_CWUF5_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF5_Pos)              </span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cc08299b937e0c1c87e24aa153c005"> 6606</a></span><span class="preprocessor">#define PWR_SCR_CWUF5                PWR_SCR_CWUF5_Msk                         </span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span><span class="preprocessor">#define PWR_SCR_CWUF4_Pos            (3U)</span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4"> 6608</a></span><span class="preprocessor">#define PWR_SCR_CWUF4_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF4_Pos)              </span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268"> 6609</a></span><span class="preprocessor">#define PWR_SCR_CWUF4                PWR_SCR_CWUF4_Msk                         </span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"> 6610</span><span class="preprocessor">#define PWR_SCR_CWUF3_Pos            (2U)</span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe80c512090943bc2e4aea5068bed2c0"> 6611</a></span><span class="preprocessor">#define PWR_SCR_CWUF3_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF3_Pos)              </span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b435bfeeeb80cd6e640fa6f9210649a"> 6612</a></span><span class="preprocessor">#define PWR_SCR_CWUF3                PWR_SCR_CWUF3_Msk                         </span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span><span class="preprocessor">#define PWR_SCR_CWUF2_Pos            (1U)</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a"> 6614</a></span><span class="preprocessor">#define PWR_SCR_CWUF2_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF2_Pos)              </span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d"> 6615</a></span><span class="preprocessor">#define PWR_SCR_CWUF2                PWR_SCR_CWUF2_Msk                         </span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"> 6616</span><span class="preprocessor">#define PWR_SCR_CWUF1_Pos            (0U)</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc"> 6617</a></span><span class="preprocessor">#define PWR_SCR_CWUF1_Msk            (0x1UL &lt;&lt; PWR_SCR_CWUF1_Pos)              </span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70"> 6618</a></span><span class="preprocessor">#define PWR_SCR_CWUF1                PWR_SCR_CWUF1_Msk                         </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"> 6620</span><span class="comment">/********************  Bit definition for PWR_PUCRA register  ********************/</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"> 6621</span><span class="preprocessor">#define PWR_PUCRA_PA15_Pos           (15U)</span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee7372783982d4d000e2e847c8dc630"> 6622</a></span><span class="preprocessor">#define PWR_PUCRA_PA15_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA15_Pos)             </span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3dcecac6d5bf3fb594f4842d6b97d6"> 6623</a></span><span class="preprocessor">#define PWR_PUCRA_PA15               PWR_PUCRA_PA15_Msk                        </span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"> 6624</span><span class="preprocessor">#define PWR_PUCRA_PA13_Pos           (13U)</span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fca5031723da3035cd0ac84416c8e2"> 6625</a></span><span class="preprocessor">#define PWR_PUCRA_PA13_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA13_Pos)             </span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea0cce66170e2ccf02106afb53d1be1"> 6626</a></span><span class="preprocessor">#define PWR_PUCRA_PA13               PWR_PUCRA_PA13_Msk                        </span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"> 6627</span><span class="preprocessor">#define PWR_PUCRA_PA12_Pos           (12U)</span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga413606379c8e0c1a3e1038cde7f30868"> 6628</a></span><span class="preprocessor">#define PWR_PUCRA_PA12_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA12_Pos)             </span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ea01deb040e636ed39d21098f25d4e"> 6629</a></span><span class="preprocessor">#define PWR_PUCRA_PA12               PWR_PUCRA_PA12_Msk                        </span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span><span class="preprocessor">#define PWR_PUCRA_PA11_Pos           (11U)</span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e22caf5cbbfec057ab9b61e47e85ea1"> 6631</a></span><span class="preprocessor">#define PWR_PUCRA_PA11_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA11_Pos)             </span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d18f1f2f4dae41593a9485bfa94d3c"> 6632</a></span><span class="preprocessor">#define PWR_PUCRA_PA11               PWR_PUCRA_PA11_Msk                        </span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span><span class="preprocessor">#define PWR_PUCRA_PA10_Pos           (10U)</span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbe03ce2b32c6d2d99f96eb370471439"> 6634</a></span><span class="preprocessor">#define PWR_PUCRA_PA10_Msk           (0x1UL &lt;&lt; PWR_PUCRA_PA10_Pos)             </span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cc170ec9f694d2e53e4185386539ab9"> 6635</a></span><span class="preprocessor">#define PWR_PUCRA_PA10               PWR_PUCRA_PA10_Msk                        </span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span><span class="preprocessor">#define PWR_PUCRA_PA9_Pos            (9U)</span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9dde6ee2c091baf19521149febaf7dd"> 6637</a></span><span class="preprocessor">#define PWR_PUCRA_PA9_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA9_Pos)              </span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c73bae1a8797e0b0bb20840bbacb96"> 6638</a></span><span class="preprocessor">#define PWR_PUCRA_PA9                PWR_PUCRA_PA9_Msk                         </span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span><span class="preprocessor">#define PWR_PUCRA_PA8_Pos            (8U)</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d5a3368e444f279a7af166c9823cd5"> 6640</a></span><span class="preprocessor">#define PWR_PUCRA_PA8_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA8_Pos)              </span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a388db394ce5118cbcc6f51d63b7aa2"> 6641</a></span><span class="preprocessor">#define PWR_PUCRA_PA8                PWR_PUCRA_PA8_Msk                         </span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span><span class="preprocessor">#define PWR_PUCRA_PA7_Pos            (7U)</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05ab6805e6783126974d0e3dcb2a4d3"> 6643</a></span><span class="preprocessor">#define PWR_PUCRA_PA7_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA7_Pos)              </span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc5bae0e836f9dced965b9ea5be7efb"> 6644</a></span><span class="preprocessor">#define PWR_PUCRA_PA7                PWR_PUCRA_PA7_Msk                         </span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"> 6645</span><span class="preprocessor">#define PWR_PUCRA_PA6_Pos            (6U)</span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403ab985c027f1b20022c764687e00a4"> 6646</a></span><span class="preprocessor">#define PWR_PUCRA_PA6_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA6_Pos)              </span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a03fc634507c4acd78f5a3d862e682a"> 6647</a></span><span class="preprocessor">#define PWR_PUCRA_PA6                PWR_PUCRA_PA6_Msk                         </span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span><span class="preprocessor">#define PWR_PUCRA_PA5_Pos            (5U)</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28bb70b37b8d2539538d27510c554272"> 6649</a></span><span class="preprocessor">#define PWR_PUCRA_PA5_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA5_Pos)              </span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a21e0d55ef3b7c9e4b7904a51ee4e4"> 6650</a></span><span class="preprocessor">#define PWR_PUCRA_PA5                PWR_PUCRA_PA5_Msk                         </span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"> 6651</span><span class="preprocessor">#define PWR_PUCRA_PA4_Pos            (4U)</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02aeb0f5747375daee2488ee818535de"> 6652</a></span><span class="preprocessor">#define PWR_PUCRA_PA4_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA4_Pos)              </span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a7945818e176f22294889671cefcc5"> 6653</a></span><span class="preprocessor">#define PWR_PUCRA_PA4                PWR_PUCRA_PA4_Msk                         </span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span><span class="preprocessor">#define PWR_PUCRA_PA3_Pos            (3U)</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae0d70425d15078cf339b01c7b8190a"> 6655</a></span><span class="preprocessor">#define PWR_PUCRA_PA3_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA3_Pos)              </span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac091a74842ea29ed914029a65058702d"> 6656</a></span><span class="preprocessor">#define PWR_PUCRA_PA3                PWR_PUCRA_PA3_Msk                         </span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span><span class="preprocessor">#define PWR_PUCRA_PA2_Pos            (2U)</span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e82a239452bb018157e3656eccf3afb"> 6658</a></span><span class="preprocessor">#define PWR_PUCRA_PA2_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA2_Pos)              </span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dea15b84bf7b96f70e3ff1b47f5637"> 6659</a></span><span class="preprocessor">#define PWR_PUCRA_PA2                PWR_PUCRA_PA2_Msk                         </span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"> 6660</span><span class="preprocessor">#define PWR_PUCRA_PA1_Pos            (1U)</span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ef14597b5a97e2cae2be52962e5323b"> 6661</a></span><span class="preprocessor">#define PWR_PUCRA_PA1_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA1_Pos)              </span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247c10f6a0573e1ac870a1a4de58ecc3"> 6662</a></span><span class="preprocessor">#define PWR_PUCRA_PA1                PWR_PUCRA_PA1_Msk                         </span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"> 6663</span><span class="preprocessor">#define PWR_PUCRA_PA0_Pos            (0U)</span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b53d54c8c70d2afc6586b115db7aaf"> 6664</a></span><span class="preprocessor">#define PWR_PUCRA_PA0_Msk            (0x1UL &lt;&lt; PWR_PUCRA_PA0_Pos)              </span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169c59fcd30cd6255743d076f51e6332"> 6665</a></span><span class="preprocessor">#define PWR_PUCRA_PA0                PWR_PUCRA_PA0_Msk                         </span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span><span class="comment">/********************  Bit definition for PWR_PDCRA register  ********************/</span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"> 6668</span><span class="preprocessor">#define PWR_PDCRA_PA14_Pos           (14U)</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700d6c54773f659bc57c38afeb86bf51"> 6669</a></span><span class="preprocessor">#define PWR_PDCRA_PA14_Msk           (0x1UL &lt;&lt; PWR_PDCRA_PA14_Pos)             </span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64428d4a9dab9efce521cd7d923af64"> 6670</a></span><span class="preprocessor">#define PWR_PDCRA_PA14               PWR_PDCRA_PA14_Msk                        </span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span><span class="preprocessor">#define PWR_PDCRA_PA12_Pos           (12U)</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088f08cd4ff10d16a3e8233d50082e40"> 6672</a></span><span class="preprocessor">#define PWR_PDCRA_PA12_Msk           (0x1UL &lt;&lt; PWR_PDCRA_PA12_Pos)             </span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91911c5d20a197108c51537b04958b02"> 6673</a></span><span class="preprocessor">#define PWR_PDCRA_PA12               PWR_PDCRA_PA12_Msk                        </span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span><span class="preprocessor">#define PWR_PDCRA_PA11_Pos           (11U)</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3af2137078270558bd54576674e11c8"> 6675</a></span><span class="preprocessor">#define PWR_PDCRA_PA11_Msk           (0x1UL &lt;&lt; PWR_PDCRA_PA11_Pos)             </span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39758c425db38f7ae510c37b9e64722c"> 6676</a></span><span class="preprocessor">#define PWR_PDCRA_PA11               PWR_PDCRA_PA11_Msk                        </span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"> 6677</span><span class="preprocessor">#define PWR_PDCRA_PA10_Pos           (10U)</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275d31c4a20ced7408cb555667c1d425"> 6678</a></span><span class="preprocessor">#define PWR_PDCRA_PA10_Msk           (0x1UL &lt;&lt; PWR_PDCRA_PA10_Pos)             </span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb64169709bc6bb557076f5a85fe1504"> 6679</a></span><span class="preprocessor">#define PWR_PDCRA_PA10               PWR_PDCRA_PA10_Msk                        </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span><span class="preprocessor">#define PWR_PDCRA_PA9_Pos            (9U)</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089cccb2c6553fa1b178e4e0ba9220ad"> 6681</a></span><span class="preprocessor">#define PWR_PDCRA_PA9_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA9_Pos)              </span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e244d97c388adb98fd406c08666f24"> 6682</a></span><span class="preprocessor">#define PWR_PDCRA_PA9                PWR_PDCRA_PA9_Msk                         </span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span><span class="preprocessor">#define PWR_PDCRA_PA8_Pos            (8U)</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a982eda80652cae76ed398ca60ccd0"> 6684</a></span><span class="preprocessor">#define PWR_PDCRA_PA8_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA8_Pos)              </span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bcf52d2e7e1c34d4ea601c3ceddd04d"> 6685</a></span><span class="preprocessor">#define PWR_PDCRA_PA8                PWR_PDCRA_PA8_Msk                         </span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span><span class="preprocessor">#define PWR_PDCRA_PA7_Pos            (7U)</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df96cb99663dc62934da321aaecf8b1"> 6687</a></span><span class="preprocessor">#define PWR_PDCRA_PA7_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA7_Pos)              </span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09275b29798705676d45c9c785f9976"> 6688</a></span><span class="preprocessor">#define PWR_PDCRA_PA7                PWR_PDCRA_PA7_Msk                         </span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span><span class="preprocessor">#define PWR_PDCRA_PA6_Pos            (6U)</span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga518779284420c211407770d6f434c901"> 6690</a></span><span class="preprocessor">#define PWR_PDCRA_PA6_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA6_Pos)              </span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dca195c3d39108d4e9feb4f1fa431c5"> 6691</a></span><span class="preprocessor">#define PWR_PDCRA_PA6                PWR_PDCRA_PA6_Msk                         </span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span><span class="preprocessor">#define PWR_PDCRA_PA5_Pos            (5U)</span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bfb96db542041102de79fc11bb01d06"> 6693</a></span><span class="preprocessor">#define PWR_PDCRA_PA5_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA5_Pos)              </span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc699a7651005b7b93e4fae230b3ef2e"> 6694</a></span><span class="preprocessor">#define PWR_PDCRA_PA5                PWR_PDCRA_PA5_Msk                         </span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"> 6695</span><span class="preprocessor">#define PWR_PDCRA_PA4_Pos            (4U)</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a027d892d2f7122794c13c4d937140d"> 6696</a></span><span class="preprocessor">#define PWR_PDCRA_PA4_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA4_Pos)              </span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3760e2a24c021505475f49022333a96c"> 6697</a></span><span class="preprocessor">#define PWR_PDCRA_PA4                PWR_PDCRA_PA4_Msk                         </span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span><span class="preprocessor">#define PWR_PDCRA_PA3_Pos            (3U)</span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44ba6d2692ecba3213aaf1236f6a985"> 6699</a></span><span class="preprocessor">#define PWR_PDCRA_PA3_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA3_Pos)              </span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c253f1fdca9a3927853daad5031d351"> 6700</a></span><span class="preprocessor">#define PWR_PDCRA_PA3                PWR_PDCRA_PA3_Msk                         </span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"> 6701</span><span class="preprocessor">#define PWR_PDCRA_PA2_Pos            (2U)</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7cc88265568e8ef7b0e8978eeaa3f4"> 6702</a></span><span class="preprocessor">#define PWR_PDCRA_PA2_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA2_Pos)              </span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771a8cc2433de6e3190618a12211d750"> 6703</a></span><span class="preprocessor">#define PWR_PDCRA_PA2                PWR_PDCRA_PA2_Msk                         </span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span><span class="preprocessor">#define PWR_PDCRA_PA1_Pos            (1U)</span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa539589ee6592bc1f92bc036675162e6"> 6705</a></span><span class="preprocessor">#define PWR_PDCRA_PA1_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA1_Pos)              </span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae89c2b6bcc82f0c028e3e04e393cf264"> 6706</a></span><span class="preprocessor">#define PWR_PDCRA_PA1                PWR_PDCRA_PA1_Msk                         </span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span><span class="preprocessor">#define PWR_PDCRA_PA0_Pos            (0U)</span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e3de4f8ac77a779a98b3aa3080a64d"> 6708</a></span><span class="preprocessor">#define PWR_PDCRA_PA0_Msk            (0x1UL &lt;&lt; PWR_PDCRA_PA0_Pos)              </span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe33ba93d8caeda571f2d255494f2caa"> 6709</a></span><span class="preprocessor">#define PWR_PDCRA_PA0                PWR_PDCRA_PA0_Msk                         </span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span><span class="comment">/********************  Bit definition for PWR_PUCRB register  ********************/</span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span> </div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"> 6713</span><span class="preprocessor">#define PWR_PUCRB_PB15_Pos           (15U)</span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b43872f66b27a4b3384744a7de806b8"> 6714</a></span><span class="preprocessor">#define PWR_PUCRB_PB15_Msk           (0x1UL &lt;&lt; PWR_PUCRB_PB15_Pos)             </span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a82158bc0e841126c7cf09e466d11ba"> 6715</a></span><span class="preprocessor">#define PWR_PUCRB_PB15               PWR_PUCRB_PB15_Msk                        </span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"> 6716</span><span class="preprocessor">#define PWR_PUCRB_PB14_Pos           (14U)</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50352afabef5f92da21a1231e8fc782b"> 6717</a></span><span class="preprocessor">#define PWR_PUCRB_PB14_Msk           (0x1UL &lt;&lt; PWR_PUCRB_PB14_Pos)             </span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c81bbc64b7903d2a1b0269d6d52a284"> 6718</a></span><span class="preprocessor">#define PWR_PUCRB_PB14               PWR_PUCRB_PB14_Msk                        </span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span><span class="preprocessor">#define PWR_PUCRB_PB13_Pos           (13U)</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ea122f3c6baf3a4043160d6fcd0cb6"> 6720</a></span><span class="preprocessor">#define PWR_PUCRB_PB13_Msk           (0x1UL &lt;&lt; PWR_PUCRB_PB13_Pos)             </span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b1ef48ac1593f33850cd9bf05343b3"> 6721</a></span><span class="preprocessor">#define PWR_PUCRB_PB13               PWR_PUCRB_PB13_Msk                        </span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span><span class="preprocessor">#define PWR_PUCRB_PB12_Pos           (12U)</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga945c238b75adbc46ffd1f94cc5d35e7e"> 6723</a></span><span class="preprocessor">#define PWR_PUCRB_PB12_Msk           (0x1UL &lt;&lt; PWR_PUCRB_PB12_Pos)             </span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc4091b0e1fbab30f23af34741e3173"> 6724</a></span><span class="preprocessor">#define PWR_PUCRB_PB12               PWR_PUCRB_PB12_Msk                        </span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span><span class="preprocessor">#define PWR_PUCRB_PB11_Pos           (11U)</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d621fd8a99b329fcc3ebe2e00e0e2be"> 6726</a></span><span class="preprocessor">#define PWR_PUCRB_PB11_Msk           (0x1UL &lt;&lt; PWR_PUCRB_PB11_Pos)             </span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7891d31a8e1a142f7b0fa18bda9e959"> 6727</a></span><span class="preprocessor">#define PWR_PUCRB_PB11               PWR_PUCRB_PB11_Msk                        </span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span><span class="preprocessor">#define PWR_PUCRB_PB10_Pos           (10U)</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb9df3c7cf2671832def322015e83a4c"> 6729</a></span><span class="preprocessor">#define PWR_PUCRB_PB10_Msk           (0x1UL &lt;&lt; PWR_PUCRB_PB10_Pos)             </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0656dd1959661573b20a5db7ac20708"> 6730</a></span><span class="preprocessor">#define PWR_PUCRB_PB10               PWR_PUCRB_PB10_Msk                        </span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"> 6731</span><span class="preprocessor">#define PWR_PUCRB_PB9_Pos            (9U)</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60a9b563507d91e4e7df6a82bab5b2f"> 6732</a></span><span class="preprocessor">#define PWR_PUCRB_PB9_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB9_Pos)              </span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd07d527d46866c35a88f22f54f984b0"> 6733</a></span><span class="preprocessor">#define PWR_PUCRB_PB9                PWR_PUCRB_PB9_Msk                         </span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"> 6734</span><span class="preprocessor">#define PWR_PUCRB_PB8_Pos            (8U)</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52e58aa2430efd8ce4c3b56f25449c2"> 6735</a></span><span class="preprocessor">#define PWR_PUCRB_PB8_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB8_Pos)              </span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325bd47d4e80182dd0d4df86de234f08"> 6736</a></span><span class="preprocessor">#define PWR_PUCRB_PB8                PWR_PUCRB_PB8_Msk                         </span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span><span class="preprocessor">#define PWR_PUCRB_PB7_Pos            (7U)</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga229b88fe3d8743a07df6944091110d46"> 6738</a></span><span class="preprocessor">#define PWR_PUCRB_PB7_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB7_Pos)              </span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263cdba9a8ee852bb343a38ebab11833"> 6739</a></span><span class="preprocessor">#define PWR_PUCRB_PB7                PWR_PUCRB_PB7_Msk                         </span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span><span class="preprocessor">#define PWR_PUCRB_PB6_Pos            (6U)</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611c3f3c049a2b9fc3df268417d220fe"> 6741</a></span><span class="preprocessor">#define PWR_PUCRB_PB6_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB6_Pos)              </span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdeb9e492aedae104ed536c66f8603db"> 6742</a></span><span class="preprocessor">#define PWR_PUCRB_PB6                PWR_PUCRB_PB6_Msk                         </span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span><span class="preprocessor">#define PWR_PUCRB_PB5_Pos            (5U)</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab850e2a2514542723a500e110e08d437"> 6744</a></span><span class="preprocessor">#define PWR_PUCRB_PB5_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB5_Pos)              </span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9178627a0718dfff48a9adf6bc0f963b"> 6745</a></span><span class="preprocessor">#define PWR_PUCRB_PB5                PWR_PUCRB_PB5_Msk                         </span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span><span class="preprocessor">#define PWR_PUCRB_PB4_Pos            (4U)</span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5856601dc7cc0fd024c066265cd66ab5"> 6747</a></span><span class="preprocessor">#define PWR_PUCRB_PB4_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB4_Pos)              </span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffa2061e37dad37437f5cb47be294a6"> 6748</a></span><span class="preprocessor">#define PWR_PUCRB_PB4                PWR_PUCRB_PB4_Msk                         </span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"> 6749</span><span class="preprocessor">#define PWR_PUCRB_PB3_Pos            (3U)</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3811a7f8aa304f48a6c37260bedbd3b"> 6750</a></span><span class="preprocessor">#define PWR_PUCRB_PB3_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB3_Pos)              </span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90577c39614de0671db781f5168a2086"> 6751</a></span><span class="preprocessor">#define PWR_PUCRB_PB3                PWR_PUCRB_PB3_Msk                         </span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"> 6752</span><span class="preprocessor">#define PWR_PUCRB_PB2_Pos            (2U)</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4a9b734d743bff18dee0f4ef45f8a72"> 6753</a></span><span class="preprocessor">#define PWR_PUCRB_PB2_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB2_Pos)              </span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee1eaf52a2e5d28819edc4c0de2e2bd"> 6754</a></span><span class="preprocessor">#define PWR_PUCRB_PB2                PWR_PUCRB_PB2_Msk                         </span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span><span class="preprocessor">#define PWR_PUCRB_PB1_Pos            (1U)</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185637d506df5bfb727bc67ff3f0d383"> 6756</a></span><span class="preprocessor">#define PWR_PUCRB_PB1_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB1_Pos)              </span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4868b26376c5ce38025c617d9a45a81"> 6757</a></span><span class="preprocessor">#define PWR_PUCRB_PB1                PWR_PUCRB_PB1_Msk                         </span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"> 6758</span><span class="preprocessor">#define PWR_PUCRB_PB0_Pos            (0U)</span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a79251e6862e306db3a66efef348ce"> 6759</a></span><span class="preprocessor">#define PWR_PUCRB_PB0_Msk            (0x1UL &lt;&lt; PWR_PUCRB_PB0_Pos)              </span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga511b67a6d2a4745e92351a619b4aaa97"> 6760</a></span><span class="preprocessor">#define PWR_PUCRB_PB0                PWR_PUCRB_PB0_Msk                         </span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"> 6762</span><span class="comment">/********************  Bit definition for PWR_PDCRB register  ********************/</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span><span class="preprocessor">#define PWR_PDCRB_PB15_Pos           (15U)</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b170531e58f4b880cd586eb0aa0b8d7"> 6764</a></span><span class="preprocessor">#define PWR_PDCRB_PB15_Msk           (0x1UL &lt;&lt; PWR_PDCRB_PB15_Pos)             </span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a53829f108029eaef213068691ea2f"> 6765</a></span><span class="preprocessor">#define PWR_PDCRB_PB15               PWR_PDCRB_PB15_Msk                        </span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span><span class="preprocessor">#define PWR_PDCRB_PB14_Pos           (14U)</span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc0f6e2f3d4d1924889bcd59d2e3f9c4"> 6767</a></span><span class="preprocessor">#define PWR_PDCRB_PB14_Msk           (0x1UL &lt;&lt; PWR_PDCRB_PB14_Pos)             </span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da678c53f34c77f39409eda53f793e2"> 6768</a></span><span class="preprocessor">#define PWR_PDCRB_PB14               PWR_PDCRB_PB14_Msk                        </span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"> 6769</span><span class="preprocessor">#define PWR_PDCRB_PB13_Pos           (13U)</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6a69d9995a4bb0349c3abc06455109"> 6770</a></span><span class="preprocessor">#define PWR_PDCRB_PB13_Msk           (0x1UL &lt;&lt; PWR_PDCRB_PB13_Pos)             </span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga194138623bfc79166685917211cf171c"> 6771</a></span><span class="preprocessor">#define PWR_PDCRB_PB13               PWR_PDCRB_PB13_Msk                        </span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"> 6772</span><span class="preprocessor">#define PWR_PDCRB_PB12_Pos           (12U)</span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108f4c1f332fb89e49cec215be82a6f"> 6773</a></span><span class="preprocessor">#define PWR_PDCRB_PB12_Msk           (0x1UL &lt;&lt; PWR_PDCRB_PB12_Pos)             </span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac812e3841c1d2c7e3f17be6934b17754"> 6774</a></span><span class="preprocessor">#define PWR_PDCRB_PB12               PWR_PDCRB_PB12_Msk                        </span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"> 6775</span><span class="preprocessor">#define PWR_PDCRB_PB11_Pos           (11U)</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8b8e6e89b9257dbf271de2a70039ec"> 6776</a></span><span class="preprocessor">#define PWR_PDCRB_PB11_Msk           (0x1UL &lt;&lt; PWR_PDCRB_PB11_Pos)             </span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeadd3241eb26dd0de6ad44ac878ffed"> 6777</a></span><span class="preprocessor">#define PWR_PDCRB_PB11               PWR_PDCRB_PB11_Msk                        </span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"> 6778</span><span class="preprocessor">#define PWR_PDCRB_PB10_Pos           (10U)</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43185721139c1f82cce33f0c559a333a"> 6779</a></span><span class="preprocessor">#define PWR_PDCRB_PB10_Msk           (0x1UL &lt;&lt; PWR_PDCRB_PB10_Pos)             </span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ce803d2dafb5f99c5b621222a8ccda"> 6780</a></span><span class="preprocessor">#define PWR_PDCRB_PB10               PWR_PDCRB_PB10_Msk                        </span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span><span class="preprocessor">#define PWR_PDCRB_PB9_Pos            (9U)</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7950ae13b792c51cbcd96244976dda93"> 6782</a></span><span class="preprocessor">#define PWR_PDCRB_PB9_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB9_Pos)              </span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c7e7fd4f1aa4bb3c3d8482c0601b4ab"> 6783</a></span><span class="preprocessor">#define PWR_PDCRB_PB9                PWR_PDCRB_PB9_Msk                         </span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"> 6784</span><span class="preprocessor">#define PWR_PDCRB_PB8_Pos            (8U)</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1a142c95aca29ea195edcdd1510c5"> 6785</a></span><span class="preprocessor">#define PWR_PDCRB_PB8_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB8_Pos)              </span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff351a0b6cbb045bda3662e11b7b02e"> 6786</a></span><span class="preprocessor">#define PWR_PDCRB_PB8                PWR_PDCRB_PB8_Msk                         </span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span><span class="preprocessor">#define PWR_PDCRB_PB7_Pos            (7U)</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97c7daa768c5be12529068b9af64711"> 6788</a></span><span class="preprocessor">#define PWR_PDCRB_PB7_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB7_Pos)              </span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49fb2b285d7e997e7a75072a892c28c6"> 6789</a></span><span class="preprocessor">#define PWR_PDCRB_PB7                PWR_PDCRB_PB7_Msk                         </span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"> 6790</span><span class="preprocessor">#define PWR_PDCRB_PB6_Pos            (6U)</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ebfbbf6a82ccaa00eb6bbae36946e5"> 6791</a></span><span class="preprocessor">#define PWR_PDCRB_PB6_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB6_Pos)              </span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8aca8a173ba6e7feebceab89fa9c091"> 6792</a></span><span class="preprocessor">#define PWR_PDCRB_PB6                PWR_PDCRB_PB6_Msk                         </span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"> 6793</span><span class="preprocessor">#define PWR_PDCRB_PB5_Pos            (5U)</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c9599e11d339cf5256bfa0d9014c20"> 6794</a></span><span class="preprocessor">#define PWR_PDCRB_PB5_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB5_Pos)              </span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8518c45d35163e51774548032a3670f0"> 6795</a></span><span class="preprocessor">#define PWR_PDCRB_PB5                PWR_PDCRB_PB5_Msk                         </span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span><span class="preprocessor">#define PWR_PDCRB_PB3_Pos            (3U)</span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e013f883e0f8800bd2b070ff05c6fd"> 6797</a></span><span class="preprocessor">#define PWR_PDCRB_PB3_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB3_Pos)              </span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c1856e03317e444f6b5f4a54072790"> 6798</a></span><span class="preprocessor">#define PWR_PDCRB_PB3                PWR_PDCRB_PB3_Msk                         </span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span><span class="preprocessor">#define PWR_PDCRB_PB2_Pos            (2U)</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185a1fcee5d53fd424293212fc69a67c"> 6800</a></span><span class="preprocessor">#define PWR_PDCRB_PB2_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB2_Pos)              </span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646605e005f43ead924a6fc563fddf0a"> 6801</a></span><span class="preprocessor">#define PWR_PDCRB_PB2                PWR_PDCRB_PB2_Msk                         </span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"> 6802</span><span class="preprocessor">#define PWR_PDCRB_PB1_Pos            (1U)</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79729f14980ea1adcac3e0137ad4f6ec"> 6803</a></span><span class="preprocessor">#define PWR_PDCRB_PB1_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB1_Pos)              </span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a3b62e431b262b4d225d25d2ec1feb"> 6804</a></span><span class="preprocessor">#define PWR_PDCRB_PB1                PWR_PDCRB_PB1_Msk                         </span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"> 6805</span><span class="preprocessor">#define PWR_PDCRB_PB0_Pos            (0U)</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a6344178b5b993cc95a9be40746d0a"> 6806</a></span><span class="preprocessor">#define PWR_PDCRB_PB0_Msk            (0x1UL &lt;&lt; PWR_PDCRB_PB0_Pos)              </span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdff78a4b11bef7547e0d893ee7b7d5"> 6807</a></span><span class="preprocessor">#define PWR_PDCRB_PB0                PWR_PDCRB_PB0_Msk                         </span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span><span class="comment">/********************  Bit definition for PWR_PUCRC register  ********************/</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span><span class="preprocessor">#define PWR_PUCRC_PC15_Pos           (15U)</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85fa303abe85c2039ef9e178111dc6d"> 6811</a></span><span class="preprocessor">#define PWR_PUCRC_PC15_Msk           (0x1UL &lt;&lt; PWR_PUCRC_PC15_Pos)             </span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe36860f65a255740c13e5a8eff44cb"> 6812</a></span><span class="preprocessor">#define PWR_PUCRC_PC15               PWR_PUCRC_PC15_Msk                        </span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span><span class="preprocessor">#define PWR_PUCRC_PC14_Pos           (14U)</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1709fdf9272586848e07ec26681ef02"> 6814</a></span><span class="preprocessor">#define PWR_PUCRC_PC14_Msk           (0x1UL &lt;&lt; PWR_PUCRC_PC14_Pos)             </span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1bc8e91670bb5a3f29e9d05c79d879"> 6815</a></span><span class="preprocessor">#define PWR_PUCRC_PC14               PWR_PUCRC_PC14_Msk                        </span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span><span class="preprocessor">#define PWR_PUCRC_PC13_Pos           (13U)</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c29d1494321ada2ff34fbb70f053e0"> 6817</a></span><span class="preprocessor">#define PWR_PUCRC_PC13_Msk           (0x1UL &lt;&lt; PWR_PUCRC_PC13_Pos)             </span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d0f6a1b0a1d3bb63f223feca0789cc6"> 6818</a></span><span class="preprocessor">#define PWR_PUCRC_PC13               PWR_PUCRC_PC13_Msk                        </span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"> 6819</span><span class="preprocessor">#define PWR_PUCRC_PC12_Pos           (12U)</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf026150987e94e4891d7f00c9266caf"> 6820</a></span><span class="preprocessor">#define PWR_PUCRC_PC12_Msk           (0x1UL &lt;&lt; PWR_PUCRC_PC12_Pos)             </span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88b78d46e37804212f567909e51eba9"> 6821</a></span><span class="preprocessor">#define PWR_PUCRC_PC12               PWR_PUCRC_PC12_Msk                        </span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span><span class="preprocessor">#define PWR_PUCRC_PC11_Pos           (11U)</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5c9c1b6a4febc8653cffe8a778017c1"> 6823</a></span><span class="preprocessor">#define PWR_PUCRC_PC11_Msk           (0x1UL &lt;&lt; PWR_PUCRC_PC11_Pos)             </span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae678987da717d53544d84314fe783fc0"> 6824</a></span><span class="preprocessor">#define PWR_PUCRC_PC11               PWR_PUCRC_PC11_Msk                        </span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span><span class="preprocessor">#define PWR_PUCRC_PC10_Pos           (10U)</span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9945cb77ea6653b98d13feeaa9037563"> 6826</a></span><span class="preprocessor">#define PWR_PUCRC_PC10_Msk           (0x1UL &lt;&lt; PWR_PUCRC_PC10_Pos)             </span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b52afac62cb463b0f4e106020fed1d5"> 6827</a></span><span class="preprocessor">#define PWR_PUCRC_PC10               PWR_PUCRC_PC10_Msk                        </span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span><span class="preprocessor">#define PWR_PUCRC_PC9_Pos            (9U)</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce953c68bd6ffa2134a800a9def5048"> 6829</a></span><span class="preprocessor">#define PWR_PUCRC_PC9_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC9_Pos)              </span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga741ff5b98a4efde33b0132a8b0998c50"> 6830</a></span><span class="preprocessor">#define PWR_PUCRC_PC9                PWR_PUCRC_PC9_Msk                         </span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span><span class="preprocessor">#define PWR_PUCRC_PC8_Pos            (8U)</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a04d5ecc2909a7f13bd1da459912634"> 6832</a></span><span class="preprocessor">#define PWR_PUCRC_PC8_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC8_Pos)              </span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c318e01011bdafb0c6defb8efd401b4"> 6833</a></span><span class="preprocessor">#define PWR_PUCRC_PC8                PWR_PUCRC_PC8_Msk                         </span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"> 6834</span><span class="preprocessor">#define PWR_PUCRC_PC7_Pos            (7U)</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b73c8884274758563b7711bb0377340"> 6835</a></span><span class="preprocessor">#define PWR_PUCRC_PC7_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC7_Pos)              </span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf188cafd7b35ac9f997ee4207a978130"> 6836</a></span><span class="preprocessor">#define PWR_PUCRC_PC7                PWR_PUCRC_PC7_Msk                         </span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"> 6837</span><span class="preprocessor">#define PWR_PUCRC_PC6_Pos            (6U)</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb9b3cf8860312c689cab4b3ae050a9"> 6838</a></span><span class="preprocessor">#define PWR_PUCRC_PC6_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC6_Pos)              </span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4c8f7ea80f3289de4ddbebeff6243d"> 6839</a></span><span class="preprocessor">#define PWR_PUCRC_PC6                PWR_PUCRC_PC6_Msk                         </span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"> 6840</span><span class="preprocessor">#define PWR_PUCRC_PC5_Pos            (5U)</span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a91e26e448892088eecee710d11a8b7"> 6841</a></span><span class="preprocessor">#define PWR_PUCRC_PC5_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC5_Pos)              </span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162bdf158cd3698678f0a09e1d6f554"> 6842</a></span><span class="preprocessor">#define PWR_PUCRC_PC5                PWR_PUCRC_PC5_Msk                         </span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span><span class="preprocessor">#define PWR_PUCRC_PC4_Pos            (4U)</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac176491e7a952894ed8e2fb0f3095fdc"> 6844</a></span><span class="preprocessor">#define PWR_PUCRC_PC4_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC4_Pos)              </span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76dc59c81842b8d108b79e0763b57549"> 6845</a></span><span class="preprocessor">#define PWR_PUCRC_PC4                PWR_PUCRC_PC4_Msk                         </span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span><span class="preprocessor">#define PWR_PUCRC_PC3_Pos            (3U)</span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad22badd8908bc488775ef31d9b7295b6"> 6847</a></span><span class="preprocessor">#define PWR_PUCRC_PC3_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC3_Pos)              </span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b429a4ba2f61690da469884e9d40a42"> 6848</a></span><span class="preprocessor">#define PWR_PUCRC_PC3                PWR_PUCRC_PC3_Msk                         </span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"> 6849</span><span class="preprocessor">#define PWR_PUCRC_PC2_Pos            (2U)</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20b1dc9d3096bd558b207f546e38ce5a"> 6850</a></span><span class="preprocessor">#define PWR_PUCRC_PC2_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC2_Pos)              </span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2138683c7ec914c2a9df05985a2a4981"> 6851</a></span><span class="preprocessor">#define PWR_PUCRC_PC2                PWR_PUCRC_PC2_Msk                         </span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span><span class="preprocessor">#define PWR_PUCRC_PC1_Pos            (1U)</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651dd7a106fea5d8e1de2c1ea8ca56ca"> 6853</a></span><span class="preprocessor">#define PWR_PUCRC_PC1_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC1_Pos)              </span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4100baf8ef865087244f84dbba9134"> 6854</a></span><span class="preprocessor">#define PWR_PUCRC_PC1                PWR_PUCRC_PC1_Msk                         </span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span><span class="preprocessor">#define PWR_PUCRC_PC0_Pos            (0U)</span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a2e8cae26a5fa6b05ff698a6b65b56"> 6856</a></span><span class="preprocessor">#define PWR_PUCRC_PC0_Msk            (0x1UL &lt;&lt; PWR_PUCRC_PC0_Pos)              </span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga046229fb09e925690d4d6ec66c9ae06b"> 6857</a></span><span class="preprocessor">#define PWR_PUCRC_PC0                PWR_PUCRC_PC0_Msk                         </span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span><span class="comment">/********************  Bit definition for PWR_PDCRC register  ********************/</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span><span class="preprocessor">#define PWR_PDCRC_PC15_Pos           (15U)</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea93537beb0f87d616f9dcc75152639"> 6861</a></span><span class="preprocessor">#define PWR_PDCRC_PC15_Msk           (0x1UL &lt;&lt; PWR_PDCRC_PC15_Pos)             </span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8583cebcda7ee9ed53b75c783fd8174"> 6862</a></span><span class="preprocessor">#define PWR_PDCRC_PC15               PWR_PDCRC_PC15_Msk                        </span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"> 6863</span><span class="preprocessor">#define PWR_PDCRC_PC14_Pos           (14U)</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58433c2ed925858ecf2b4fe7426bfe23"> 6864</a></span><span class="preprocessor">#define PWR_PDCRC_PC14_Msk           (0x1UL &lt;&lt; PWR_PDCRC_PC14_Pos)             </span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3d7adc6dc23b6ac775513ddc96c059"> 6865</a></span><span class="preprocessor">#define PWR_PDCRC_PC14               PWR_PDCRC_PC14_Msk                        </span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span><span class="preprocessor">#define PWR_PDCRC_PC13_Pos           (13U)</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf4feb5254b2653391c97eaa73792c84"> 6867</a></span><span class="preprocessor">#define PWR_PDCRC_PC13_Msk           (0x1UL &lt;&lt; PWR_PDCRC_PC13_Pos)             </span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6766e19dbd465fdcc14f06aa6bf1a8"> 6868</a></span><span class="preprocessor">#define PWR_PDCRC_PC13               PWR_PDCRC_PC13_Msk                        </span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span><span class="preprocessor">#define PWR_PDCRC_PC12_Pos           (12U)</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae960b97fa723fe06422a8e7cab626cd5"> 6870</a></span><span class="preprocessor">#define PWR_PDCRC_PC12_Msk           (0x1UL &lt;&lt; PWR_PDCRC_PC12_Pos)             </span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb81bfdb3571fc40434c56581efcc97e"> 6871</a></span><span class="preprocessor">#define PWR_PDCRC_PC12               PWR_PDCRC_PC12_Msk                        </span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span><span class="preprocessor">#define PWR_PDCRC_PC11_Pos           (11U)</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5ba6ea4c3bdeb64a6f35fbc5bcbe3b3"> 6873</a></span><span class="preprocessor">#define PWR_PDCRC_PC11_Msk           (0x1UL &lt;&lt; PWR_PDCRC_PC11_Pos)             </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e7575494e2353a87b4cbe03ff9ab34"> 6874</a></span><span class="preprocessor">#define PWR_PDCRC_PC11               PWR_PDCRC_PC11_Msk                        </span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span><span class="preprocessor">#define PWR_PDCRC_PC10_Pos           (10U)</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f076fecffdd7fa7a4a781efcb95962"> 6876</a></span><span class="preprocessor">#define PWR_PDCRC_PC10_Msk           (0x1UL &lt;&lt; PWR_PDCRC_PC10_Pos)             </span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb0b0f596fb905e8c25b4de81df49eb"> 6877</a></span><span class="preprocessor">#define PWR_PDCRC_PC10               PWR_PDCRC_PC10_Msk                        </span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span><span class="preprocessor">#define PWR_PDCRC_PC9_Pos            (9U)</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6d737962aeb55f54214c8d828ffcb4"> 6879</a></span><span class="preprocessor">#define PWR_PDCRC_PC9_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC9_Pos)              </span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbf0c4234a6e4e9ce7ea187e1319d415"> 6880</a></span><span class="preprocessor">#define PWR_PDCRC_PC9                PWR_PDCRC_PC9_Msk                         </span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span><span class="preprocessor">#define PWR_PDCRC_PC8_Pos            (8U)</span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36fbd72516c26b2fdc68ce7a2aa17b3c"> 6882</a></span><span class="preprocessor">#define PWR_PDCRC_PC8_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC8_Pos)              </span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3493966597d083ceb92c90c905267801"> 6883</a></span><span class="preprocessor">#define PWR_PDCRC_PC8                PWR_PDCRC_PC8_Msk                         </span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span><span class="preprocessor">#define PWR_PDCRC_PC7_Pos            (7U)</span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2521ee461c38339839884ee84c85361d"> 6885</a></span><span class="preprocessor">#define PWR_PDCRC_PC7_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC7_Pos)              </span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0358b2623cf2c91f8debd092131bced5"> 6886</a></span><span class="preprocessor">#define PWR_PDCRC_PC7                PWR_PDCRC_PC7_Msk                         </span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"> 6887</span><span class="preprocessor">#define PWR_PDCRC_PC6_Pos            (6U)</span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a5cb494862dbaf5adfff577d61c727"> 6888</a></span><span class="preprocessor">#define PWR_PDCRC_PC6_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC6_Pos)              </span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240b11fc928de312d5c8f9153e7f923"> 6889</a></span><span class="preprocessor">#define PWR_PDCRC_PC6                PWR_PDCRC_PC6_Msk                         </span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"> 6890</span><span class="preprocessor">#define PWR_PDCRC_PC5_Pos            (5U)</span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a22ef2ebee09e18ca01bb42691d1a2"> 6891</a></span><span class="preprocessor">#define PWR_PDCRC_PC5_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC5_Pos)              </span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e1a8823acaafffc7c6851d708ea166"> 6892</a></span><span class="preprocessor">#define PWR_PDCRC_PC5                PWR_PDCRC_PC5_Msk                         </span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"> 6893</span><span class="preprocessor">#define PWR_PDCRC_PC4_Pos            (4U)</span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3149e8820a3f4acda984709cea9e7e"> 6894</a></span><span class="preprocessor">#define PWR_PDCRC_PC4_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC4_Pos)              </span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0af268d587a5d3c1a02c06791da6ea4"> 6895</a></span><span class="preprocessor">#define PWR_PDCRC_PC4                PWR_PDCRC_PC4_Msk                         </span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"> 6896</span><span class="preprocessor">#define PWR_PDCRC_PC3_Pos            (3U)</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab78136abe805477e35b3c05e3a46ad6a"> 6897</a></span><span class="preprocessor">#define PWR_PDCRC_PC3_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC3_Pos)              </span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3afb5b6228139571eec959f08ca6f"> 6898</a></span><span class="preprocessor">#define PWR_PDCRC_PC3                PWR_PDCRC_PC3_Msk                         </span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span><span class="preprocessor">#define PWR_PDCRC_PC2_Pos            (2U)</span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7324f79ce0c59e4015119516949ad1b"> 6900</a></span><span class="preprocessor">#define PWR_PDCRC_PC2_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC2_Pos)              </span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0166e629b31c38191eba9daaa6e5857"> 6901</a></span><span class="preprocessor">#define PWR_PDCRC_PC2                PWR_PDCRC_PC2_Msk                         </span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span><span class="preprocessor">#define PWR_PDCRC_PC1_Pos            (1U)</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e369820a995c0d05770e4bdd6ffb21"> 6903</a></span><span class="preprocessor">#define PWR_PDCRC_PC1_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC1_Pos)              </span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9430b83f56aeaa4bc18e56fab9d0933b"> 6904</a></span><span class="preprocessor">#define PWR_PDCRC_PC1                PWR_PDCRC_PC1_Msk                         </span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"> 6905</span><span class="preprocessor">#define PWR_PDCRC_PC0_Pos            (0U)</span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea5b914e2e2d14ff835a0b0038d0076"> 6906</a></span><span class="preprocessor">#define PWR_PDCRC_PC0_Msk            (0x1UL &lt;&lt; PWR_PDCRC_PC0_Pos)              </span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e93891d098e450b30a20f368b3b016"> 6907</a></span><span class="preprocessor">#define PWR_PDCRC_PC0                PWR_PDCRC_PC0_Msk                         </span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span><span class="comment">/********************  Bit definition for PWR_PUCRD register  ********************/</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span><span class="preprocessor">#define PWR_PUCRD_PD15_Pos           (15U)</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f8b751c23681cf95340024b8faa345"> 6911</a></span><span class="preprocessor">#define PWR_PUCRD_PD15_Msk           (0x1UL &lt;&lt; PWR_PUCRD_PD15_Pos)             </span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc5bd56c5665a47ee02e3e76c8edd6d8"> 6912</a></span><span class="preprocessor">#define PWR_PUCRD_PD15               PWR_PUCRD_PD15_Msk                        </span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span><span class="preprocessor">#define PWR_PUCRD_PD14_Pos           (14U)</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga522375cdd173df1b4bb46a645017a533"> 6914</a></span><span class="preprocessor">#define PWR_PUCRD_PD14_Msk           (0x1UL &lt;&lt; PWR_PUCRD_PD14_Pos)             </span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f669dfaee1658ca5c9ef9af1c3e47a4"> 6915</a></span><span class="preprocessor">#define PWR_PUCRD_PD14               PWR_PUCRD_PD14_Msk                        </span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span><span class="preprocessor">#define PWR_PUCRD_PD13_Pos           (13U)</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1326aea7d1cda2024a97f3eb4d50abc5"> 6917</a></span><span class="preprocessor">#define PWR_PUCRD_PD13_Msk           (0x1UL &lt;&lt; PWR_PUCRD_PD13_Pos)             </span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eec7d31e945de1814d10ee6e0836a70"> 6918</a></span><span class="preprocessor">#define PWR_PUCRD_PD13               PWR_PUCRD_PD13_Msk                        </span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span><span class="preprocessor">#define PWR_PUCRD_PD12_Pos           (12U)</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab302411aab51a5552c4b14c9a4457c9a"> 6920</a></span><span class="preprocessor">#define PWR_PUCRD_PD12_Msk           (0x1UL &lt;&lt; PWR_PUCRD_PD12_Pos)             </span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf6efac6f8b8cde6d0860236e6de685"> 6921</a></span><span class="preprocessor">#define PWR_PUCRD_PD12               PWR_PUCRD_PD12_Msk                        </span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"> 6922</span><span class="preprocessor">#define PWR_PUCRD_PD11_Pos           (11U)</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d221a707bf1c1a1986ab8323d4ca3b"> 6923</a></span><span class="preprocessor">#define PWR_PUCRD_PD11_Msk           (0x1UL &lt;&lt; PWR_PUCRD_PD11_Pos)             </span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9e680c9ba9255c02881b0d57e8515b"> 6924</a></span><span class="preprocessor">#define PWR_PUCRD_PD11               PWR_PUCRD_PD11_Msk                        </span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"> 6925</span><span class="preprocessor">#define PWR_PUCRD_PD10_Pos           (10U)</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a09e53d9db196a1775189cea06da088"> 6926</a></span><span class="preprocessor">#define PWR_PUCRD_PD10_Msk           (0x1UL &lt;&lt; PWR_PUCRD_PD10_Pos)             </span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69554de42bcf66d7c389543d41b91212"> 6927</a></span><span class="preprocessor">#define PWR_PUCRD_PD10               PWR_PUCRD_PD10_Msk                        </span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span><span class="preprocessor">#define PWR_PUCRD_PD9_Pos            (9U)</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ec836aab56ab64f5f1b3d8ddbd4072"> 6929</a></span><span class="preprocessor">#define PWR_PUCRD_PD9_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD9_Pos)              </span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5644350c0d79e1ec4b7ad405c0cc462"> 6930</a></span><span class="preprocessor">#define PWR_PUCRD_PD9                PWR_PUCRD_PD9_Msk                         </span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span><span class="preprocessor">#define PWR_PUCRD_PD8_Pos            (8U)</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4a6b856d89914fc433c92e5c7f6aa9"> 6932</a></span><span class="preprocessor">#define PWR_PUCRD_PD8_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD8_Pos)              </span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab85ebb38ef949389243c89e984c2e38e"> 6933</a></span><span class="preprocessor">#define PWR_PUCRD_PD8                PWR_PUCRD_PD8_Msk                         </span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span><span class="preprocessor">#define PWR_PUCRD_PD7_Pos            (7U)</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441774a60e5b1bf833f8998ef07bcbb"> 6935</a></span><span class="preprocessor">#define PWR_PUCRD_PD7_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD7_Pos)              </span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga279c597e036895138188710e7edd6890"> 6936</a></span><span class="preprocessor">#define PWR_PUCRD_PD7                PWR_PUCRD_PD7_Msk                         </span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"> 6937</span><span class="preprocessor">#define PWR_PUCRD_PD6_Pos            (6U)</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c44a282c0059237a8bf4a509a529dd"> 6938</a></span><span class="preprocessor">#define PWR_PUCRD_PD6_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD6_Pos)              </span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b95d5db45f153e779638e89345e770"> 6939</a></span><span class="preprocessor">#define PWR_PUCRD_PD6                PWR_PUCRD_PD6_Msk                         </span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span><span class="preprocessor">#define PWR_PUCRD_PD5_Pos            (5U)</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad97a495bf71ce3a6a07cb2947eeb2c9b"> 6941</a></span><span class="preprocessor">#define PWR_PUCRD_PD5_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD5_Pos)              </span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bad963c3ef766f6146cdb80b9397e41"> 6942</a></span><span class="preprocessor">#define PWR_PUCRD_PD5                PWR_PUCRD_PD5_Msk                         </span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span><span class="preprocessor">#define PWR_PUCRD_PD4_Pos            (4U)</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97b23f6bd35fe3c40f48a3f46c613cf7"> 6944</a></span><span class="preprocessor">#define PWR_PUCRD_PD4_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD4_Pos)              </span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac68536cc78cc9b6265897e1dd719e417"> 6945</a></span><span class="preprocessor">#define PWR_PUCRD_PD4                PWR_PUCRD_PD4_Msk                         </span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"> 6946</span><span class="preprocessor">#define PWR_PUCRD_PD3_Pos            (3U)</span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972e66fc4db5a5e7b263c6470755b2ff"> 6947</a></span><span class="preprocessor">#define PWR_PUCRD_PD3_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD3_Pos)              </span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdf5a1c04139b070993e5514efdcf55"> 6948</a></span><span class="preprocessor">#define PWR_PUCRD_PD3                PWR_PUCRD_PD3_Msk                         </span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span><span class="preprocessor">#define PWR_PUCRD_PD2_Pos            (2U)</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a24275189eedc30d97d76263492fdd4"> 6950</a></span><span class="preprocessor">#define PWR_PUCRD_PD2_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD2_Pos)              </span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f7ee4898835aa712e9b348d4950e07"> 6951</a></span><span class="preprocessor">#define PWR_PUCRD_PD2                PWR_PUCRD_PD2_Msk                         </span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span><span class="preprocessor">#define PWR_PUCRD_PD1_Pos            (1U)</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5329a2b374d34d3dfe00a681d787d4c"> 6953</a></span><span class="preprocessor">#define PWR_PUCRD_PD1_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD1_Pos)              </span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2b7e495016f1164d36a45c7c020d20e"> 6954</a></span><span class="preprocessor">#define PWR_PUCRD_PD1                PWR_PUCRD_PD1_Msk                         </span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"> 6955</span><span class="preprocessor">#define PWR_PUCRD_PD0_Pos            (0U)</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7223a1bd49d73fc9006535afcc39da72"> 6956</a></span><span class="preprocessor">#define PWR_PUCRD_PD0_Msk            (0x1UL &lt;&lt; PWR_PUCRD_PD0_Pos)              </span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5e8a724f7cc5ac5b865f6cff4aaf6"> 6957</a></span><span class="preprocessor">#define PWR_PUCRD_PD0                PWR_PUCRD_PD0_Msk                         </span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span><span class="comment">/********************  Bit definition for PWR_PDCRD register  ********************/</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span><span class="preprocessor">#define PWR_PDCRD_PD15_Pos           (15U)</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd2a5791190c6792e13845b92bf8769"> 6961</a></span><span class="preprocessor">#define PWR_PDCRD_PD15_Msk           (0x1UL &lt;&lt; PWR_PDCRD_PD15_Pos)             </span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69551a4fe0a4674a9eb3a6dbafd977ba"> 6962</a></span><span class="preprocessor">#define PWR_PDCRD_PD15               PWR_PDCRD_PD15_Msk                        </span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span><span class="preprocessor">#define PWR_PDCRD_PD14_Pos           (14U)</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50952f469cbd0c103a3fb2160145420"> 6964</a></span><span class="preprocessor">#define PWR_PDCRD_PD14_Msk           (0x1UL &lt;&lt; PWR_PDCRD_PD14_Pos)             </span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50d8b6259909445544900b6664a0fde6"> 6965</a></span><span class="preprocessor">#define PWR_PDCRD_PD14               PWR_PDCRD_PD14_Msk                        </span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"> 6966</span><span class="preprocessor">#define PWR_PDCRD_PD13_Pos           (13U)</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a4111365cba91c18773a2adaa21d48"> 6967</a></span><span class="preprocessor">#define PWR_PDCRD_PD13_Msk           (0x1UL &lt;&lt; PWR_PDCRD_PD13_Pos)             </span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5c62b80e4cef0f18ca7ce63300e541"> 6968</a></span><span class="preprocessor">#define PWR_PDCRD_PD13               PWR_PDCRD_PD13_Msk                        </span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"> 6969</span><span class="preprocessor">#define PWR_PDCRD_PD12_Pos           (12U)</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca54ab5f98e3c5661f363dfc71646e5"> 6970</a></span><span class="preprocessor">#define PWR_PDCRD_PD12_Msk           (0x1UL &lt;&lt; PWR_PDCRD_PD12_Pos)             </span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee91dc58c764bde9990044c864c586d6"> 6971</a></span><span class="preprocessor">#define PWR_PDCRD_PD12               PWR_PDCRD_PD12_Msk                        </span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"> 6972</span><span class="preprocessor">#define PWR_PDCRD_PD11_Pos           (11U)</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7cf5e7693860676357c7922e181b0f3"> 6973</a></span><span class="preprocessor">#define PWR_PDCRD_PD11_Msk           (0x1UL &lt;&lt; PWR_PDCRD_PD11_Pos)             </span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e89187ebe87e2794a0569334798f428"> 6974</a></span><span class="preprocessor">#define PWR_PDCRD_PD11               PWR_PDCRD_PD11_Msk                        </span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span><span class="preprocessor">#define PWR_PDCRD_PD10_Pos           (10U)</span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f07c8618d0e174897a197b2895a727"> 6976</a></span><span class="preprocessor">#define PWR_PDCRD_PD10_Msk           (0x1UL &lt;&lt; PWR_PDCRD_PD10_Pos)             </span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e190ab3b85e59737e7c92bdb0e3495"> 6977</a></span><span class="preprocessor">#define PWR_PDCRD_PD10               PWR_PDCRD_PD10_Msk                        </span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="preprocessor">#define PWR_PDCRD_PD9_Pos            (9U)</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102e2f73011856c06305bcd2eaab360b"> 6979</a></span><span class="preprocessor">#define PWR_PDCRD_PD9_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD9_Pos)              </span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83edada9445a94dcf4aace278ce7bc0c"> 6980</a></span><span class="preprocessor">#define PWR_PDCRD_PD9                PWR_PDCRD_PD9_Msk                         </span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"> 6981</span><span class="preprocessor">#define PWR_PDCRD_PD8_Pos            (8U)</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f564f05f9f0a964c17ca1e36d2b4f73"> 6982</a></span><span class="preprocessor">#define PWR_PDCRD_PD8_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD8_Pos)              </span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38613286e589fe736154466b3c73ea08"> 6983</a></span><span class="preprocessor">#define PWR_PDCRD_PD8                PWR_PDCRD_PD8_Msk                         </span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"> 6984</span><span class="preprocessor">#define PWR_PDCRD_PD7_Pos            (7U)</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3066de4fdef4eba282ca555124cabee"> 6985</a></span><span class="preprocessor">#define PWR_PDCRD_PD7_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD7_Pos)              </span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1acf92c459b396c26997cdd6118c6402"> 6986</a></span><span class="preprocessor">#define PWR_PDCRD_PD7                PWR_PDCRD_PD7_Msk                         </span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"> 6987</span><span class="preprocessor">#define PWR_PDCRD_PD6_Pos            (6U)</span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c4a96f2fd9b28720b6a557e567c6f"> 6988</a></span><span class="preprocessor">#define PWR_PDCRD_PD6_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD6_Pos)              </span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c0fcdc9da49a5fc262d023ebefd2ac"> 6989</a></span><span class="preprocessor">#define PWR_PDCRD_PD6                PWR_PDCRD_PD6_Msk                         </span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"> 6990</span><span class="preprocessor">#define PWR_PDCRD_PD5_Pos            (5U)</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6b26313078df646fc0adc4d6707299"> 6991</a></span><span class="preprocessor">#define PWR_PDCRD_PD5_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD5_Pos)              </span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1717e1f47d2f9901ed12ee755563973b"> 6992</a></span><span class="preprocessor">#define PWR_PDCRD_PD5                PWR_PDCRD_PD5_Msk                         </span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span><span class="preprocessor">#define PWR_PDCRD_PD4_Pos            (4U)</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6fb3528cfc87314ef6dd0c1702f273d"> 6994</a></span><span class="preprocessor">#define PWR_PDCRD_PD4_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD4_Pos)              </span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5ccbc3ebdd4ef4c799bb39669ea129b"> 6995</a></span><span class="preprocessor">#define PWR_PDCRD_PD4                PWR_PDCRD_PD4_Msk                         </span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"> 6996</span><span class="preprocessor">#define PWR_PDCRD_PD3_Pos            (3U)</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8ed6c631b989fa252d35ec03c0ea0e"> 6997</a></span><span class="preprocessor">#define PWR_PDCRD_PD3_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD3_Pos)              </span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7abf4a6a4b4132dd28c49ed344532375"> 6998</a></span><span class="preprocessor">#define PWR_PDCRD_PD3                PWR_PDCRD_PD3_Msk                         </span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"> 6999</span><span class="preprocessor">#define PWR_PDCRD_PD2_Pos            (2U)</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb06503b5cef878ad11d30a1ab3c8133"> 7000</a></span><span class="preprocessor">#define PWR_PDCRD_PD2_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD2_Pos)              </span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5f536a9ed4498efc381b92ab2b142e"> 7001</a></span><span class="preprocessor">#define PWR_PDCRD_PD2                PWR_PDCRD_PD2_Msk                         </span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"> 7002</span><span class="preprocessor">#define PWR_PDCRD_PD1_Pos            (1U)</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ff3dc96bd5edc7707762cb6fb7d555"> 7003</a></span><span class="preprocessor">#define PWR_PDCRD_PD1_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD1_Pos)              </span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63f1696de0249d1278c09aba65ea08"> 7004</a></span><span class="preprocessor">#define PWR_PDCRD_PD1                PWR_PDCRD_PD1_Msk                         </span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span><span class="preprocessor">#define PWR_PDCRD_PD0_Pos            (0U)</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d543ffaaaf0a81b35d8495a570fddc"> 7006</a></span><span class="preprocessor">#define PWR_PDCRD_PD0_Msk            (0x1UL &lt;&lt; PWR_PDCRD_PD0_Pos)              </span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga446f536123f4db180005115066f224ab"> 7007</a></span><span class="preprocessor">#define PWR_PDCRD_PD0                PWR_PDCRD_PD0_Msk                         </span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"> 7009</span><span class="comment">/********************  Bit definition for PWR_PUCRE register  ********************/</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"> 7010</span><span class="preprocessor">#define PWR_PUCRE_PE15_Pos           (15U)</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb05819fb7d600bb76ba0d7867cf37bc"> 7011</a></span><span class="preprocessor">#define PWR_PUCRE_PE15_Msk           (0x1UL &lt;&lt; PWR_PUCRE_PE15_Pos)             </span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0233cadfd587347f09050178fe6bb5c"> 7012</a></span><span class="preprocessor">#define PWR_PUCRE_PE15               PWR_PUCRE_PE15_Msk                        </span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"> 7013</span><span class="preprocessor">#define PWR_PUCRE_PE14_Pos           (14U)</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d3e6d3039d4437c2aa20592c7614fe"> 7014</a></span><span class="preprocessor">#define PWR_PUCRE_PE14_Msk           (0x1UL &lt;&lt; PWR_PUCRE_PE14_Pos)             </span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d189f45137a4296a9286fb0d173db8"> 7015</a></span><span class="preprocessor">#define PWR_PUCRE_PE14               PWR_PUCRE_PE14_Msk                        </span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"> 7016</span><span class="preprocessor">#define PWR_PUCRE_PE13_Pos           (13U)</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60caeb02cfca32ffdc619a9298bf148e"> 7017</a></span><span class="preprocessor">#define PWR_PUCRE_PE13_Msk           (0x1UL &lt;&lt; PWR_PUCRE_PE13_Pos)             </span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf513b165d104f400404db5c98830a80c"> 7018</a></span><span class="preprocessor">#define PWR_PUCRE_PE13               PWR_PUCRE_PE13_Msk                        </span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"> 7019</span><span class="preprocessor">#define PWR_PUCRE_PE12_Pos           (12U)</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe007d494937df3755eb9ab0d42ad8a"> 7020</a></span><span class="preprocessor">#define PWR_PUCRE_PE12_Msk           (0x1UL &lt;&lt; PWR_PUCRE_PE12_Pos)             </span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37d0a0c0c8cf2d2c2fa567b6d1f6d1bf"> 7021</a></span><span class="preprocessor">#define PWR_PUCRE_PE12               PWR_PUCRE_PE12_Msk                        </span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span><span class="preprocessor">#define PWR_PUCRE_PE11_Pos           (11U)</span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1e0d5113cbe22b5038551b585510eb"> 7023</a></span><span class="preprocessor">#define PWR_PUCRE_PE11_Msk           (0x1UL &lt;&lt; PWR_PUCRE_PE11_Pos)             </span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0da3a0ed8bcc3e9c92827bbad5f7a0e"> 7024</a></span><span class="preprocessor">#define PWR_PUCRE_PE11               PWR_PUCRE_PE11_Msk                        </span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"> 7025</span><span class="preprocessor">#define PWR_PUCRE_PE10_Pos           (10U)</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f6583650acb3ba7842b4dd5b3698ee"> 7026</a></span><span class="preprocessor">#define PWR_PUCRE_PE10_Msk           (0x1UL &lt;&lt; PWR_PUCRE_PE10_Pos)             </span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd9582fcfa6944c1850c32f36073c37"> 7027</a></span><span class="preprocessor">#define PWR_PUCRE_PE10               PWR_PUCRE_PE10_Msk                        </span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"> 7028</span><span class="preprocessor">#define PWR_PUCRE_PE9_Pos            (9U)</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga783fa1d0b8cbd7f24e66d1e2a5e10faa"> 7029</a></span><span class="preprocessor">#define PWR_PUCRE_PE9_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE9_Pos)              </span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850ade3df7b34713e9541cdc6877342d"> 7030</a></span><span class="preprocessor">#define PWR_PUCRE_PE9                PWR_PUCRE_PE9_Msk                         </span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span><span class="preprocessor">#define PWR_PUCRE_PE8_Pos            (8U)</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c238e136e72abf6d10ce064cff14f13"> 7032</a></span><span class="preprocessor">#define PWR_PUCRE_PE8_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE8_Pos)              </span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f82a65faef3d609dd00d43072df919"> 7033</a></span><span class="preprocessor">#define PWR_PUCRE_PE8                PWR_PUCRE_PE8_Msk                         </span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"> 7034</span><span class="preprocessor">#define PWR_PUCRE_PE7_Pos            (7U)</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110ef5534cb00ace0a83b8db5ac7b4ef"> 7035</a></span><span class="preprocessor">#define PWR_PUCRE_PE7_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE7_Pos)              </span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30bdfaeafdb5e66c0e46615a1388eb3a"> 7036</a></span><span class="preprocessor">#define PWR_PUCRE_PE7                PWR_PUCRE_PE7_Msk                         </span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"> 7037</span><span class="preprocessor">#define PWR_PUCRE_PE6_Pos            (6U)</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1eaf993a3f19128f560c678e75e959"> 7038</a></span><span class="preprocessor">#define PWR_PUCRE_PE6_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE6_Pos)              </span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fceb50bf3800c43cbf7aa5e3ac8e71"> 7039</a></span><span class="preprocessor">#define PWR_PUCRE_PE6                PWR_PUCRE_PE6_Msk                         </span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span><span class="preprocessor">#define PWR_PUCRE_PE5_Pos            (5U)</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0907c0f76bf84a5243298e79cbd17ca6"> 7041</a></span><span class="preprocessor">#define PWR_PUCRE_PE5_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE5_Pos)              </span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559430d3c48f29fbd0bf28ee68588bfa"> 7042</a></span><span class="preprocessor">#define PWR_PUCRE_PE5                PWR_PUCRE_PE5_Msk                         </span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"> 7043</span><span class="preprocessor">#define PWR_PUCRE_PE4_Pos            (4U)</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff84de041499f3952abd235e4c2d059"> 7044</a></span><span class="preprocessor">#define PWR_PUCRE_PE4_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE4_Pos)              </span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6723cfa1c5693e808535219da05cc570"> 7045</a></span><span class="preprocessor">#define PWR_PUCRE_PE4                PWR_PUCRE_PE4_Msk                         </span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"> 7046</span><span class="preprocessor">#define PWR_PUCRE_PE3_Pos            (3U)</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00c3a5a63412c153d083891be0e8169f"> 7047</a></span><span class="preprocessor">#define PWR_PUCRE_PE3_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE3_Pos)              </span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc1f44ffaad30426bbb8116f8551fb54"> 7048</a></span><span class="preprocessor">#define PWR_PUCRE_PE3                PWR_PUCRE_PE3_Msk                         </span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"> 7049</span><span class="preprocessor">#define PWR_PUCRE_PE2_Pos            (2U)</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga549132188850f4b6fca1624518b9e200"> 7050</a></span><span class="preprocessor">#define PWR_PUCRE_PE2_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE2_Pos)              </span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5040171c31a8b50135e96eb6452e2832"> 7051</a></span><span class="preprocessor">#define PWR_PUCRE_PE2                PWR_PUCRE_PE2_Msk                         </span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"> 7052</span><span class="preprocessor">#define PWR_PUCRE_PE1_Pos            (1U)</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea589137631934b7b740092064a50759"> 7053</a></span><span class="preprocessor">#define PWR_PUCRE_PE1_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE1_Pos)              </span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5774f3d94cf9f89286522a9b83a93be"> 7054</a></span><span class="preprocessor">#define PWR_PUCRE_PE1                PWR_PUCRE_PE1_Msk                         </span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span><span class="preprocessor">#define PWR_PUCRE_PE0_Pos            (0U)</span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8946014c33a6af386712b08a118e2133"> 7056</a></span><span class="preprocessor">#define PWR_PUCRE_PE0_Msk            (0x1UL &lt;&lt; PWR_PUCRE_PE0_Pos)              </span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0e4fb9ccc053df09dd7f8f6d0300d8b"> 7057</a></span><span class="preprocessor">#define PWR_PUCRE_PE0                PWR_PUCRE_PE0_Msk                         </span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span><span class="comment">/********************  Bit definition for PWR_PDCRE register  ********************/</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span><span class="preprocessor">#define PWR_PDCRE_PE15_Pos           (15U)</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd8d5f3d876d23aa47036233df81d37c"> 7061</a></span><span class="preprocessor">#define PWR_PDCRE_PE15_Msk           (0x1UL &lt;&lt; PWR_PDCRE_PE15_Pos)             </span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48e5eca7ea41aa6ae2ac884fc288826"> 7062</a></span><span class="preprocessor">#define PWR_PDCRE_PE15               PWR_PDCRE_PE15_Msk                        </span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span><span class="preprocessor">#define PWR_PDCRE_PE14_Pos           (14U)</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393349cce38d07c09cdfc7c412b1a52c"> 7064</a></span><span class="preprocessor">#define PWR_PDCRE_PE14_Msk           (0x1UL &lt;&lt; PWR_PDCRE_PE14_Pos)             </span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f556d604a348596b80f923779194033"> 7065</a></span><span class="preprocessor">#define PWR_PDCRE_PE14               PWR_PDCRE_PE14_Msk                        </span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"> 7066</span><span class="preprocessor">#define PWR_PDCRE_PE13_Pos           (13U)</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae489842c8b5d3c31b07e286a64eb0fd5"> 7067</a></span><span class="preprocessor">#define PWR_PDCRE_PE13_Msk           (0x1UL &lt;&lt; PWR_PDCRE_PE13_Pos)             </span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71331f7cfcb9dd16b734e93aebfdbf5"> 7068</a></span><span class="preprocessor">#define PWR_PDCRE_PE13               PWR_PDCRE_PE13_Msk                        </span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span><span class="preprocessor">#define PWR_PDCRE_PE12_Pos           (12U)</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae020453d765e9c658f6a4e044b4b6d12"> 7070</a></span><span class="preprocessor">#define PWR_PDCRE_PE12_Msk           (0x1UL &lt;&lt; PWR_PDCRE_PE12_Pos)             </span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40595053f24ce567f58df775fc08c482"> 7071</a></span><span class="preprocessor">#define PWR_PDCRE_PE12               PWR_PDCRE_PE12_Msk                        </span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"> 7072</span><span class="preprocessor">#define PWR_PDCRE_PE11_Pos           (11U)</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149b971a5f6b9b828e15415db5ca27e3"> 7073</a></span><span class="preprocessor">#define PWR_PDCRE_PE11_Msk           (0x1UL &lt;&lt; PWR_PDCRE_PE11_Pos)             </span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedaa66deadbec61b0388110f5814c45a"> 7074</a></span><span class="preprocessor">#define PWR_PDCRE_PE11               PWR_PDCRE_PE11_Msk                        </span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span><span class="preprocessor">#define PWR_PDCRE_PE10_Pos           (10U)</span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52fcba43cb760925ceac9b793d6b537"> 7076</a></span><span class="preprocessor">#define PWR_PDCRE_PE10_Msk           (0x1UL &lt;&lt; PWR_PDCRE_PE10_Pos)             </span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeceb6b5c9e52dcc760351826d869fa3c"> 7077</a></span><span class="preprocessor">#define PWR_PDCRE_PE10               PWR_PDCRE_PE10_Msk                        </span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"> 7078</span><span class="preprocessor">#define PWR_PDCRE_PE9_Pos            (9U)</span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67299343ddc232ff15e1f6087d39f61a"> 7079</a></span><span class="preprocessor">#define PWR_PDCRE_PE9_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE9_Pos)              </span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64190680f2006aaa84cbd90d8afa4bb2"> 7080</a></span><span class="preprocessor">#define PWR_PDCRE_PE9                PWR_PDCRE_PE9_Msk                         </span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"> 7081</span><span class="preprocessor">#define PWR_PDCRE_PE8_Pos            (8U)</span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe803830f196d3bb8a99e4a3dfce4b8"> 7082</a></span><span class="preprocessor">#define PWR_PDCRE_PE8_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE8_Pos)              </span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44721d3319fab6aa421517e283d19921"> 7083</a></span><span class="preprocessor">#define PWR_PDCRE_PE8                PWR_PDCRE_PE8_Msk                         </span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"> 7084</span><span class="preprocessor">#define PWR_PDCRE_PE7_Pos            (7U)</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16ce0ea85e27fff18a2e3be53537bd1"> 7085</a></span><span class="preprocessor">#define PWR_PDCRE_PE7_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE7_Pos)              </span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974372f2e1a29a17c48a7290a0eeb8ea"> 7086</a></span><span class="preprocessor">#define PWR_PDCRE_PE7                PWR_PDCRE_PE7_Msk                         </span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"> 7087</span><span class="preprocessor">#define PWR_PDCRE_PE6_Pos            (6U)</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaff2c750a376fa322e5978f8b9a1213"> 7088</a></span><span class="preprocessor">#define PWR_PDCRE_PE6_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE6_Pos)              </span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f644d2399d456762c48acec6a3a4f4"> 7089</a></span><span class="preprocessor">#define PWR_PDCRE_PE6                PWR_PDCRE_PE6_Msk                         </span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"> 7090</span><span class="preprocessor">#define PWR_PDCRE_PE5_Pos            (5U)</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9746265d405a1db591a6fbffc174eb8e"> 7091</a></span><span class="preprocessor">#define PWR_PDCRE_PE5_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE5_Pos)              </span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0dd63eb3ad80e969610a43bbcdd9f2"> 7092</a></span><span class="preprocessor">#define PWR_PDCRE_PE5                PWR_PDCRE_PE5_Msk                         </span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span><span class="preprocessor">#define PWR_PDCRE_PE4_Pos            (4U)</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79618a5306bf31dde6b96daca12d6bda"> 7094</a></span><span class="preprocessor">#define PWR_PDCRE_PE4_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE4_Pos)              </span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a4c1a7af2605a2bb863b92bac4c3cbe"> 7095</a></span><span class="preprocessor">#define PWR_PDCRE_PE4                PWR_PDCRE_PE4_Msk                         </span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span><span class="preprocessor">#define PWR_PDCRE_PE3_Pos            (3U)</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2be087e29eb4adc9b2196dd4671240aa"> 7097</a></span><span class="preprocessor">#define PWR_PDCRE_PE3_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE3_Pos)              </span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b0b7a2d44f7d1e03aa9179d5736842"> 7098</a></span><span class="preprocessor">#define PWR_PDCRE_PE3                PWR_PDCRE_PE3_Msk                         </span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"> 7099</span><span class="preprocessor">#define PWR_PDCRE_PE2_Pos            (2U)</span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec5e0d96cbaee4213a6494f5c2dcb180"> 7100</a></span><span class="preprocessor">#define PWR_PDCRE_PE2_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE2_Pos)              </span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a4930a5d9b5763878b6d998b027dc1"> 7101</a></span><span class="preprocessor">#define PWR_PDCRE_PE2                PWR_PDCRE_PE2_Msk                         </span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"> 7102</span><span class="preprocessor">#define PWR_PDCRE_PE1_Pos            (1U)</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a82c526a71cc9af18468c9ecc3e0c2"> 7103</a></span><span class="preprocessor">#define PWR_PDCRE_PE1_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE1_Pos)              </span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5fff1717fb62be399e203f5aca413f7"> 7104</a></span><span class="preprocessor">#define PWR_PDCRE_PE1                PWR_PDCRE_PE1_Msk                         </span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span><span class="preprocessor">#define PWR_PDCRE_PE0_Pos            (0U)</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ddf6f68bce1719ffdf5ce3e4ad2103"> 7106</a></span><span class="preprocessor">#define PWR_PDCRE_PE0_Msk            (0x1UL &lt;&lt; PWR_PDCRE_PE0_Pos)              </span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f164a27e668086dd0d43da488395a5"> 7107</a></span><span class="preprocessor">#define PWR_PDCRE_PE0                PWR_PDCRE_PE0_Msk                         </span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"> 7109</span><span class="comment">/********************  Bit definition for PWR_PUCRF register  ********************/</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"> 7110</span><span class="preprocessor">#define PWR_PUCRF_PF15_Pos           (15U)</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8676434b06a4ec8ad75a83fcdba689e5"> 7111</a></span><span class="preprocessor">#define PWR_PUCRF_PF15_Msk           (0x1UL &lt;&lt; PWR_PUCRF_PF15_Pos)             </span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga744793e56dc442910b228c2159a4c2e2"> 7112</a></span><span class="preprocessor">#define PWR_PUCRF_PF15               PWR_PUCRF_PF15_Msk                        </span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span><span class="preprocessor">#define PWR_PUCRF_PF14_Pos           (14U)</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ef070b26a84786186fc773d05bef4b"> 7114</a></span><span class="preprocessor">#define PWR_PUCRF_PF14_Msk           (0x1UL &lt;&lt; PWR_PUCRF_PF14_Pos)             </span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd65f8497b677c26aae91a9276b342f"> 7115</a></span><span class="preprocessor">#define PWR_PUCRF_PF14               PWR_PUCRF_PF14_Msk                        </span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"> 7116</span><span class="preprocessor">#define PWR_PUCRF_PF13_Pos           (13U)</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab04f5576c8582db069dd122fd37819"> 7117</a></span><span class="preprocessor">#define PWR_PUCRF_PF13_Msk           (0x1UL &lt;&lt; PWR_PUCRF_PF13_Pos)             </span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46cc445dccae146104367714dc3c69d"> 7118</a></span><span class="preprocessor">#define PWR_PUCRF_PF13               PWR_PUCRF_PF13_Msk                        </span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span><span class="preprocessor">#define PWR_PUCRF_PF12_Pos           (12U)</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2799d1509abf98538790eb23a22b36d5"> 7120</a></span><span class="preprocessor">#define PWR_PUCRF_PF12_Msk           (0x1UL &lt;&lt; PWR_PUCRF_PF12_Pos)             </span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7907794168a5463ecc0962fdc01c5c60"> 7121</a></span><span class="preprocessor">#define PWR_PUCRF_PF12               PWR_PUCRF_PF12_Msk                        </span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span><span class="preprocessor">#define PWR_PUCRF_PF11_Pos           (11U)</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga792037fe47e820aeaa7b201db93dc894"> 7123</a></span><span class="preprocessor">#define PWR_PUCRF_PF11_Msk           (0x1UL &lt;&lt; PWR_PUCRF_PF11_Pos)             </span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c73bb2786874268ab35abdee7b8aff5"> 7124</a></span><span class="preprocessor">#define PWR_PUCRF_PF11               PWR_PUCRF_PF11_Msk                        </span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"> 7125</span><span class="preprocessor">#define PWR_PUCRF_PF10_Pos           (10U)</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5206adad5dbf78a87ba0c3b005bbc7c"> 7126</a></span><span class="preprocessor">#define PWR_PUCRF_PF10_Msk           (0x1UL &lt;&lt; PWR_PUCRF_PF10_Pos)             </span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3fe132859d8148a04dd978ba9c03f4"> 7127</a></span><span class="preprocessor">#define PWR_PUCRF_PF10               PWR_PUCRF_PF10_Msk                        </span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span><span class="preprocessor">#define PWR_PUCRF_PF9_Pos            (9U)</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20940dc038844ed8747d86de78c3344f"> 7129</a></span><span class="preprocessor">#define PWR_PUCRF_PF9_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF9_Pos)              </span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16d9983ac94f739c01372bf31976aaf"> 7130</a></span><span class="preprocessor">#define PWR_PUCRF_PF9                PWR_PUCRF_PF9_Msk                         </span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"> 7131</span><span class="preprocessor">#define PWR_PUCRF_PF8_Pos            (8U)</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0af3d7161373b3bb38365b79efc439c"> 7132</a></span><span class="preprocessor">#define PWR_PUCRF_PF8_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF8_Pos)              </span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7bf02423b4362d954fc874beaaa51e8"> 7133</a></span><span class="preprocessor">#define PWR_PUCRF_PF8                PWR_PUCRF_PF8_Msk                         </span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"> 7134</span><span class="preprocessor">#define PWR_PUCRF_PF7_Pos            (7U)</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d79af7df347e65c79fa891f864924ff"> 7135</a></span><span class="preprocessor">#define PWR_PUCRF_PF7_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF7_Pos)              </span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62dfe4b403b9dbb07788389340db4bca"> 7136</a></span><span class="preprocessor">#define PWR_PUCRF_PF7                PWR_PUCRF_PF7_Msk                         </span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"> 7137</span><span class="preprocessor">#define PWR_PUCRF_PF6_Pos            (6U)</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b9c66b864ea83f4fa4fa1f3fe4d4d8e"> 7138</a></span><span class="preprocessor">#define PWR_PUCRF_PF6_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF6_Pos)              </span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48dcf8e0d7cc31f251b741ddcb2ab16c"> 7139</a></span><span class="preprocessor">#define PWR_PUCRF_PF6                PWR_PUCRF_PF6_Msk                         </span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"> 7140</span><span class="preprocessor">#define PWR_PUCRF_PF5_Pos            (5U)</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c1684ba62149e8c93c667d441efa06e"> 7141</a></span><span class="preprocessor">#define PWR_PUCRF_PF5_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF5_Pos)              </span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85721d1ebc65ffbefc822502c4ec752b"> 7142</a></span><span class="preprocessor">#define PWR_PUCRF_PF5                PWR_PUCRF_PF5_Msk                         </span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><span class="preprocessor">#define PWR_PUCRF_PF4_Pos            (4U)</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2993490899c428b492dceb1bc27d4d2b"> 7144</a></span><span class="preprocessor">#define PWR_PUCRF_PF4_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF4_Pos)              </span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ececfb2a323e83ea05c23e7a8eace4"> 7145</a></span><span class="preprocessor">#define PWR_PUCRF_PF4                PWR_PUCRF_PF4_Msk                         </span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span><span class="preprocessor">#define PWR_PUCRF_PF3_Pos            (3U)</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac404e9ad698a05daac075e074ce4408e"> 7147</a></span><span class="preprocessor">#define PWR_PUCRF_PF3_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF3_Pos)              </span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac99cd902858e931386db989b62a61d30"> 7148</a></span><span class="preprocessor">#define PWR_PUCRF_PF3                PWR_PUCRF_PF3_Msk                         </span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"> 7149</span><span class="preprocessor">#define PWR_PUCRF_PF2_Pos            (2U)</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9330fd0b4ae948c2f229d924b1599fc4"> 7150</a></span><span class="preprocessor">#define PWR_PUCRF_PF2_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF2_Pos)              </span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acf54dc862562b2666bea4c13218aac"> 7151</a></span><span class="preprocessor">#define PWR_PUCRF_PF2                PWR_PUCRF_PF2_Msk                         </span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span><span class="preprocessor">#define PWR_PUCRF_PF1_Pos            (1U)</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395f50325aa63842357ae846b1076693"> 7153</a></span><span class="preprocessor">#define PWR_PUCRF_PF1_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF1_Pos)              </span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae241ad04514a90942bd41df864b77e2d"> 7154</a></span><span class="preprocessor">#define PWR_PUCRF_PF1                PWR_PUCRF_PF1_Msk                         </span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"> 7155</span><span class="preprocessor">#define PWR_PUCRF_PF0_Pos            (0U)</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f24c15efad79f6baeaf441ed46ed25"> 7156</a></span><span class="preprocessor">#define PWR_PUCRF_PF0_Msk            (0x1UL &lt;&lt; PWR_PUCRF_PF0_Pos)              </span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb4e583babc6ff6894c11e7c0b2b074"> 7157</a></span><span class="preprocessor">#define PWR_PUCRF_PF0                PWR_PUCRF_PF0_Msk                         </span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"> 7159</span><span class="comment">/********************  Bit definition for PWR_PDCRF register  ********************/</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"> 7160</span><span class="preprocessor">#define PWR_PDCRF_PF10_Pos           (10U)</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c17b45354df6ca826cd741661954e8"> 7161</a></span><span class="preprocessor">#define PWR_PDCRF_PF10_Msk           (0x1UL &lt;&lt; PWR_PDCRF_PF10_Pos)             </span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16962678e8dd2a32dcc10b8ee832251e"> 7162</a></span><span class="preprocessor">#define PWR_PDCRF_PF10               PWR_PDCRF_PF10_Msk                        </span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span><span class="preprocessor">#define PWR_PDCRF_PF9_Pos            (9U)</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga192ccabe19be59647bf84c2d2b6fa414"> 7164</a></span><span class="preprocessor">#define PWR_PDCRF_PF9_Msk            (0x1UL &lt;&lt; PWR_PDCRF_PF9_Pos)              </span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b14a30b78e98d40f35e877c05f13ea0"> 7165</a></span><span class="preprocessor">#define PWR_PDCRF_PF9                PWR_PDCRF_PF9_Msk                         </span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span><span class="preprocessor">#define PWR_PDCRF_PF2_Pos            (2U)</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce9de9c589bb552be6c6346f22c6764"> 7167</a></span><span class="preprocessor">#define PWR_PDCRF_PF2_Msk            (0x1UL &lt;&lt; PWR_PDCRF_PF2_Pos)              </span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada94afc66422cadec5c5c83d9ff5fdc2"> 7168</a></span><span class="preprocessor">#define PWR_PDCRF_PF2                PWR_PDCRF_PF2_Msk                         </span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span><span class="preprocessor">#define PWR_PDCRF_PF1_Pos            (1U)</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e85bea195f101806236868218fe7c78"> 7170</a></span><span class="preprocessor">#define PWR_PDCRF_PF1_Msk            (0x1UL &lt;&lt; PWR_PDCRF_PF1_Pos)              </span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da53e455b188682c255788e03b8c71b"> 7171</a></span><span class="preprocessor">#define PWR_PDCRF_PF1                PWR_PDCRF_PF1_Msk                         </span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span><span class="preprocessor">#define PWR_PDCRF_PF0_Pos            (0U)</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2a352d2fe38e474ff998d075d7b6b3"> 7173</a></span><span class="preprocessor">#define PWR_PDCRF_PF0_Msk            (0x1UL &lt;&lt; PWR_PDCRF_PF0_Pos)              </span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1249460084b7832b927b6cc9a8292657"> 7174</a></span><span class="preprocessor">#define PWR_PDCRF_PF0                PWR_PDCRF_PF0_Msk                         </span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span><span class="comment">/********************  Bit definition for PWR_PUCRG register  ********************/</span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span><span class="preprocessor">#define PWR_PUCRG_PG10_Pos           (10U)</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5fe56b737fcf275060ac7e41c1632c2"> 7178</a></span><span class="preprocessor">#define PWR_PUCRG_PG10_Msk           (0x1UL &lt;&lt; PWR_PUCRG_PG10_Pos)             </span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a6a56d985de87709d49f4337c4ea6e"> 7179</a></span><span class="preprocessor">#define PWR_PUCRG_PG10               PWR_PUCRG_PG10_Msk                        </span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"> 7181</span><span class="comment">/********************  Bit definition for PWR_PDCRG register  ********************/</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"> 7182</span><span class="preprocessor">#define PWR_PDCRG_PG10_Pos           (10U)</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ced4c4cfb9b49224d42bc1d4a09a90a"> 7183</a></span><span class="preprocessor">#define PWR_PDCRG_PG10_Msk           (0x1UL &lt;&lt; PWR_PDCRG_PG10_Pos)             </span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf888b5033e7022024868a74597b6c061"> 7184</a></span><span class="preprocessor">#define PWR_PDCRG_PG10               PWR_PDCRG_PG10_Msk                        </span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"> 7185</span><span class="preprocessor">#define PWR_PDCRG_PG9_Pos            (9U)</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac44b8d1b3c6172c748782dccbdebeded"> 7186</a></span><span class="preprocessor">#define PWR_PDCRG_PG9_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG9_Pos)              </span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfd223001a7df6843c553e64c1f20446"> 7187</a></span><span class="preprocessor">#define PWR_PDCRG_PG9                PWR_PDCRG_PG9_Msk                         </span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"> 7188</span><span class="preprocessor">#define PWR_PDCRG_PG8_Pos            (8U)</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75131ceca84aaef475ce9aebae159c0f"> 7189</a></span><span class="preprocessor">#define PWR_PDCRG_PG8_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG8_Pos)              </span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfcc8bb90b591507ede5da8dcbfb7437"> 7190</a></span><span class="preprocessor">#define PWR_PDCRG_PG8                PWR_PDCRG_PG8_Msk                         </span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"> 7191</span><span class="preprocessor">#define PWR_PDCRG_PG7_Pos            (7U)</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02d547ffa1fbf54d8467b428812c341"> 7192</a></span><span class="preprocessor">#define PWR_PDCRG_PG7_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG7_Pos)              </span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa471cdd56d60a4bceade041626469ed7"> 7193</a></span><span class="preprocessor">#define PWR_PDCRG_PG7                PWR_PDCRG_PG7_Msk                         </span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span><span class="preprocessor">#define PWR_PDCRG_PG6_Pos            (6U)</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e0b112f9d3431abc1c440a9a06e886"> 7195</a></span><span class="preprocessor">#define PWR_PDCRG_PG6_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG6_Pos)              </span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga741cc32579dca58d57d2f546d9c26e12"> 7196</a></span><span class="preprocessor">#define PWR_PDCRG_PG6                PWR_PDCRG_PG6_Msk                         </span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span><span class="preprocessor">#define PWR_PDCRG_PG5_Pos            (5U)</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae80bac0853fb582dd0406761728e445a"> 7198</a></span><span class="preprocessor">#define PWR_PDCRG_PG5_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG5_Pos)              </span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7adb7e755a9f3f60e423ccaaeaa7f271"> 7199</a></span><span class="preprocessor">#define PWR_PDCRG_PG5                PWR_PDCRG_PG5_Msk                         </span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"> 7200</span><span class="preprocessor">#define PWR_PDCRG_PG4_Pos            (4U)</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79eb6f02434ee021b2b28cedf70fda8"> 7201</a></span><span class="preprocessor">#define PWR_PDCRG_PG4_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG4_Pos)              </span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a8e17fdb3744e26cb8367958e5d319"> 7202</a></span><span class="preprocessor">#define PWR_PDCRG_PG4                PWR_PDCRG_PG4_Msk                         </span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"> 7203</span><span class="preprocessor">#define PWR_PDCRG_PG3_Pos            (3U)</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b20531f069564ae27c7470b971ae28d"> 7204</a></span><span class="preprocessor">#define PWR_PDCRG_PG3_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG3_Pos)              </span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016ee40af4c7d0042df72a8b4d3b4172"> 7205</a></span><span class="preprocessor">#define PWR_PDCRG_PG3                PWR_PDCRG_PG3_Msk                         </span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"> 7206</span><span class="preprocessor">#define PWR_PDCRG_PG2_Pos            (2U)</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a9f70ab17d3f34df593147e977b02"> 7207</a></span><span class="preprocessor">#define PWR_PDCRG_PG2_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG2_Pos)              </span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4e3b261acaa35368f3a37060b236b"> 7208</a></span><span class="preprocessor">#define PWR_PDCRG_PG2                PWR_PDCRG_PG2_Msk                         </span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"> 7209</span><span class="preprocessor">#define PWR_PDCRG_PG1_Pos            (1U)</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee233d7b3f859331ef07a0e6916ca583"> 7210</a></span><span class="preprocessor">#define PWR_PDCRG_PG1_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG1_Pos)              </span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab71ccc625beecf1fd0e0b47864efc10a"> 7211</a></span><span class="preprocessor">#define PWR_PDCRG_PG1                PWR_PDCRG_PG1_Msk                         </span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"> 7212</span><span class="preprocessor">#define PWR_PDCRG_PG0_Pos            (0U)</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e543028568f148269cbf422f3acea2d"> 7213</a></span><span class="preprocessor">#define PWR_PDCRG_PG0_Msk            (0x1UL &lt;&lt; PWR_PDCRG_PG0_Pos)              </span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8e0ed9011d69ebcf4bfb7ffa75301"> 7214</a></span><span class="preprocessor">#define PWR_PDCRG_PG0                PWR_PDCRG_PG0_Msk                         </span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span><span class="comment">/********************  Bit definition for PWR_CR5 register  ********************/</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"> 7217</span><span class="preprocessor">#define PWR_CR5_R1MODE_Pos           (8U)</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38cd0ec5cfccd4bf6a5aa566ddce6857"> 7218</a></span><span class="preprocessor">#define PWR_CR5_R1MODE_Msk           (0x1U &lt;&lt; PWR_CR5_R1MODE_Pos)              </span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a835eda70047190bcb4cb52d59a56a"> 7219</a></span><span class="preprocessor">#define PWR_CR5_R1MODE               PWR_CR5_R1MODE_Msk                        </span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"> 7222</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"> 7223</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"> 7224</span><span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"> 7225</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"> 7227</span><span class="comment">/*</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span><span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32G4 serie)</span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span><span class="comment">*/</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"> 7230</span> </div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span><span class="preprocessor">#define RCC_HSI48_SUPPORT</span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span><span class="preprocessor">#define RCC_PLLP_DIV_2_31_SUPPORT</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"> 7233</span> </div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"> 7234</span><span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span><span class="preprocessor">#define RCC_CR_HSION_Pos                     (8U)</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 7236</a></span><span class="preprocessor">#define RCC_CR_HSION_Msk                     (0x1UL &lt;&lt; RCC_CR_HSION_Pos)       </span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 7237</a></span><span class="preprocessor">#define RCC_CR_HSION                         RCC_CR_HSION_Msk                  </span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"> 7238</span><span class="preprocessor">#define RCC_CR_HSIKERON_Pos                  (9U)</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366"> 7239</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Msk                  (0x1UL &lt;&lt; RCC_CR_HSIKERON_Pos)    </span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0"> 7240</a></span><span class="preprocessor">#define RCC_CR_HSIKERON                      RCC_CR_HSIKERON_Msk               </span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"> 7241</span><span class="preprocessor">#define RCC_CR_HSIRDY_Pos                    (10U)</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 7242</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)      </span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 7243</a></span><span class="preprocessor">#define RCC_CR_HSIRDY                        RCC_CR_HSIRDY_Msk                 </span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span><span class="preprocessor">#define RCC_CR_HSEON_Pos                     (16U)</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 7246</a></span><span class="preprocessor">#define RCC_CR_HSEON_Msk                     (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)       </span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 7247</a></span><span class="preprocessor">#define RCC_CR_HSEON                         RCC_CR_HSEON_Msk                  </span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"> 7248</span><span class="preprocessor">#define RCC_CR_HSERDY_Pos                    (17U)</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 7249</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)      </span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 7250</a></span><span class="preprocessor">#define RCC_CR_HSERDY                        RCC_CR_HSERDY_Msk                 </span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"> 7251</span><span class="preprocessor">#define RCC_CR_HSEBYP_Pos                    (18U)</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 7252</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Msk                    (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)      </span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 7253</a></span><span class="preprocessor">#define RCC_CR_HSEBYP                        RCC_CR_HSEBYP_Msk                 </span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span><span class="preprocessor">#define RCC_CR_CSSON_Pos                     (19U)</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 7255</a></span><span class="preprocessor">#define RCC_CR_CSSON_Msk                     (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)       </span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 7256</a></span><span class="preprocessor">#define RCC_CR_CSSON                         RCC_CR_CSSON_Msk                  </span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"> 7258</span><span class="preprocessor">#define RCC_CR_PLLON_Pos                     (24U)</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 7259</a></span><span class="preprocessor">#define RCC_CR_PLLON_Msk                     (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)       </span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 7260</a></span><span class="preprocessor">#define RCC_CR_PLLON                         RCC_CR_PLLON_Msk                  </span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"> 7261</span><span class="preprocessor">#define RCC_CR_PLLRDY_Pos                    (25U)</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 7262</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)      </span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 7263</a></span><span class="preprocessor">#define RCC_CR_PLLRDY                        RCC_CR_PLLRDY_Msk                 </span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span><span class="comment">/********************  Bit definition for RCC_ICSCR register  ***************/</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92"> 7267</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Pos                 (16U)</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef"> 7268</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Msk                 (0xFFUL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b"> 7269</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL                     RCC_ICSCR_HSICAL_Msk              </span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6688742a2bc2e5ea2b702ce3e8ba2141"> 7270</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_0                   (0x01UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d4a13a545aa927c0798a8c9d2e19b9c"> 7271</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_1                   (0x02UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a51d24a0526539fc1b887e495448ff"> 7272</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_2                   (0x04UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c33c0fd16ffda9c72e5bfcf9fd664a2"> 7273</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_3                   (0x08UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa093104b6fe728a9316d2a91f9d093d2"> 7274</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_4                   (0x10UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb5ecf162fa836674dc702b33fd1dfc"> 7275</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_5                   (0x20UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20b19d7f5baccc4a317b4f7c19d9f62"> 7276</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_6                   (0x40UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><span class="preprocessor">#define RCC_ICSCR_HSICAL_7                   (0x80UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Pos                (24U)</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa"> 7281</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Msk                (0x7FUL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804"> 7282</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM                    RCC_ICSCR_HSITRIM_Msk             </span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga796dd9b257a665ff659f3fd40ad0eb2c"> 7283</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_0                  (0x01UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdf632fe37d9899d684fc1a80073102"> 7284</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_1                  (0x02UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc6417d0cbbbb5895833fdf228bf7a9"> 7285</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_2                  (0x04UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga545703865fb4ca029ffc560de246032d"> 7286</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_3                  (0x08UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34fb8669719bb81fd869780c725f61a"> 7287</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_4                  (0x10UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a97e3b5287853cbb0f4cabc7122a9e"> 7288</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_5                  (0x20UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa4114cb273eed7b2c46fe0827f5be6"> 7289</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_6                  (0x40UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"> 7291</span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 7293</a></span><span class="preprocessor">#define RCC_CFGR_SW_Pos                      (0U)</span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 7294</a></span><span class="preprocessor">#define RCC_CFGR_SW_Msk                      (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 7295</a></span><span class="preprocessor">#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   </span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 7296</a></span><span class="preprocessor">#define RCC_CFGR_SW_0                        (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 7297</a></span><span class="preprocessor">#define RCC_CFGR_SW_1                        (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 7299</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSI                      (0x00000001U)                     </span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 7300</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSE                      (0x00000002U)                     </span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"> 7301</span><span class="preprocessor">#define RCC_CFGR_SW_PLL                      (0x00000003U)                     </span></div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"> 7304</span><span class="preprocessor">#define RCC_CFGR_SWS_Pos                     (2U)</span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 7305</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Msk                     (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 7306</a></span><span class="preprocessor">#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  </span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 7307</a></span><span class="preprocessor">#define RCC_CFGR_SWS_0                       (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 7308</a></span><span class="preprocessor">#define RCC_CFGR_SWS_1                       (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 7310</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSI                     (0x00000004U)                     </span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 7311</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSE                     (0x00000008U)                     </span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"> 7312</span><span class="preprocessor">#define RCC_CFGR_SWS_PLL                     (0x0000000CU)                     </span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"> 7315</span><span class="preprocessor">#define RCC_CFGR_HPRE_Pos                    (4U)</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 7316</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Msk                    (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 7317</a></span><span class="preprocessor">#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 </span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 7318</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_0                      (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 7319</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_1                      (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 7320</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_2                      (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 7321</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_3                      (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 7323</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                   (0x00000000U)                     </span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 7324</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                   (0x00000080U)                     </span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 7325</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                   (0x00000090U)                     </span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 7326</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                   (0x000000A0U)                     </span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 7327</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                  (0x000000B0U)                     </span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 7328</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                  (0x000000C0U)                     </span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 7329</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                 (0x000000D0U)                     </span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 7330</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                 (0x000000E0U)                     </span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"> 7331</span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                 (0x000000F0U)                     </span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"> 7334</span><span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                   (8U)</span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 7335</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 7336</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                </span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 7337</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 7338</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 7339</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 7341</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                  (0x00000000U)                     </span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 7342</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                  (0x00000400U)                     </span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 7343</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                  (0x00000500U)                     </span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 7344</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                  (0x00000600U)                     </span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"> 7345</span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16                 (0x00000700U)                     </span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"> 7348</span><span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                   (11U)</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 7349</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 7350</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                </span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 7351</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 7352</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 7353</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 7355</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                  (0x00000000U)                     </span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 7356</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                  (0x00002000U)                     </span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 7357</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                  (0x00002800U)                     </span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 7358</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                  (0x00003000U)                     </span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"> 7359</span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16                 (0x00003800U)                     </span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Pos                  (24U)</span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b"> 7363</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Msk                  (0xFUL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd"> 7364</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL                      RCC_CFGR_MCOSEL_Msk               </span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9"> 7365</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_0                    (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64"> 7366</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_1                    (0x2UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84"> 7367</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_2                    (0x4UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794"> 7368</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_3                    (0x8UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"> 7370</span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                  (28U)</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 7371</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                  (0x7UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 7372</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE                      RCC_CFGR_MCOPRE_Msk               </span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9"> 7373</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b"> 7374</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246"> 7375</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_2                    (0x4UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 7377</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                 (0x00000000U)                     </span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659"> 7378</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                 (0x10000000U)                     </span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 7379</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                 (0x20000000U)                     </span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 7380</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                 (0x30000000U)                     </span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 7381</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16                (0x40000000U)                     </span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"> 7383</span><span class="comment">/* Legacy aliases */</span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span><span class="preprocessor">#define RCC_CFGR_MCO_PRE                     RCC_CFGR_MCOPRE</span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"> 7385</span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_1                   RCC_CFGR_MCOPRE_DIV1</span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"> 7386</span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_2                   RCC_CFGR_MCOPRE_DIV2</span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_4                   RCC_CFGR_MCOPRE_DIV4</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_8                   RCC_CFGR_MCOPRE_DIV8</span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"> 7389</span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_16                  RCC_CFGR_MCOPRE_DIV16</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span> </div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span><span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"> 7392</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos               (0U)</span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393"> 7393</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk               (0x3UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos) </span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"> 7394</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC                   RCC_PLLCFGR_PLLSRC_Msk</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f23373e286ede2b5cc0284317e828"> 7395</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos) </span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cbc29d047ec699803a691c9317ef24f"> 7396</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos) </span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"> 7398</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI_Pos           (1U)</span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e0cf8b92e20fe74cc2371ebb8477e04"> 7399</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI_Msk           (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSI_Pos)</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7"> 7400</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI               RCC_PLLCFGR_PLLSRC_HSI_Msk        </span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Pos           (0U)</span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909"> 7402</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Msk           (0x3UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSE_Pos)</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587"> 7403</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE               RCC_PLLCFGR_PLLSRC_HSE_Msk        </span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos                 (4U)</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686"> 7406</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk                 (0xFUL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"> 7407</span><span class="preprocessor">#define RCC_PLLCFGR_PLLM                     RCC_PLLCFGR_PLLM_Msk</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 7408</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 7409</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 7410</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_2                   (0x4UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c"> 7411</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_3                   (0x8UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)   </span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos                 (8U)</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be"> 7414</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk                 (0x7FUL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span><span class="preprocessor">#define RCC_PLLCFGR_PLLN                     RCC_PLLCFGR_PLLN_Msk</span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 7416</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_0                   (0x01UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 7417</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_1                   (0x02UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 7418</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_2                   (0x04UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 7419</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_3                   (0x08UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 7420</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_4                   (0x10UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 7421</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_5                   (0x20UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 7422</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_6                   (0x40UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)  </span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN_Pos               (16U)</span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d796f7b71c3f1b372cc47b51657cef5"> 7425</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLPEN_Pos) </span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"> 7426</span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN                   RCC_PLLCFGR_PLLPEN_Msk</span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"> 7427</span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos                 (17U)</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca"> 7428</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)   </span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"> 7429</span><span class="preprocessor">#define RCC_PLLCFGR_PLLP                     RCC_PLLCFGR_PLLP_Msk</span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"> 7430</span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN_Pos               (20U)</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8da6f0ef1b6c71ca3b961d4182ca3bf"> 7431</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQEN_Pos) </span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"> 7432</span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN                   RCC_PLLCFGR_PLLQEN_Msk</span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"> 7433</span> </div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"> 7434</span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Pos                 (21U)</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f"> 7435</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Msk                 (0x3UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)   </span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"> 7436</span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ                     RCC_PLLCFGR_PLLQ_Msk</span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 7437</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)   </span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 7438</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)   </span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN_Pos               (24U)</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17486e6d7892417919d5fa25599c7fb7"> 7441</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLREN_Pos) </span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN                   RCC_PLLCFGR_PLLREN_Msk</span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"> 7443</span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Pos                 (25U)</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359"> 7444</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Msk                 (0x3UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)   </span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span><span class="preprocessor">#define RCC_PLLCFGR_PLLR                     RCC_PLLCFGR_PLLR_Msk</span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e"> 7446</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)   </span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f"> 7447</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)   </span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"> 7449</span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_Pos              (27U)</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9075487daa485fa5dbb43b4cebb3683c"> 7450</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_Msk              (0x1FUL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos)</span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"> 7451</span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV                  RCC_PLLCFGR_PLLPDIV_Msk</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295"> 7452</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_0                (0x01UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos)</span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda"> 7453</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_1                (0x02UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos)</span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20"> 7454</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_2                (0x04UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos)</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0"> 7455</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_3                (0x08UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos)</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237"> 7456</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPDIV_4                (0x10UL &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos)</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span><span class="comment">/********************  Bit definition for RCC_CIER register  ******************/</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"> 7459</span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Pos                (0U)</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531"> 7460</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSIRDYIE_Pos)  </span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"> 7461</span><span class="preprocessor">#define RCC_CIER_LSIRDYIE                    RCC_CIER_LSIRDYIE_Msk</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"> 7462</span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Pos                (1U)</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34"> 7463</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSERDYIE_Pos)  </span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span><span class="preprocessor">#define RCC_CIER_LSERDYIE                    RCC_CIER_LSERDYIE_Msk</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"> 7465</span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Pos                (3U)</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10"> 7466</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_HSIRDYIE_Pos)  </span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"> 7467</span><span class="preprocessor">#define RCC_CIER_HSIRDYIE                    RCC_CIER_HSIRDYIE_Msk</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"> 7468</span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Pos                (4U)</span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8"> 7469</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_HSERDYIE_Pos)  </span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span><span class="preprocessor">#define RCC_CIER_HSERDYIE                    RCC_CIER_HSERDYIE_Msk</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"> 7471</span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Pos                (5U)</span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f"> 7472</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_PLLRDYIE_Pos)  </span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"> 7473</span><span class="preprocessor">#define RCC_CIER_PLLRDYIE                    RCC_CIER_PLLRDYIE_Msk</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"> 7474</span><span class="preprocessor">#define RCC_CIER_LSECSSIE_Pos                (9U)</span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5feaa65daf2f2198ab7dd466bb3ba392"> 7475</a></span><span class="preprocessor">#define RCC_CIER_LSECSSIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSECSSIE_Pos)  </span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"> 7476</span><span class="preprocessor">#define RCC_CIER_LSECSSIE                    RCC_CIER_LSECSSIE_Msk</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"> 7477</span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE_Pos              (10U)</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49f535261e6694eb705e97eba2085b9"> 7478</a></span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE_Msk              (0x1UL &lt;&lt; RCC_CIER_HSI48RDYIE_Pos)</span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"> 7479</span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE                  RCC_CIER_HSI48RDYIE_Msk</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"> 7480</span> </div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"> 7481</span><span class="comment">/********************  Bit definition for RCC_CIFR register  ******************/</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"> 7482</span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Pos                 (0U)</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047"> 7483</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSIRDYF_Pos)   </span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"> 7484</span><span class="preprocessor">#define RCC_CIFR_LSIRDYF                     RCC_CIFR_LSIRDYF_Msk</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"> 7485</span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Pos                 (1U)</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2"> 7486</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSERDYF_Pos)   </span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"> 7487</span><span class="preprocessor">#define RCC_CIFR_LSERDYF                     RCC_CIFR_LSERDYF_Msk</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"> 7488</span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Pos                 (3U)</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c"> 7489</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_HSIRDYF_Pos)   </span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"> 7490</span><span class="preprocessor">#define RCC_CIFR_HSIRDYF                     RCC_CIFR_HSIRDYF_Msk</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"> 7491</span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Pos                 (4U)</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72"> 7492</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_HSERDYF_Pos)   </span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"> 7493</span><span class="preprocessor">#define RCC_CIFR_HSERDYF                     RCC_CIFR_HSERDYF_Msk</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"> 7494</span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Pos                 (5U)</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee"> 7495</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_PLLRDYF_Pos)   </span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"> 7496</span><span class="preprocessor">#define RCC_CIFR_PLLRDYF                     RCC_CIFR_PLLRDYF_Msk</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"> 7497</span><span class="preprocessor">#define RCC_CIFR_CSSF_Pos                    (8U)</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087d5e54bf2efb5e58f9864c1a25499e"> 7498</a></span><span class="preprocessor">#define RCC_CIFR_CSSF_Msk                    (0x1UL &lt;&lt; RCC_CIFR_CSSF_Pos)      </span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"> 7499</span><span class="preprocessor">#define RCC_CIFR_CSSF                        RCC_CIFR_CSSF_Msk</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"> 7500</span><span class="preprocessor">#define RCC_CIFR_LSECSSF_Pos                 (9U)</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e"> 7501</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSECSSF_Pos)   </span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"> 7502</span><span class="preprocessor">#define RCC_CIFR_LSECSSF                     RCC_CIFR_LSECSSF_Msk</span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF_Pos               (10U)</span></div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd9a8dbc82ad3fa3097b8257e47acc9"> 7504</a></span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF_Msk               (0x1UL &lt;&lt; RCC_CIFR_HSI48RDYF_Pos) </span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"> 7505</span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF                   RCC_CIFR_HSI48RDYF_Msk</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"> 7506</span> </div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"> 7507</span><span class="comment">/********************  Bit definition for RCC_CICR register  ******************/</span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"> 7508</span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Pos                 (0U)</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f"> 7509</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_LSIRDYC_Pos)   </span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"> 7510</span><span class="preprocessor">#define RCC_CICR_LSIRDYC                     RCC_CICR_LSIRDYC_Msk</span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"> 7511</span><span class="preprocessor">#define RCC_CICR_LSERDYC_Pos                 (1U)</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5"> 7512</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_LSERDYC_Pos)   </span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"> 7513</span><span class="preprocessor">#define RCC_CICR_LSERDYC                     RCC_CICR_LSERDYC_Msk</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"> 7514</span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Pos                 (3U)</span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428"> 7515</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_HSIRDYC_Pos)   </span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"> 7516</span><span class="preprocessor">#define RCC_CICR_HSIRDYC                     RCC_CICR_HSIRDYC_Msk</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"> 7517</span><span class="preprocessor">#define RCC_CICR_HSERDYC_Pos                 (4U)</span></div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e"> 7518</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_HSERDYC_Pos)   </span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span><span class="preprocessor">#define RCC_CICR_HSERDYC                     RCC_CICR_HSERDYC_Msk</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Pos                 (5U)</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57"> 7521</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Msk                 (0x1UL &lt;&lt; RCC_CICR_PLLRDYC_Pos)   </span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"> 7522</span><span class="preprocessor">#define RCC_CICR_PLLRDYC                     RCC_CICR_PLLRDYC_Msk</span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"> 7523</span><span class="preprocessor">#define RCC_CICR_CSSC_Pos                    (8U)</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a46bb299823d9474f17fc1a8f8758a7"> 7524</a></span><span class="preprocessor">#define RCC_CICR_CSSC_Msk                    (0x1UL &lt;&lt; RCC_CICR_CSSC_Pos)      </span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"> 7525</span><span class="preprocessor">#define RCC_CICR_CSSC                        RCC_CICR_CSSC_Msk</span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"> 7526</span><span class="preprocessor">#define RCC_CICR_LSECSSC_Pos                 (9U)</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e7944506eb4db0f439911ab33b94ea"> 7527</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC_Msk                 (0x1UL &lt;&lt; RCC_CICR_LSECSSC_Pos)   </span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span><span class="preprocessor">#define RCC_CICR_LSECSSC                     RCC_CICR_LSECSSC_Msk</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"> 7529</span><span class="preprocessor">#define RCC_CICR_HSI48RDYC_Pos               (10U)</span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b65b80bac7c108da9b1515bf85a0121"> 7530</a></span><span class="preprocessor">#define RCC_CICR_HSI48RDYC_Msk               (0x1UL &lt;&lt; RCC_CICR_HSI48RDYC_Pos) </span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"> 7531</span><span class="preprocessor">#define RCC_CICR_HSI48RDYC                   RCC_CICR_HSI48RDYC_Msk</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"> 7532</span> </div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"> 7533</span><span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"> 7534</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Pos             (0U)</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e"> 7535</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Msk             (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA1RST_Pos)</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST                 RCC_AHB1RSTR_DMA1RST_Msk</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Pos             (1U)</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce"> 7538</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Msk             (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA2RST_Pos)</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"> 7539</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST                 RCC_AHB1RSTR_DMA2RST_Msk</span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"> 7540</span><span class="preprocessor">#define RCC_AHB1RSTR_DMAMUX1RST_Pos          (2U)</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4270aa021ea49bfc7e0f4ef4742f8991"> 7541</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMAMUX1RST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_DMAMUX1RST_Pos)</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"> 7542</span><span class="preprocessor">#define RCC_AHB1RSTR_DMAMUX1RST              RCC_AHB1RSTR_DMAMUX1RST_Msk</span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"> 7543</span><span class="preprocessor">#define RCC_AHB1RSTR_CORDICRST_Pos           (3U)</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9948225cfe159c378b8c1aa79ad466"> 7544</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CORDICRST_Msk           (0x1UL &lt;&lt; RCC_AHB1RSTR_CORDICRST_Pos)</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"> 7545</span><span class="preprocessor">#define RCC_AHB1RSTR_CORDICRST               RCC_AHB1RSTR_CORDICRST_Msk</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"> 7546</span><span class="preprocessor">#define RCC_AHB1RSTR_FMACRST_Pos             (4U)</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bce369980695a3f21ed05c1e4053ee"> 7547</a></span><span class="preprocessor">#define RCC_AHB1RSTR_FMACRST_Msk             (0x1UL &lt;&lt; RCC_AHB1RSTR_FMACRST_Pos)  </span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"> 7548</span><span class="preprocessor">#define RCC_AHB1RSTR_FMACRST                 RCC_AHB1RSTR_FMACRST_Msk</span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span><span class="preprocessor">#define RCC_AHB1RSTR_FLASHRST_Pos            (8U)</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e6d96ec7c819a23dd42ce4907e4fb7"> 7550</a></span><span class="preprocessor">#define RCC_AHB1RSTR_FLASHRST_Msk            (0x1UL &lt;&lt; RCC_AHB1RSTR_FLASHRST_Pos)</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"> 7551</span><span class="preprocessor">#define RCC_AHB1RSTR_FLASHRST                RCC_AHB1RSTR_FLASHRST_Msk</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"> 7552</span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Pos              (12U)</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4"> 7553</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Msk              (0x1UL &lt;&lt; RCC_AHB1RSTR_CRCRST_Pos)</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"> 7554</span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST                  RCC_AHB1RSTR_CRCRST_Msk</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"> 7555</span> </div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"> 7556</span><span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST_Pos            (0U)</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb17f567072d723a77a7778ae57b5481"> 7558</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOARST_Pos)</span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"> 7559</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST                RCC_AHB2RSTR_GPIOARST_Msk</span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"> 7560</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST_Pos            (1U)</span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27eedf92cf433c581b7526a8f53c359a"> 7561</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOBRST_Pos)</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"> 7562</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST                RCC_AHB2RSTR_GPIOBRST_Msk</span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST_Pos            (2U)</span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa335d9251d3a17e6df1ec64da739fe8"> 7564</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOCRST_Pos)</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"> 7565</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST                RCC_AHB2RSTR_GPIOCRST_Msk</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"> 7566</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIODRST_Pos            (3U)</span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa53208792b9ac6ac8ea0e8e958a6ed39"> 7567</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIODRST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIODRST_Pos)</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"> 7568</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIODRST                RCC_AHB2RSTR_GPIODRST_Msk</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"> 7569</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOERST_Pos            (4U)</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69491a2f9d32be1415fe4d39f884947"> 7570</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOERST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOERST_Pos)</span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"> 7571</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOERST                RCC_AHB2RSTR_GPIOERST_Msk</span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"> 7572</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOFRST_Pos            (5U)</span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0273e386bb5e3ea82f80f86e12d9ff"> 7573</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOFRST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOFRST_Pos)</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"> 7574</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOFRST                RCC_AHB2RSTR_GPIOFRST_Msk</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"> 7575</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOGRST_Pos            (6U)</span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bfb6ccfaf2900a8fb9a56fc64696f3"> 7576</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOGRST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOGRST_Pos)</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOGRST                RCC_AHB2RSTR_GPIOGRST_Msk</span></div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span><span class="preprocessor">#define RCC_AHB2RSTR_ADC12RST_Pos            (13U)</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d81d428feec419f74a2c1a07f8455"> 7579</a></span><span class="preprocessor">#define RCC_AHB2RSTR_ADC12RST_Msk            (0x1UL &lt;&lt; RCC_AHB2RSTR_ADC12RST_Pos)</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"> 7580</span><span class="preprocessor">#define RCC_AHB2RSTR_ADC12RST                RCC_AHB2RSTR_ADC12RST_Msk</span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"> 7581</span><span class="preprocessor">#define RCC_AHB2RSTR_DAC1RST_Pos             (16U)</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a61d1e5456ac12e7d29527a054142b1"> 7582</a></span><span class="preprocessor">#define RCC_AHB2RSTR_DAC1RST_Msk             (0x1UL &lt;&lt; RCC_AHB2RSTR_DAC1RST_Pos)</span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"> 7583</span><span class="preprocessor">#define RCC_AHB2RSTR_DAC1RST                 RCC_AHB2RSTR_DAC1RST_Msk</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"> 7584</span><span class="preprocessor">#define RCC_AHB2RSTR_DAC3RST_Pos             (18U)</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e62b7cb6c525369ed8824f6ed164d3b"> 7585</a></span><span class="preprocessor">#define RCC_AHB2RSTR_DAC3RST_Msk             (0x1UL &lt;&lt; RCC_AHB2RSTR_DAC3RST_Pos)</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span><span class="preprocessor">#define RCC_AHB2RSTR_DAC3RST                 RCC_AHB2RSTR_DAC3RST_Msk</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span><span class="preprocessor">#define RCC_AHB2RSTR_RNGRST_Pos              (26U)</span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac557e9b39e599539fb5cc2a100de60"> 7588</a></span><span class="preprocessor">#define RCC_AHB2RSTR_RNGRST_Msk              (0x1UL &lt;&lt; RCC_AHB2RSTR_RNGRST_Pos)</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"> 7589</span><span class="preprocessor">#define RCC_AHB2RSTR_RNGRST                  RCC_AHB2RSTR_RNGRST_Msk</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"> 7590</span> </div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"> 7591</span><span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span> </div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"> 7593</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR1 register  **************/</span></div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"> 7594</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST_Pos            (0U)</span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb00e530a3073c366408a20a172f32ea"> 7595</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM2RST_Pos)</span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"> 7596</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST                RCC_APB1RSTR1_TIM2RST_Msk</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM3RST_Pos            (1U)</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade041eeb01183aba282dc501b8efe20c"> 7598</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM3RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM3RST_Pos)</span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"> 7599</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM3RST                RCC_APB1RSTR1_TIM3RST_Msk</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"> 7600</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM4RST_Pos            (2U)</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49ca1e6b5398307c8400e1a1345061d7"> 7601</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM4RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM4RST_Pos)</span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"> 7602</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM4RST                RCC_APB1RSTR1_TIM4RST_Msk</span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"> 7603</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM6RST_Pos            (4U)</span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8819ca575afd4145aa6f0eb4cba97697"> 7604</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM6RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM6RST_Pos)</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"> 7605</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM6RST                RCC_APB1RSTR1_TIM6RST_Msk</span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"> 7606</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM7RST_Pos            (5U)</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d4227ddd1a4373fdc60f59b85073cbc"> 7607</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM7RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM7RST_Pos)</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span><span class="preprocessor">#define RCC_APB1RSTR1_TIM7RST                RCC_APB1RSTR1_TIM7RST_Msk</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span><span class="preprocessor">#define RCC_APB1RSTR1_CRSRST_Pos             (8U)</span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222718f88baf938fa470f46df6fd0093"> 7610</a></span><span class="preprocessor">#define RCC_APB1RSTR1_CRSRST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR1_CRSRST_Pos)</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span><span class="preprocessor">#define RCC_APB1RSTR1_CRSRST                 RCC_APB1RSTR1_CRSRST_Msk</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span><span class="preprocessor">#define RCC_APB1RSTR1_SPI2RST_Pos            (14U)</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8e807b6dd8ad5174bad9f3650dd86f1"> 7613</a></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI2RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_SPI2RST_Pos)</span></div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"> 7614</span><span class="preprocessor">#define RCC_APB1RSTR1_SPI2RST                RCC_APB1RSTR1_SPI2RST_Msk</span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"> 7615</span><span class="preprocessor">#define RCC_APB1RSTR1_SPI3RST_Pos            (15U)</span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga346737c0528ea4c24681bd64b888321b"> 7616</a></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI3RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_SPI3RST_Pos)</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"> 7617</span><span class="preprocessor">#define RCC_APB1RSTR1_SPI3RST                RCC_APB1RSTR1_SPI3RST_Msk</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"> 7618</span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST_Pos          (17U)</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564ab1a7ec3faffdb9d4ca1c7a36ec3"> 7619</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR1_USART2RST_Pos)</span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"> 7620</span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST              RCC_APB1RSTR1_USART2RST_Msk</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"> 7621</span><span class="preprocessor">#define RCC_APB1RSTR1_USART3RST_Pos          (18U)</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054f7c9f0e63b4f7db3411cab6855782"> 7622</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USART3RST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR1_USART3RST_Pos)</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span><span class="preprocessor">#define RCC_APB1RSTR1_USART3RST              RCC_APB1RSTR1_USART3RST_Msk</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span><span class="preprocessor">#define RCC_APB1RSTR1_UART4RST_Pos           (19U)</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2cb687fdefdcc0c3110f6f54e53908f"> 7625</a></span><span class="preprocessor">#define RCC_APB1RSTR1_UART4RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_UART4RST_Pos)</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span><span class="preprocessor">#define RCC_APB1RSTR1_UART4RST               RCC_APB1RSTR1_UART4RST_Msk</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"> 7627</span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST_Pos            (21U)</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d1af736dd0609a32d4e4e901ff93c9"> 7628</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_I2C1RST_Pos)</span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"> 7629</span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST                RCC_APB1RSTR1_I2C1RST_Msk</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"> 7630</span><span class="preprocessor">#define RCC_APB1RSTR1_I2C2RST_Pos            (22U)</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab329e61bbba4ee9a36b0cb6a9a168d12"> 7631</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C2RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_I2C2RST_Pos)</span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"> 7632</span><span class="preprocessor">#define RCC_APB1RSTR1_I2C2RST                RCC_APB1RSTR1_I2C2RST_Msk</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"> 7633</span><span class="preprocessor">#define RCC_APB1RSTR1_USBRST_Pos             (23U)</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2dd16a487224b73baf891aeac94f3a"> 7634</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USBRST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR1_USBRST_Pos)</span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"> 7635</span><span class="preprocessor">#define RCC_APB1RSTR1_USBRST                 RCC_APB1RSTR1_USBRST_Msk</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"> 7636</span><span class="preprocessor">#define RCC_APB1RSTR1_FDCANRST_Pos           (25U)</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8da0c7e31f19f3eece3969a5cfcb80e"> 7637</a></span><span class="preprocessor">#define RCC_APB1RSTR1_FDCANRST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_FDCANRST_Pos)</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span><span class="preprocessor">#define RCC_APB1RSTR1_FDCANRST               RCC_APB1RSTR1_FDCANRST_Msk</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"> 7639</span><span class="preprocessor">#define RCC_APB1RSTR1_PWRRST_Pos             (28U)</span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4176b98bc3ac2b957226d7a88d9c138d"> 7640</a></span><span class="preprocessor">#define RCC_APB1RSTR1_PWRRST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR1_PWRRST_Pos)</span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"> 7641</span><span class="preprocessor">#define RCC_APB1RSTR1_PWRRST                 RCC_APB1RSTR1_PWRRST_Msk</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"> 7642</span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST_Pos            (30U)</span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066ecf3af25b719d13e4368775f58160"> 7643</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_I2C3RST_Pos)</span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"> 7644</span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST                RCC_APB1RSTR1_I2C3RST_Msk</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"> 7645</span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST_Pos          (31U)</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af0a2085a4517992d6663c87809948b"> 7646</a></span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR1_LPTIM1RST_Pos)</span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST              RCC_APB1RSTR1_LPTIM1RST_Msk</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span> </div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR2 register  **************/</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST_Pos         (0U)</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2143adec508f5e6c9e8ec950183e195"> 7651</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR2_LPUART1RST_Pos)</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"> 7652</span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST             RCC_APB1RSTR2_LPUART1RST_Msk</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"> 7653</span><span class="preprocessor">#define RCC_APB1RSTR2_UCPD1RST_Pos           (8U)</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc125df34dcfe0f3308bd459487c3f"> 7654</a></span><span class="preprocessor">#define RCC_APB1RSTR2_UCPD1RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR2_UCPD1RST_Pos)</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"> 7655</span><span class="preprocessor">#define RCC_APB1RSTR2_UCPD1RST               RCC_APB1RSTR2_UCPD1RST_Msk</span></div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"> 7656</span> </div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span><span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos           (0U)</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 7659</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos)</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST               RCC_APB2RSTR_SYSCFGRST_Msk</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"> 7661</span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos             (11U)</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 7662</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                 RCC_APB2RSTR_TIM1RST_Msk</span></div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"> 7664</span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos             (12U)</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 7665</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"> 7666</span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                 RCC_APB2RSTR_SPI1RST_Msk</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"> 7667</span><span class="preprocessor">#define RCC_APB2RSTR_TIM8RST_Pos             (13U)</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14242f5f656c5860137bd75f2a0515e"> 7668</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM8RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_TIM8RST_Pos)</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"> 7669</span><span class="preprocessor">#define RCC_APB2RSTR_TIM8RST                 RCC_APB2RSTR_TIM8RST_Msk</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos           (14U)</span></div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 7671</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)</span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"> 7672</span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST               RCC_APB2RSTR_USART1RST_Msk</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"> 7673</span><span class="preprocessor">#define RCC_APB2RSTR_TIM15RST_Pos            (16U)</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393"> 7674</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM15RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_TIM15RST_Pos)</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span><span class="preprocessor">#define RCC_APB2RSTR_TIM15RST                RCC_APB2RSTR_TIM15RST_Msk</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"> 7676</span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Pos            (17U)</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283"> 7677</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos)</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"> 7678</span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST                RCC_APB2RSTR_TIM16RST_Msk</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"> 7679</span><span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Pos            (18U)</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be"> 7680</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_TIM17RST_Pos)</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span><span class="preprocessor">#define RCC_APB2RSTR_TIM17RST                RCC_APB2RSTR_TIM17RST_Msk</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span><span class="preprocessor">#define RCC_APB2RSTR_SAI1RST_Pos             (21U)</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09c08b8ccdb047c6864b28af9869854"> 7683</a></span><span class="preprocessor">#define RCC_APB2RSTR_SAI1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_SAI1RST_Pos)</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span><span class="preprocessor">#define RCC_APB2RSTR_SAI1RST                 RCC_APB2RSTR_SAI1RST_Msk</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"> 7685</span> </div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"> 7686</span><span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"> 7687</span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Pos               (0U)</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871"> 7688</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Msk               (0x1UL &lt;&lt; RCC_AHB1ENR_DMA1EN_Pos) </span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"> 7689</span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN                   RCC_AHB1ENR_DMA1EN_Msk</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"> 7690</span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Pos               (1U)</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a"> 7691</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Msk               (0x1UL &lt;&lt; RCC_AHB1ENR_DMA2EN_Pos) </span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN                   RCC_AHB1ENR_DMA2EN_Msk</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"> 7693</span><span class="preprocessor">#define RCC_AHB1ENR_DMAMUX1EN_Pos            (2U)</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f296ea983cfcbdcfeafe076bddae53"> 7694</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMAMUX1EN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_DMAMUX1EN_Pos)</span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span><span class="preprocessor">#define RCC_AHB1ENR_DMAMUX1EN                RCC_AHB1ENR_DMAMUX1EN_Msk</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"> 7696</span><span class="preprocessor">#define RCC_AHB1ENR_CORDICEN_Pos             (3U)</span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2f9906084e268e119aeaabaefeee36"> 7697</a></span><span class="preprocessor">#define RCC_AHB1ENR_CORDICEN_Msk             (0x1UL &lt;&lt; RCC_AHB1ENR_CORDICEN_Pos)</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span><span class="preprocessor">#define RCC_AHB1ENR_CORDICEN                 RCC_AHB1ENR_CORDICEN_Msk</span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span><span class="preprocessor">#define RCC_AHB1ENR_FMACEN_Pos               (4U)</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52de4abfaef2a98c50db8dc1c0e696d4"> 7700</a></span><span class="preprocessor">#define RCC_AHB1ENR_FMACEN_Msk               (0x1UL &lt;&lt; RCC_AHB1ENR_FMACEN_Pos)  </span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"> 7701</span><span class="preprocessor">#define RCC_AHB1ENR_FMACEN                   RCC_AHB1ENR_FMACEN_Msk</span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"> 7702</span><span class="preprocessor">#define RCC_AHB1ENR_FLASHEN_Pos              (8U)</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96e5f87c2477f3529028abd3bd534c60"> 7703</a></span><span class="preprocessor">#define RCC_AHB1ENR_FLASHEN_Msk              (0x1UL &lt;&lt; RCC_AHB1ENR_FLASHEN_Pos)</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"> 7704</span><span class="preprocessor">#define RCC_AHB1ENR_FLASHEN                  RCC_AHB1ENR_FLASHEN_Msk</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"> 7705</span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Pos                (12U)</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035"> 7706</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Msk                (0x1UL &lt;&lt; RCC_AHB1ENR_CRCEN_Pos)  </span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"> 7707</span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN                    RCC_AHB1ENR_CRCEN_Msk</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"> 7708</span> </div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span><span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"> 7710</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN_Pos              (0U)</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4555512f6767b69cda6eedddc9bc050e"> 7711</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOAEN_Pos)</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"> 7712</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN                  RCC_AHB2ENR_GPIOAEN_Msk</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"> 7713</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN_Pos              (1U)</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc11f38a9a05e29db1fdebd880d943a"> 7714</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOBEN_Pos)</span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN                  RCC_AHB2ENR_GPIOBEN_Msk</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"> 7716</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN_Pos              (2U)</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e42ed2487f18a13a35b391d38d5f1d"> 7717</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOCEN_Pos)</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"> 7718</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN                  RCC_AHB2ENR_GPIOCEN_Msk</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"> 7719</span><span class="preprocessor">#define RCC_AHB2ENR_GPIODEN_Pos              (3U)</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f736b54cb8942c349d43e3fc124dca1"> 7720</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIODEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIODEN_Pos)</span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"> 7721</span><span class="preprocessor">#define RCC_AHB2ENR_GPIODEN                  RCC_AHB2ENR_GPIODEN_Msk</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"> 7722</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOEEN_Pos              (4U)</span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a0472aea88cfb025e7992debf385ac"> 7723</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOEEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOEEN_Pos)</span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"> 7724</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOEEN                  RCC_AHB2ENR_GPIOEEN_Msk</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"> 7725</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOFEN_Pos              (5U)</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4a690d89994da84933ebe902bee11a"> 7726</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOFEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOFEN_Pos)</span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"> 7727</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOFEN                  RCC_AHB2ENR_GPIOFEN_Msk</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"> 7728</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOGEN_Pos              (6U)</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7dca536d67df03798c4cc614e8e856c"> 7729</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOGEN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOGEN_Pos)</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"> 7730</span><span class="preprocessor">#define RCC_AHB2ENR_GPIOGEN                  RCC_AHB2ENR_GPIOGEN_Msk</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span><span class="preprocessor">#define RCC_AHB2ENR_ADC12EN_Pos              (13U)</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed92c93a921e49c1658dd013bac91c6"> 7732</a></span><span class="preprocessor">#define RCC_AHB2ENR_ADC12EN_Msk              (0x1UL &lt;&lt; RCC_AHB2ENR_ADC12EN_Pos)  </span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span><span class="preprocessor">#define RCC_AHB2ENR_ADC12EN                  RCC_AHB2ENR_ADC12EN_Msk</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"> 7734</span><span class="preprocessor">#define RCC_AHB2ENR_DAC1EN_Pos               (16U)</span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cad726b9a838c801ba6db481f607a0"> 7735</a></span><span class="preprocessor">#define RCC_AHB2ENR_DAC1EN_Msk               (0x1UL &lt;&lt; RCC_AHB2ENR_DAC1EN_Pos)  </span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"> 7736</span><span class="preprocessor">#define RCC_AHB2ENR_DAC1EN                   RCC_AHB2ENR_DAC1EN_Msk</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"> 7737</span><span class="preprocessor">#define RCC_AHB2ENR_DAC3EN_Pos               (18U)</span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0431625490a1d8d1edcf79d7674c6e"> 7738</a></span><span class="preprocessor">#define RCC_AHB2ENR_DAC3EN_Msk               (0x1UL &lt;&lt; RCC_AHB2ENR_DAC3EN_Pos)  </span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"> 7739</span><span class="preprocessor">#define RCC_AHB2ENR_DAC3EN                   RCC_AHB2ENR_DAC3EN_Msk</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span><span class="preprocessor">#define RCC_AHB2ENR_RNGEN_Pos                (26U)</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe2170ecd918ffe5d888e76c3dcd5cab"> 7741</a></span><span class="preprocessor">#define RCC_AHB2ENR_RNGEN_Msk                (0x1UL &lt;&lt; RCC_AHB2ENR_RNGEN_Pos)  </span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"> 7742</span><span class="preprocessor">#define RCC_AHB2ENR_RNGEN                    RCC_AHB2ENR_RNGEN_Msk</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"> 7743</span> </div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span><span class="comment">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span> </div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"> 7746</span><span class="comment">/********************  Bit definition for RCC_APB1ENR1 register  ***************/</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"> 7747</span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN_Pos              (0U)</span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497a8de1be77c7bddc50d24d053f976"> 7748</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_TIM2EN_Pos)</span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"> 7749</span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN                  RCC_APB1ENR1_TIM2EN_Msk</span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"> 7750</span><span class="preprocessor">#define RCC_APB1ENR1_TIM3EN_Pos              (1U)</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95965977cbfa7e7fbd28cc9f48d5462f"> 7751</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM3EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_TIM3EN_Pos)</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span><span class="preprocessor">#define RCC_APB1ENR1_TIM3EN                  RCC_APB1ENR1_TIM3EN_Msk</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span><span class="preprocessor">#define RCC_APB1ENR1_TIM4EN_Pos              (2U)</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe94578d6ed29e42914082e2f05ccda9"> 7754</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM4EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_TIM4EN_Pos)</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span><span class="preprocessor">#define RCC_APB1ENR1_TIM4EN                  RCC_APB1ENR1_TIM4EN_Msk</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"> 7756</span><span class="preprocessor">#define RCC_APB1ENR1_TIM6EN_Pos              (4U)</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac91f970a678f399abbb2567995b4d5a2"> 7757</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM6EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_TIM6EN_Pos)</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span><span class="preprocessor">#define RCC_APB1ENR1_TIM6EN                  RCC_APB1ENR1_TIM6EN_Msk</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"> 7759</span><span class="preprocessor">#define RCC_APB1ENR1_TIM7EN_Pos              (5U)</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59d6b9443b655c4b98073dd57c890825"> 7760</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM7EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_TIM7EN_Pos)</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"> 7761</span><span class="preprocessor">#define RCC_APB1ENR1_TIM7EN                  RCC_APB1ENR1_TIM7EN_Msk</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"> 7762</span><span class="preprocessor">#define RCC_APB1ENR1_CRSEN_Pos               (8U)</span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2604edb4677b06704b4cbd1dbaade5"> 7763</a></span><span class="preprocessor">#define RCC_APB1ENR1_CRSEN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR1_CRSEN_Pos) </span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"> 7764</span><span class="preprocessor">#define RCC_APB1ENR1_CRSEN                   RCC_APB1ENR1_CRSEN_Msk</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"> 7765</span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN_Pos            (10U)</span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae46da9c20326d1966a5b2cec86fc3feb"> 7766</a></span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR1_RTCAPBEN_Pos)</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN                RCC_APB1ENR1_RTCAPBEN_Msk</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"> 7768</span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN_Pos              (11U)</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcab16c1a9d657a951e90fa8d6c43828"> 7769</a></span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_WWDGEN_Pos)</span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"> 7770</span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN                  RCC_APB1ENR1_WWDGEN_Msk</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"> 7771</span><span class="preprocessor">#define RCC_APB1ENR1_SPI2EN_Pos              (14U)</span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16b0b72048819e7bb16d27d861b2e45"> 7772</a></span><span class="preprocessor">#define RCC_APB1ENR1_SPI2EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_SPI2EN_Pos)</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"> 7773</span><span class="preprocessor">#define RCC_APB1ENR1_SPI2EN                  RCC_APB1ENR1_SPI2EN_Msk</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"> 7774</span><span class="preprocessor">#define RCC_APB1ENR1_SPI3EN_Pos              (15U)</span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8802fede794db20804b92df2ab6ec9b"> 7775</a></span><span class="preprocessor">#define RCC_APB1ENR1_SPI3EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_SPI3EN_Pos)</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span><span class="preprocessor">#define RCC_APB1ENR1_SPI3EN                  RCC_APB1ENR1_SPI3EN_Msk</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"> 7777</span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN_Pos            (17U)</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f0cc00179f2463f8b18c7f6ce54e84d"> 7778</a></span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR1_USART2EN_Pos)</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN                RCC_APB1ENR1_USART2EN_Msk</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span><span class="preprocessor">#define RCC_APB1ENR1_USART3EN_Pos            (18U)</span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga564415c5f8c6b651fd55233c6aa93ce0"> 7781</a></span><span class="preprocessor">#define RCC_APB1ENR1_USART3EN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR1_USART3EN_Pos)</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span><span class="preprocessor">#define RCC_APB1ENR1_USART3EN                RCC_APB1ENR1_USART3EN_Msk</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"> 7783</span><span class="preprocessor">#define RCC_APB1ENR1_UART4EN_Pos             (19U)</span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e28582b89e84c02d17e25c65c7b9a3"> 7784</a></span><span class="preprocessor">#define RCC_APB1ENR1_UART4EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_UART4EN_Pos)</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"> 7785</span><span class="preprocessor">#define RCC_APB1ENR1_UART4EN                 RCC_APB1ENR1_UART4EN_Msk</span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"> 7786</span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN_Pos              (21U)</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7b43762ccbf1f28880397a02e06e01"> 7787</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_I2C1EN_Pos)</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"> 7788</span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN                  RCC_APB1ENR1_I2C1EN_Msk</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"> 7789</span><span class="preprocessor">#define RCC_APB1ENR1_I2C2EN_Pos              (22U)</span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af9b25dc4096d7abb1523cdf097d492"> 7790</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C2EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_I2C2EN_Pos)</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"> 7791</span><span class="preprocessor">#define RCC_APB1ENR1_I2C2EN                  RCC_APB1ENR1_I2C2EN_Msk</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"> 7792</span><span class="preprocessor">#define RCC_APB1ENR1_USBEN_Pos               (23U)</span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa784c6b747bbdc1e74f2ba8095dad63e"> 7793</a></span><span class="preprocessor">#define RCC_APB1ENR1_USBEN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR1_USBEN_Pos)</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span><span class="preprocessor">#define RCC_APB1ENR1_USBEN                   RCC_APB1ENR1_USBEN_Msk</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span><span class="preprocessor">#define RCC_APB1ENR1_FDCANEN_Pos             (25U)</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f77141b9dd3f8a4927006e770312fff"> 7796</a></span><span class="preprocessor">#define RCC_APB1ENR1_FDCANEN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_FDCANEN_Pos)</span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"> 7797</span><span class="preprocessor">#define RCC_APB1ENR1_FDCANEN                 RCC_APB1ENR1_FDCANEN_Msk</span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span><span class="preprocessor">#define RCC_APB1ENR1_PWREN_Pos               (28U)</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8867cbab378fe603de09a31b24718595"> 7799</a></span><span class="preprocessor">#define RCC_APB1ENR1_PWREN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR1_PWREN_Pos) </span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"> 7800</span><span class="preprocessor">#define RCC_APB1ENR1_PWREN                   RCC_APB1ENR1_PWREN_Msk</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"> 7801</span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN_Pos              (30U)</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf402ef0571cfe699900a76584d10cb49"> 7802</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_I2C3EN_Pos)</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"> 7803</span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN                  RCC_APB1ENR1_I2C3EN_Msk</span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN_Pos            (31U)</span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24e73c9e2a632e0f6742e97e5e2d4d1"> 7805</a></span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR1_LPTIM1EN_Pos)</span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"> 7806</span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN                RCC_APB1ENR1_LPTIM1EN_Msk</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span> </div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR2 register  **************/</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"> 7809</span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN_Pos           (0U)</span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6534a027eaf292d920532060d8bb331"> 7810</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR2_LPUART1EN_Pos)</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN               RCC_APB1ENR2_LPUART1EN_Msk</span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"> 7812</span><span class="preprocessor">#define RCC_APB1ENR2_UCPD1EN_Pos             (8U)</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacabcbefda5a92d17fb9bf93af485cb3"> 7813</a></span><span class="preprocessor">#define RCC_APB1ENR2_UCPD1EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR2_UCPD1EN_Pos)</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"> 7814</span><span class="preprocessor">#define RCC_APB1ENR2_UCPD1EN                 RCC_APB1ENR2_UCPD1EN_Msk</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"> 7815</span> </div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"> 7816</span><span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"> 7817</span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos             (0U)</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5"> 7818</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos)</span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"> 7819</span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN                 RCC_APB2ENR_SYSCFGEN_Msk</span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"> 7820</span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos               (11U)</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 7821</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos) </span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"> 7822</span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN                   RCC_APB2ENR_TIM1EN_Msk</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"> 7823</span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos               (12U)</span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 7824</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos) </span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"> 7825</span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN                   RCC_APB2ENR_SPI1EN_Msk</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span><span class="preprocessor">#define RCC_APB2ENR_TIM8EN_Pos               (13U)</span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace08df04fccb33baccbda0fa4697dc04"> 7827</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM8EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_TIM8EN_Pos) </span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span><span class="preprocessor">#define RCC_APB2ENR_TIM8EN                   RCC_APB2ENR_TIM8EN_Msk</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"> 7829</span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos             (14U)</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 7830</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"> 7831</span><span class="preprocessor">#define RCC_APB2ENR_USART1EN                 RCC_APB2ENR_USART1EN_Msk</span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"> 7832</span><span class="preprocessor">#define RCC_APB2ENR_TIM15EN_Pos              (16U)</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada"> 7833</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM15EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_TIM15EN_Pos)</span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"> 7834</span><span class="preprocessor">#define RCC_APB2ENR_TIM15EN                  RCC_APB2ENR_TIM15EN_Msk</span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"> 7835</span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Pos              (17U)</span></div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4"> 7836</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_TIM16EN_Pos)</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"> 7837</span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN                  RCC_APB2ENR_TIM16EN_Msk</span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"> 7838</span><span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Pos              (18U)</span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d"> 7839</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_TIM17EN_Pos)</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"> 7840</span><span class="preprocessor">#define RCC_APB2ENR_TIM17EN                  RCC_APB2ENR_TIM17EN_Msk</span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"> 7841</span><span class="preprocessor">#define RCC_APB2ENR_SAI1EN_Pos               (21U)</span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e14d9a33829f5038150d52a8654515"> 7842</a></span><span class="preprocessor">#define RCC_APB2ENR_SAI1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_SAI1EN_Pos)</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"> 7843</span><span class="preprocessor">#define RCC_APB2ENR_SAI1EN                   RCC_APB2ENR_SAI1EN_Msk</span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"> 7844</span> </div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"> 7845</span><span class="comment">/********************  Bit definition for RCC_AHB1SMENR register  ***************/</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN_Pos           (0U)</span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7169a7acd52e3ce5e49d4988dc4e56a"> 7847</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN_Msk           (0x1UL &lt;&lt; RCC_AHB1SMENR_DMA1SMEN_Pos)</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN               RCC_AHB1SMENR_DMA1SMEN_Msk</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"> 7849</span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN_Pos           (1U)</span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed651b012fcff622e029937639280c1"> 7850</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN_Msk           (0x1UL &lt;&lt; RCC_AHB1SMENR_DMA2SMEN_Pos)</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"> 7851</span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN               RCC_AHB1SMENR_DMA2SMEN_Msk</span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"> 7852</span><span class="preprocessor">#define RCC_AHB1SMENR_DMAMUX1SMEN_Pos        (2U)</span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d92806431df63382b11cca0c66f4097"> 7853</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMAMUX1SMEN_Msk        (0x1UL &lt;&lt; RCC_AHB1SMENR_DMAMUX1SMEN_Pos)</span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"> 7854</span><span class="preprocessor">#define RCC_AHB1SMENR_DMAMUX1SMEN            RCC_AHB1SMENR_DMAMUX1SMEN_Msk</span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"> 7855</span><span class="preprocessor">#define RCC_AHB1SMENR_CORDICSMEN_Pos         (3U)</span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02db14d2af125ded56d60653c244ceba"> 7856</a></span><span class="preprocessor">#define RCC_AHB1SMENR_CORDICSMEN_Msk         (0x1UL &lt;&lt; RCC_AHB1SMENR_CORDICSMEN_Pos)</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"> 7857</span><span class="preprocessor">#define RCC_AHB1SMENR_CORDICSMEN             RCC_AHB1SMENR_CORDICSMEN_Msk</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"> 7858</span><span class="preprocessor">#define RCC_AHB1SMENR_FMACSMEN_Pos           (4U)</span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b8872e688ff64a1b7574eb708b9a5e"> 7859</a></span><span class="preprocessor">#define RCC_AHB1SMENR_FMACSMEN_Msk           (0x1UL &lt;&lt; RCC_AHB1SMENR_FMACSMEN_Pos)  </span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"> 7860</span><span class="preprocessor">#define RCC_AHB1SMENR_FMACSMEN               RCC_AHB1SMENR_FMACSMEN_Msk</span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"> 7861</span><span class="preprocessor">#define RCC_AHB1SMENR_FLASHSMEN_Pos          (8U)</span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05163a7b2434f66f832a78a885a712d7"> 7862</a></span><span class="preprocessor">#define RCC_AHB1SMENR_FLASHSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB1SMENR_FLASHSMEN_Pos)</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"> 7863</span><span class="preprocessor">#define RCC_AHB1SMENR_FLASHSMEN              RCC_AHB1SMENR_FLASHSMEN_Msk</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"> 7864</span><span class="preprocessor">#define RCC_AHB1SMENR_SRAM1SMEN_Pos          (9U)</span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb5b54f3dba267bfbb07087662298e8"> 7865</a></span><span class="preprocessor">#define RCC_AHB1SMENR_SRAM1SMEN_Msk          (0x1UL &lt;&lt; RCC_AHB1SMENR_SRAM1SMEN_Pos)</span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"> 7866</span><span class="preprocessor">#define RCC_AHB1SMENR_SRAM1SMEN              RCC_AHB1SMENR_SRAM1SMEN_Msk</span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"> 7867</span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN_Pos            (12U)</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fa634d0d6db64bf205082d3e5e4cb1"> 7868</a></span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN_Msk            (0x1UL &lt;&lt; RCC_AHB1SMENR_CRCSMEN_Pos)</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"> 7869</span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN                RCC_AHB1SMENR_CRCSMEN_Msk</span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"> 7870</span> </div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"> 7871</span><span class="comment">/********************  Bit definition for RCC_AHB2SMENR register  *************/</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"> 7872</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN_Pos          (0U)</span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3039863a420e3704a9e31adc02ade737"> 7873</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOASMEN_Pos)</span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"> 7874</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN              RCC_AHB2SMENR_GPIOASMEN_Msk</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"> 7875</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN_Pos          (1U)</span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7900f2d0a8f153923dab6ad5d02f6c8"> 7876</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOBSMEN_Pos)</span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"> 7877</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN              RCC_AHB2SMENR_GPIOBSMEN_Msk</span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"> 7878</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN_Pos          (2U)</span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dde010421ea24731449699ab57a9f78"> 7879</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOCSMEN_Pos)</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN              RCC_AHB2SMENR_GPIOCSMEN_Msk</span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"> 7881</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIODSMEN_Pos          (3U)</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cf31894c52a48ff39b40e809923bb9"> 7882</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIODSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIODSMEN_Pos)</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"> 7883</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIODSMEN              RCC_AHB2SMENR_GPIODSMEN_Msk</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"> 7884</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOESMEN_Pos          (4U)</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4059fb44036b1501db35c62ce1c3184d"> 7885</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOESMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOESMEN_Pos)</span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"> 7886</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOESMEN              RCC_AHB2SMENR_GPIOESMEN_Msk</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"> 7887</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOFSMEN_Pos          (5U)</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2a4c8a9903376b4320508c32492a54"> 7888</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOFSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOFSMEN_Pos)</span></div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOFSMEN              RCC_AHB2SMENR_GPIOFSMEN_Msk</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOGSMEN_Pos          (6U)</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab51ed60af9cb6c0a2b5231c1062ecf3e"> 7891</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOGSMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOGSMEN_Pos)</span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"> 7892</span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOGSMEN              RCC_AHB2SMENR_GPIOGSMEN_Msk</span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"> 7893</span><span class="preprocessor">#define RCC_AHB2SMENR_CCMSRAMSMEN_Pos        (9U)</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ad0058fd225904be54460995e54cc9"> 7894</a></span><span class="preprocessor">#define RCC_AHB2SMENR_CCMSRAMSMEN_Msk        (0x1UL &lt;&lt; RCC_AHB2SMENR_CCMSRAMSMEN_Pos)  </span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"> 7895</span><span class="preprocessor">#define RCC_AHB2SMENR_CCMSRAMSMEN            RCC_AHB2SMENR_CCMSRAMSMEN_Msk</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span><span class="preprocessor">#define RCC_AHB2SMENR_SRAM2SMEN_Pos          (10U)</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bf588c8ac1af9c63398fbc354c5015"> 7897</a></span><span class="preprocessor">#define RCC_AHB2SMENR_SRAM2SMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_SRAM2SMEN_Pos)</span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"> 7898</span><span class="preprocessor">#define RCC_AHB2SMENR_SRAM2SMEN              RCC_AHB2SMENR_SRAM2SMEN_Msk</span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"> 7899</span><span class="preprocessor">#define RCC_AHB2SMENR_ADC12SMEN_Pos          (13U)</span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacb73a2b6c7e5c17dec8ec9df2614abd"> 7900</a></span><span class="preprocessor">#define RCC_AHB2SMENR_ADC12SMEN_Msk          (0x1UL &lt;&lt; RCC_AHB2SMENR_ADC12SMEN_Pos)</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"> 7901</span><span class="preprocessor">#define RCC_AHB2SMENR_ADC12SMEN              RCC_AHB2SMENR_ADC12SMEN_Msk</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"> 7902</span><span class="preprocessor">#define RCC_AHB2SMENR_DAC1SMEN_Pos           (16U)</span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7adf564f9123ff1bd0ca0a1b4cc8734d"> 7903</a></span><span class="preprocessor">#define RCC_AHB2SMENR_DAC1SMEN_Msk           (0x1UL &lt;&lt; RCC_AHB2SMENR_DAC1SMEN_Pos)</span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"> 7904</span><span class="preprocessor">#define RCC_AHB2SMENR_DAC1SMEN               RCC_AHB2SMENR_DAC1SMEN_Msk</span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"> 7905</span><span class="preprocessor">#define RCC_AHB2SMENR_DAC3SMEN_Pos           (18U)</span></div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf89e284424c05c7918f40d14787dacb"> 7906</a></span><span class="preprocessor">#define RCC_AHB2SMENR_DAC3SMEN_Msk           (0x1UL &lt;&lt; RCC_AHB2SMENR_DAC3SMEN_Pos)</span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"> 7907</span><span class="preprocessor">#define RCC_AHB2SMENR_DAC3SMEN               RCC_AHB2SMENR_DAC3SMEN_Msk</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"> 7908</span><span class="preprocessor">#define RCC_AHB2SMENR_RNGSMEN_Pos            (26U)</span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364048c7483c792b4b7d9381c7285893"> 7909</a></span><span class="preprocessor">#define RCC_AHB2SMENR_RNGSMEN_Msk            (0x1UL &lt;&lt; RCC_AHB2SMENR_RNGSMEN_Pos)</span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"> 7910</span><span class="preprocessor">#define RCC_AHB2SMENR_RNGSMEN                RCC_AHB2SMENR_RNGSMEN_Msk</span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"> 7911</span> </div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"> 7912</span><span class="comment">/********************  Bit definition for RCC_AHB3SMENR register  *************/</span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"> 7913</span> </div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"> 7914</span><span class="comment">/********************  Bit definition for RCC_APB1SMENR1 register  *************/</span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN_Pos          (0U)</span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68935395c485fba8fdec3afe05ebe8f8"> 7916</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM2SMEN_Pos)</span></div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"> 7917</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN              RCC_APB1SMENR1_TIM2SMEN_Msk</span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"> 7918</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM3SMEN_Pos          (1U)</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2feac27aed3ef1611a9f08bbb9de8e9"> 7919</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM3SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM3SMEN_Pos)</span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"> 7920</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM3SMEN              RCC_APB1SMENR1_TIM3SMEN_Msk</span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"> 7921</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM4SMEN_Pos          (2U)</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1beb33ba793695efab7329ca407db"> 7922</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM4SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM4SMEN_Pos)</span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM4SMEN              RCC_APB1SMENR1_TIM4SMEN_Msk</span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"> 7924</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM6SMEN_Pos          (4U)</span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086a9f03386135b2968bc74987da140"> 7925</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM6SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM6SMEN_Pos)</span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"> 7926</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM6SMEN              RCC_APB1SMENR1_TIM6SMEN_Msk</span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"> 7927</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM7SMEN_Pos          (5U)</span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabb461872be64ce72628264ac3f573a9"> 7928</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM7SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM7SMEN_Pos)</span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"> 7929</span><span class="preprocessor">#define RCC_APB1SMENR1_TIM7SMEN              RCC_APB1SMENR1_TIM7SMEN_Msk</span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span><span class="preprocessor">#define RCC_APB1SMENR1_CRSSMEN_Pos           (8U)</span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6073e165d2f89fe2fafa95552f2508"> 7931</a></span><span class="preprocessor">#define RCC_APB1SMENR1_CRSSMEN_Msk           (0x1UL &lt;&lt; RCC_APB1SMENR1_CRSSMEN_Pos)</span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"> 7932</span><span class="preprocessor">#define RCC_APB1SMENR1_CRSSMEN               RCC_APB1SMENR1_CRSSMEN_Msk</span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"> 7933</span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN_Pos        (10U)</span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7721788665ecad0bd19378d5092dacc9"> 7934</a></span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR1_RTCAPBSMEN_Pos)</span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"> 7935</span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN            RCC_APB1SMENR1_RTCAPBSMEN_Msk</span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"> 7936</span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN_Pos          (11U)</span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3efdaf8d838714816da754c9821d9040"> 7937</a></span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_WWDGSMEN_Pos)</span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"> 7938</span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN              RCC_APB1SMENR1_WWDGSMEN_Msk</span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"> 7939</span><span class="preprocessor">#define RCC_APB1SMENR1_SPI2SMEN_Pos          (14U)</span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d09c9ae801ca7257378237ba3d5d5e"> 7940</a></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI2SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_SPI2SMEN_Pos)</span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"> 7941</span><span class="preprocessor">#define RCC_APB1SMENR1_SPI2SMEN              RCC_APB1SMENR1_SPI2SMEN_Msk</span></div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"> 7942</span><span class="preprocessor">#define RCC_APB1SMENR1_SPI3SMEN_Pos          (15U)</span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d7d2d43835684daf1866c1839d9e4"> 7943</a></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI3SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_SPI3SMEN_Pos)</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"> 7944</span><span class="preprocessor">#define RCC_APB1SMENR1_SPI3SMEN              RCC_APB1SMENR1_SPI3SMEN_Msk</span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"> 7945</span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN_Pos        (17U)</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67691a6ace367bfe8e5c7b6423767c1a"> 7946</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR1_USART2SMEN_Pos)</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"> 7947</span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN            RCC_APB1SMENR1_USART2SMEN_Msk</span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"> 7948</span><span class="preprocessor">#define RCC_APB1SMENR1_USART3SMEN_Pos        (18U)</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f78847ae83b30c9190a869d1133c69d"> 7949</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USART3SMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR1_USART3SMEN_Pos)</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"> 7950</span><span class="preprocessor">#define RCC_APB1SMENR1_USART3SMEN            RCC_APB1SMENR1_USART3SMEN_Msk</span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"> 7951</span><span class="preprocessor">#define RCC_APB1SMENR1_UART4SMEN_Pos         (19U)</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee62d95336987392e114ad5784422ba5"> 7952</a></span><span class="preprocessor">#define RCC_APB1SMENR1_UART4SMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_UART4SMEN_Pos)</span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"> 7953</span><span class="preprocessor">#define RCC_APB1SMENR1_UART4SMEN             RCC_APB1SMENR1_UART4SMEN_Msk</span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"> 7954</span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN_Pos          (21U)</span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fda98dc78cf57c35722090e700416e"> 7955</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_I2C1SMEN_Pos)</span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"> 7956</span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN              RCC_APB1SMENR1_I2C1SMEN_Msk</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"> 7957</span><span class="preprocessor">#define RCC_APB1SMENR1_I2C2SMEN_Pos          (22U)</span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c393395f3f540e117ca2586d4cb3155"> 7958</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C2SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_I2C2SMEN_Pos)</span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"> 7959</span><span class="preprocessor">#define RCC_APB1SMENR1_I2C2SMEN              RCC_APB1SMENR1_I2C2SMEN_Msk</span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"> 7960</span><span class="preprocessor">#define RCC_APB1SMENR1_USBSMEN_Pos           (23U)</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2551880f4e2d9a8585094012d1d305"> 7961</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USBSMEN_Msk           (0x1UL &lt;&lt; RCC_APB1SMENR1_USBSMEN_Pos)</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"> 7962</span><span class="preprocessor">#define RCC_APB1SMENR1_USBSMEN               RCC_APB1SMENR1_USBSMEN_Msk</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"> 7963</span><span class="preprocessor">#define RCC_APB1SMENR1_FDCANSMEN_Pos         (25U)</span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b88fe980e35624da2c0eaf8234df111"> 7964</a></span><span class="preprocessor">#define RCC_APB1SMENR1_FDCANSMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_FDCANSMEN_Pos)</span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"> 7965</span><span class="preprocessor">#define RCC_APB1SMENR1_FDCANSMEN             RCC_APB1SMENR1_FDCANSMEN_Msk</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"> 7966</span><span class="preprocessor">#define RCC_APB1SMENR1_PWRSMEN_Pos           (28U)</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab536664d67aa5568e7dcf1d6f194617e"> 7967</a></span><span class="preprocessor">#define RCC_APB1SMENR1_PWRSMEN_Msk           (0x1UL &lt;&lt; RCC_APB1SMENR1_PWRSMEN_Pos)</span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"> 7968</span><span class="preprocessor">#define RCC_APB1SMENR1_PWRSMEN               RCC_APB1SMENR1_PWRSMEN_Msk</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"> 7969</span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN_Pos          (30U)</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c12e41f2e8b35e3a65945be2eaf9de"> 7970</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_I2C3SMEN_Pos)</span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"> 7971</span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN              RCC_APB1SMENR1_I2C3SMEN_Msk</span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"> 7972</span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN_Pos        (31U)</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df08ba98e00061a10143a0a360127a6"> 7973</a></span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR1_LPTIM1SMEN_Pos)</span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"> 7974</span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN            RCC_APB1SMENR1_LPTIM1SMEN_Msk</span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"> 7975</span> </div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"> 7976</span><span class="comment">/********************  Bit definition for RCC_APB1SMENR2 register  *************/</span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN_Pos       (0U)</span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94d483fb35f102a4053655e82a32b528"> 7978</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR2_LPUART1SMEN_Pos)</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"> 7979</span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN           RCC_APB1SMENR2_LPUART1SMEN_Msk</span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"> 7980</span><span class="preprocessor">#define RCC_APB1SMENR2_UCPD1SMEN_Pos         (8U)</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c83f9abba16ceacfd1f8cf50be2de"> 7981</a></span><span class="preprocessor">#define RCC_APB1SMENR2_UCPD1SMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR2_UCPD1SMEN_Pos)</span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"> 7982</span><span class="preprocessor">#define RCC_APB1SMENR2_UCPD1SMEN             RCC_APB1SMENR2_UCPD1SMEN_Msk</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"> 7983</span> </div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"> 7984</span><span class="comment">/********************  Bit definition for RCC_APB2SMENR register  *************/</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"> 7985</span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN_Pos         (0U)</span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02"> 7986</a></span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN_Msk         (0x1UL &lt;&lt; RCC_APB2SMENR_SYSCFGSMEN_Pos)</span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"> 7987</span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN             RCC_APB2SMENR_SYSCFGSMEN_Msk</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"> 7988</span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN_Pos           (11U)</span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a300d39481d05a858e932955e81a22b"> 7989</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN_Msk           (0x1UL &lt;&lt; RCC_APB2SMENR_TIM1SMEN_Pos)</span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN               RCC_APB2SMENR_TIM1SMEN_Msk</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"> 7991</span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Pos           (12U)</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02"> 7992</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Msk           (0x1UL &lt;&lt; RCC_APB2SMENR_SPI1SMEN_Pos)</span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"> 7993</span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN               RCC_APB2SMENR_SPI1SMEN_Msk</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"> 7994</span><span class="preprocessor">#define RCC_APB2SMENR_TIM8SMEN_Pos           (13U)</span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19bb027e1fee72f6e7edd61d64761a85"> 7995</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM8SMEN_Msk           (0x1UL &lt;&lt; RCC_APB2SMENR_TIM8SMEN_Pos)</span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span><span class="preprocessor">#define RCC_APB2SMENR_TIM8SMEN               RCC_APB2SMENR_TIM8SMEN_Msk</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"> 7997</span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Pos         (14U)</span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921"> 7998</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Msk         (0x1UL &lt;&lt; RCC_APB2SMENR_USART1SMEN_Pos)</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN             RCC_APB2SMENR_USART1SMEN_Msk</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"> 8000</span><span class="preprocessor">#define RCC_APB2SMENR_TIM15SMEN_Pos          (16U)</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1439a7a7cd0898f2708586af0606"> 8001</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM15SMEN_Msk          (0x1UL &lt;&lt; RCC_APB2SMENR_TIM15SMEN_Pos)</span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"> 8002</span><span class="preprocessor">#define RCC_APB2SMENR_TIM15SMEN              RCC_APB2SMENR_TIM15SMEN_Msk</span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"> 8003</span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN_Pos          (17U)</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d56a4298409c5a622f07b8b1109eca"> 8004</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN_Msk          (0x1UL &lt;&lt; RCC_APB2SMENR_TIM16SMEN_Pos)</span></div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"> 8005</span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN              RCC_APB2SMENR_TIM16SMEN_Msk</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"> 8006</span><span class="preprocessor">#define RCC_APB2SMENR_TIM17SMEN_Pos          (18U)</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9403bc76bdeabe82643eaf3ed545dfe4"> 8007</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM17SMEN_Msk          (0x1UL &lt;&lt; RCC_APB2SMENR_TIM17SMEN_Pos)</span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"> 8008</span><span class="preprocessor">#define RCC_APB2SMENR_TIM17SMEN              RCC_APB2SMENR_TIM17SMEN_Msk</span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"> 8009</span><span class="preprocessor">#define RCC_APB2SMENR_SAI1SMEN_Pos           (21U)</span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8070b0fba416b2852dcab80b7c448846"> 8010</a></span><span class="preprocessor">#define RCC_APB2SMENR_SAI1SMEN_Msk           (0x1UL &lt;&lt; RCC_APB2SMENR_SAI1SMEN_Pos)</span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"> 8011</span><span class="preprocessor">#define RCC_APB2SMENR_SAI1SMEN               RCC_APB2SMENR_SAI1SMEN_Msk</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"> 8012</span> </div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"> 8013</span><span class="comment">/********************  Bit definition for RCC_CCIPR register  ******************/</span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"> 8014</span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Pos              (0U)</span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047"> 8015</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Msk              (0x3UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)</span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"> 8016</span><span class="preprocessor">#define RCC_CCIPR_USART1SEL                  RCC_CCIPR_USART1SEL_Msk</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c"> 8017</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_0                (0x1UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e"> 8018</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_1                (0x2UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"> 8020</span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_Pos              (2U)</span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3"> 8021</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_Msk              (0x3UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos)</span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"> 8022</span><span class="preprocessor">#define RCC_CCIPR_USART2SEL                  RCC_CCIPR_USART2SEL_Msk</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a"> 8023</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_0                (0x1UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos)</span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad"> 8024</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_1                (0x2UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos)</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"> 8026</span><span class="preprocessor">#define RCC_CCIPR_USART3SEL_Pos              (4U)</span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3862d0c53657b287e8f576da2ca497bf"> 8027</a></span><span class="preprocessor">#define RCC_CCIPR_USART3SEL_Msk              (0x3UL &lt;&lt; RCC_CCIPR_USART3SEL_Pos)</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"> 8028</span><span class="preprocessor">#define RCC_CCIPR_USART3SEL                  RCC_CCIPR_USART3SEL_Msk</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a"> 8029</a></span><span class="preprocessor">#define RCC_CCIPR_USART3SEL_0                (0x1UL &lt;&lt; RCC_CCIPR_USART3SEL_Pos)</span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6"> 8030</a></span><span class="preprocessor">#define RCC_CCIPR_USART3SEL_1                (0x2UL &lt;&lt; RCC_CCIPR_USART3SEL_Pos)</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span><span class="preprocessor">#define RCC_CCIPR_UART4SEL_Pos               (6U)</span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf60a5973564291638dc12f8826c170"> 8033</a></span><span class="preprocessor">#define RCC_CCIPR_UART4SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_UART4SEL_Pos) </span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"> 8034</span><span class="preprocessor">#define RCC_CCIPR_UART4SEL                   RCC_CCIPR_UART4SEL_Msk</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad87980225c5aca52a7747bf14a641614"> 8035</a></span><span class="preprocessor">#define RCC_CCIPR_UART4SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_UART4SEL_Pos) </span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa551ad8d87771101aebda7a8fbb9bf"> 8036</a></span><span class="preprocessor">#define RCC_CCIPR_UART4SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_UART4SEL_Pos) </span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"> 8039</span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Pos             (10U)</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914"> 8040</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Msk             (0x3UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)</span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"> 8041</span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL                 RCC_CCIPR_LPUART1SEL_Msk</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15"> 8042</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_0               (0x1UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de"> 8043</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_1               (0x2UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)</span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"> 8045</span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Pos                (12U)</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8"> 8046</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)  </span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"> 8047</span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL                    RCC_CCIPR_I2C1SEL_Msk</span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7"> 8048</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)  </span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda"> 8049</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)  </span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"> 8051</span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_Pos                (14U)</span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887e19597291a6e6eee9ac54f5379b86"> 8052</a></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_I2C2SEL_Pos)  </span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL                    RCC_CCIPR_I2C2SEL_Msk</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de86cec5bfb22251fc71089f81042a4"> 8054</a></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_I2C2SEL_Pos)  </span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a9a7eca644074f5340a85bf1ea3645"> 8055</a></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_I2C2SEL_Pos)  </span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"> 8057</span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Pos                (16U)</span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3"> 8058</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)  </span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"> 8059</span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL                    RCC_CCIPR_I2C3SEL_Msk</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004"> 8060</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)  </span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2"> 8061</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)  </span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"> 8063</span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Pos              (18U)</span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855"> 8064</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Msk              (0x3UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)</span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"> 8065</span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL                  RCC_CCIPR_LPTIM1SEL_Msk</span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b"> 8066</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_0                (0x1UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)</span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2"> 8067</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_1                (0x2UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_Pos                (20U)</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6066127249cbd00ca50c8e35594a24"> 8070</a></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_SAI1SEL_Pos)</span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"> 8071</span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL                    RCC_CCIPR_SAI1SEL_Msk</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7"> 8072</a></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_SAI1SEL_Pos)</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d"> 8073</a></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_SAI1SEL_Pos)</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"> 8075</span><span class="preprocessor">#define RCC_CCIPR_I2S23SEL_Pos               (22U)</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c77523a8259fd3465a57c865d28a70"> 8076</a></span><span class="preprocessor">#define RCC_CCIPR_I2S23SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_I2S23SEL_Pos)</span></div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"> 8077</span><span class="preprocessor">#define RCC_CCIPR_I2S23SEL                   RCC_CCIPR_I2S23SEL_Msk</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedfeaeeb72229c03562f0c1a145963c5"> 8078</a></span><span class="preprocessor">#define RCC_CCIPR_I2S23SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_I2S23SEL_Pos)</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4175acccc7833dd79b7a2e90dbc354f1"> 8079</a></span><span class="preprocessor">#define RCC_CCIPR_I2S23SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_I2S23SEL_Pos)</span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"> 8081</span><span class="preprocessor">#define RCC_CCIPR_FDCANSEL_Pos               (24U)</span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ed595e747e93fac31c318bb560764"> 8082</a></span><span class="preprocessor">#define RCC_CCIPR_FDCANSEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_FDCANSEL_Pos) </span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"> 8083</span><span class="preprocessor">#define RCC_CCIPR_FDCANSEL                   RCC_CCIPR_FDCANSEL_Msk</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga190a11bb2dd75f3b49c3f42633b9081b"> 8084</a></span><span class="preprocessor">#define RCC_CCIPR_FDCANSEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_FDCANSEL_Pos) </span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c28b1f281b1a81d4c19b933962f626"> 8085</a></span><span class="preprocessor">#define RCC_CCIPR_FDCANSEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_FDCANSEL_Pos) </span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"> 8087</span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_Pos               (26U)</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c7fd4d359af4b2e7de67b8d3345bd1"> 8088</a></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_CLK48SEL_Pos) </span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"> 8089</span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL                   RCC_CCIPR_CLK48SEL_Msk</span></div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e1d3d07db2806498c00898bd305537"> 8090</a></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_CLK48SEL_Pos) </span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a"> 8091</a></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_CLK48SEL_Pos) </span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"> 8093</span><span class="preprocessor">#define RCC_CCIPR_ADC12SEL_Pos               (28U)</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546c29b0cc821ab26a43f409f608aa0f"> 8094</a></span><span class="preprocessor">#define RCC_CCIPR_ADC12SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_ADC12SEL_Pos)   </span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"> 8095</span><span class="preprocessor">#define RCC_CCIPR_ADC12SEL                   RCC_CCIPR_ADC12SEL_Msk</span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20ddb3cd4d1fd5d96332afe3ae38d8f4"> 8096</a></span><span class="preprocessor">#define RCC_CCIPR_ADC12SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_ADC12SEL_Pos)   </span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad9ad01be4f7e68ef4109afec3df8f"> 8097</a></span><span class="preprocessor">#define RCC_CCIPR_ADC12SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_ADC12SEL_Pos)   </span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"> 8100</span><span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"> 8101</span><span class="preprocessor">#define RCC_BDCR_LSEON_Pos                   (0U)</span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 8102</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Msk                   (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)     </span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"> 8103</span><span class="preprocessor">#define RCC_BDCR_LSEON                       RCC_BDCR_LSEON_Msk</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"> 8104</span><span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                  (1U)</span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 8105</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)    </span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"> 8106</span><span class="preprocessor">#define RCC_BDCR_LSERDY                      RCC_BDCR_LSERDY_Msk</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"> 8107</span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                  (2U)</span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 8108</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)    </span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"> 8109</span><span class="preprocessor">#define RCC_BDCR_LSEBYP                      RCC_BDCR_LSEBYP_Msk</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"> 8110</span> </div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"> 8111</span><span class="preprocessor">#define RCC_BDCR_LSEDRV_Pos                  (3U)</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6"> 8112</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_Msk                  (0x3UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)    </span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span><span class="preprocessor">#define RCC_BDCR_LSEDRV                      RCC_BDCR_LSEDRV_Msk</span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58"> 8114</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_0                    (0x1UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)    </span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e"> 8115</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_1                    (0x2UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)    </span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span><span class="preprocessor">#define RCC_BDCR_LSECSSON_Pos                (5U)</span></div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6"> 8118</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSECSSON_Pos)  </span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"> 8119</span><span class="preprocessor">#define RCC_BDCR_LSECSSON                    RCC_BDCR_LSECSSON_Msk</span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"> 8120</span><span class="preprocessor">#define RCC_BDCR_LSECSSD_Pos                 (6U)</span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d"> 8121</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSECSSD_Pos)   </span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"> 8122</span><span class="preprocessor">#define RCC_BDCR_LSECSSD                     RCC_BDCR_LSECSSD_Msk</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"> 8123</span> </div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"> 8124</span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                  (8U)</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 8125</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                  (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)    </span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"> 8126</span><span class="preprocessor">#define RCC_BDCR_RTCSEL                      RCC_BDCR_RTCSEL_Msk</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 8127</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_0                    (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)    </span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 8128</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_1                    (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)    </span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"> 8130</span><span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                   (15U)</span></div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 8131</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                   (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)     </span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"> 8132</span><span class="preprocessor">#define RCC_BDCR_RTCEN                       RCC_BDCR_RTCEN_Msk</span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"> 8133</span><span class="preprocessor">#define RCC_BDCR_BDRST_Pos                   (16U)</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 8134</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Msk                   (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)     </span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"> 8135</span><span class="preprocessor">#define RCC_BDCR_BDRST                       RCC_BDCR_BDRST_Msk</span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"> 8136</span><span class="preprocessor">#define RCC_BDCR_LSCOEN_Pos                  (24U)</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180e546bb330c924e12a1d225562720d"> 8137</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSCOEN_Pos)    </span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"> 8138</span><span class="preprocessor">#define RCC_BDCR_LSCOEN                      RCC_BDCR_LSCOEN_Msk</span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"> 8139</span><span class="preprocessor">#define RCC_BDCR_LSCOSEL_Pos                 (25U)</span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12720e5ac2ce93d3b16bce539a519299"> 8140</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSCOSEL_Pos)   </span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"> 8141</span><span class="preprocessor">#define RCC_BDCR_LSCOSEL                     RCC_BDCR_LSCOSEL_Msk</span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span> </div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"> 8143</span><span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"> 8144</span><span class="preprocessor">#define RCC_CSR_LSION_Pos                    (0U)</span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 8145</a></span><span class="preprocessor">#define RCC_CSR_LSION_Msk                    (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)      </span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"> 8146</span><span class="preprocessor">#define RCC_CSR_LSION                        RCC_CSR_LSION_Msk</span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"> 8147</span><span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                   (1U)</span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 8148</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                   (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)     </span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"> 8149</span><span class="preprocessor">#define RCC_CSR_LSIRDY                       RCC_CSR_LSIRDY_Msk</span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"> 8150</span> </div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"> 8151</span><span class="preprocessor">#define RCC_CSR_RMVF_Pos                     (23U)</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 8152</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Msk                     (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)       </span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span><span class="preprocessor">#define RCC_CSR_RMVF                         RCC_CSR_RMVF_Msk</span></div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos                  (25U)</span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 8155</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_OBLRSTF_Pos)    </span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"> 8156</span><span class="preprocessor">#define RCC_CSR_OBLRSTF                      RCC_CSR_OBLRSTF_Msk</span></div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span><span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                  (26U)</span></div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 8158</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)    </span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"> 8159</span><span class="preprocessor">#define RCC_CSR_PINRSTF                      RCC_CSR_PINRSTF_Msk</span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span><span class="preprocessor">#define RCC_CSR_BORRSTF_Pos                  (27U)</span></div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c"> 8161</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_BORRSTF_Pos)    </span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"> 8162</span><span class="preprocessor">#define RCC_CSR_BORRSTF                      RCC_CSR_BORRSTF_Msk</span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                  (28U)</span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 8164</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)    </span></div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"> 8165</span><span class="preprocessor">#define RCC_CSR_SFTRSTF                      RCC_CSR_SFTRSTF_Msk</span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                 (29U)</span></div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 8167</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)   </span></div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"> 8168</span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                     RCC_CSR_IWDGRSTF_Msk</span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"> 8169</span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                 (30U)</span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 8170</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)   </span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"> 8171</span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                     RCC_CSR_WWDGRSTF_Msk</span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"> 8172</span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                 (31U)</span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 8173</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)   </span></div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"> 8174</span><span class="preprocessor">#define RCC_CSR_LPWRRSTF                     RCC_CSR_LPWRRSTF_Msk</span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span> </div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span><span class="comment">/********************  Bit definition for RCC_CRRCR register  *****************/</span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span><span class="preprocessor">#define RCC_CRRCR_HSI48ON_Pos                (0U)</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62722293e5940d260ffa091864b8bcbe"> 8178</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48ON_Msk                (0x1UL &lt;&lt; RCC_CRRCR_HSI48ON_Pos)  </span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"> 8179</span><span class="preprocessor">#define RCC_CRRCR_HSI48ON                    RCC_CRRCR_HSI48ON_Msk</span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"> 8180</span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY_Pos               (1U)</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8794988ac31e33677677b6c0267137"> 8181</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY_Msk               (0x1UL &lt;&lt; RCC_CRRCR_HSI48RDY_Pos) </span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"> 8182</span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY                   RCC_CRRCR_HSI48RDY_Msk</span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"> 8183</span> </div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"> 8185</span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_Pos               (7U)</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4b1e4e58ad40bf255aa74417116057c"> 8186</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_Msk               (0x1FFUL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138"> 8187</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL                   RCC_CRRCR_HSI48CAL_Msk             </span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1634750f75fb79a644130f3d570530"> 8188</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_0                 (0x001UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3c5a33b7f636ef42661ec584a07062"> 8189</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_1                 (0x002UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4739a34fd6abd0a46800462ad6f5048"> 8190</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_2                 (0x004UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5770adea9203a930bf32fdd146c27cc6"> 8191</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_3                 (0x008UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2fddeb266e64d1562cc6c6cdf14dff"> 8192</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_4                 (0x010UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac806e730f87d04a89be4278389696b69"> 8193</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_5                 (0x020UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8ad636a6e5d3ebdafa7c574b928f25"> 8194</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_6                 (0x040UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac863ec1da270864a1ce26f0657a28a"> 8195</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_7                 (0x080UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabff22e7452073c3b831044bc74e9c97"> 8196</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_8                 (0x100UL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)</span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"> 8198</span><span class="comment">/********************  Bit definition for RCC_CCIPR2 register  ******************/</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"> 8199</span> </div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"> 8200</span> </div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"> 8201</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"> 8202</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"> 8203</span><span class="comment">/*                                    RNG                                     */</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"> 8204</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"> 8206</span><span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"> 8207</span><span class="preprocessor">#define RNG_CR_RNGEN_Pos    (2U)</span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73"> 8208</a></span><span class="preprocessor">#define RNG_CR_RNGEN_Msk    (0x1UL &lt;&lt; RNG_CR_RNGEN_Pos)                        </span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"> 8209</span><span class="preprocessor">#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk</span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"> 8210</span><span class="preprocessor">#define RNG_CR_IE_Pos       (3U)</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b"> 8211</a></span><span class="preprocessor">#define RNG_CR_IE_Msk       (0x1UL &lt;&lt; RNG_CR_IE_Pos)                           </span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"> 8212</span><span class="preprocessor">#define RNG_CR_IE           RNG_CR_IE_Msk</span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"> 8213</span><span class="preprocessor">#define RNG_CR_CED_Pos      (5U)</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad88c05386f3c90522a77ddd2c44d0a4"> 8214</a></span><span class="preprocessor">#define RNG_CR_CED_Msk      (0x1UL &lt;&lt; RNG_CR_IE_Pos)                           </span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span><span class="preprocessor">#define RNG_CR_CED          RNG_CR_IE_Msk</span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"> 8216</span> </div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"> 8217</span><span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"> 8218</span><span class="preprocessor">#define RNG_SR_DRDY_Pos     (0U)</span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b"> 8219</a></span><span class="preprocessor">#define RNG_SR_DRDY_Msk     (0x1UL &lt;&lt; RNG_SR_DRDY_Pos)                         </span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"> 8220</span><span class="preprocessor">#define RNG_SR_DRDY         RNG_SR_DRDY_Msk</span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"> 8221</span><span class="preprocessor">#define RNG_SR_CECS_Pos     (1U)</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093"> 8222</a></span><span class="preprocessor">#define RNG_SR_CECS_Msk     (0x1UL &lt;&lt; RNG_SR_CECS_Pos)                         </span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"> 8223</span><span class="preprocessor">#define RNG_SR_CECS         RNG_SR_CECS_Msk</span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"> 8224</span><span class="preprocessor">#define RNG_SR_SECS_Pos     (2U)</span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d"> 8225</a></span><span class="preprocessor">#define RNG_SR_SECS_Msk     (0x1UL &lt;&lt; RNG_SR_SECS_Pos)                         </span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"> 8226</span><span class="preprocessor">#define RNG_SR_SECS         RNG_SR_SECS_Msk</span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"> 8227</span><span class="preprocessor">#define RNG_SR_CEIS_Pos     (5U)</span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9"> 8228</a></span><span class="preprocessor">#define RNG_SR_CEIS_Msk     (0x1UL &lt;&lt; RNG_SR_CEIS_Pos)                         </span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"> 8229</span><span class="preprocessor">#define RNG_SR_CEIS         RNG_SR_CEIS_Msk</span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"> 8230</span><span class="preprocessor">#define RNG_SR_SEIS_Pos     (6U)</span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367"> 8231</a></span><span class="preprocessor">#define RNG_SR_SEIS_Msk     (0x1UL &lt;&lt; RNG_SR_SEIS_Pos)                         </span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"> 8232</span><span class="preprocessor">#define RNG_SR_SEIS         RNG_SR_SEIS_Msk</span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"> 8233</span> </div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"> 8234</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"> 8235</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"> 8236</span><span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"> 8237</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"> 8238</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"> 8239</span> </div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"> 8240</span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"> 8241</span><span class="preprocessor">#define RTC_TR_PM_Pos                (22U)</span></div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 8242</a></span><span class="preprocessor">#define RTC_TR_PM_Msk                (0x1UL &lt;&lt; RTC_TR_PM_Pos)                  </span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"> 8243</span><span class="preprocessor">#define RTC_TR_PM                    RTC_TR_PM_Msk</span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"> 8244</span><span class="preprocessor">#define RTC_TR_HT_Pos                (20U)</span></div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 8245</a></span><span class="preprocessor">#define RTC_TR_HT_Msk                (0x3UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"> 8246</span><span class="preprocessor">#define RTC_TR_HT                    RTC_TR_HT_Msk</span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 8247</a></span><span class="preprocessor">#define RTC_TR_HT_0                  (0x1UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 8248</a></span><span class="preprocessor">#define RTC_TR_HT_1                  (0x2UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"> 8249</span><span class="preprocessor">#define RTC_TR_HU_Pos                (16U)</span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 8250</a></span><span class="preprocessor">#define RTC_TR_HU_Msk                (0xFUL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"> 8251</span><span class="preprocessor">#define RTC_TR_HU                    RTC_TR_HU_Msk</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 8252</a></span><span class="preprocessor">#define RTC_TR_HU_0                  (0x1UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 8253</a></span><span class="preprocessor">#define RTC_TR_HU_1                  (0x2UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 8254</a></span><span class="preprocessor">#define RTC_TR_HU_2                  (0x4UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 8255</a></span><span class="preprocessor">#define RTC_TR_HU_3                  (0x8UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"> 8256</span><span class="preprocessor">#define RTC_TR_MNT_Pos               (12U)</span></div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 8257</a></span><span class="preprocessor">#define RTC_TR_MNT_Msk               (0x7UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"> 8258</span><span class="preprocessor">#define RTC_TR_MNT                   RTC_TR_MNT_Msk</span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 8259</a></span><span class="preprocessor">#define RTC_TR_MNT_0                 (0x1UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 8260</a></span><span class="preprocessor">#define RTC_TR_MNT_1                 (0x2UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 8261</a></span><span class="preprocessor">#define RTC_TR_MNT_2                 (0x4UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"> 8262</span><span class="preprocessor">#define RTC_TR_MNU_Pos               (8U)</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 8263</a></span><span class="preprocessor">#define RTC_TR_MNU_Msk               (0xFUL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"> 8264</span><span class="preprocessor">#define RTC_TR_MNU                   RTC_TR_MNU_Msk</span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 8265</a></span><span class="preprocessor">#define RTC_TR_MNU_0                 (0x1UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 8266</a></span><span class="preprocessor">#define RTC_TR_MNU_1                 (0x2UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 8267</a></span><span class="preprocessor">#define RTC_TR_MNU_2                 (0x4UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 8268</a></span><span class="preprocessor">#define RTC_TR_MNU_3                 (0x8UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"> 8269</span><span class="preprocessor">#define RTC_TR_ST_Pos                (4U)</span></div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 8270</a></span><span class="preprocessor">#define RTC_TR_ST_Msk                (0x7UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"> 8271</span><span class="preprocessor">#define RTC_TR_ST                    RTC_TR_ST_Msk</span></div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 8272</a></span><span class="preprocessor">#define RTC_TR_ST_0                  (0x1UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 8273</a></span><span class="preprocessor">#define RTC_TR_ST_1                  (0x2UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 8274</a></span><span class="preprocessor">#define RTC_TR_ST_2                  (0x4UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span><span class="preprocessor">#define RTC_TR_SU_Pos                (0U)</span></div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 8276</a></span><span class="preprocessor">#define RTC_TR_SU_Msk                (0xFUL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"> 8277</span><span class="preprocessor">#define RTC_TR_SU                    RTC_TR_SU_Msk</span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 8278</a></span><span class="preprocessor">#define RTC_TR_SU_0                  (0x1UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 8279</a></span><span class="preprocessor">#define RTC_TR_SU_1                  (0x2UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 8280</a></span><span class="preprocessor">#define RTC_TR_SU_2                  (0x4UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 8281</a></span><span class="preprocessor">#define RTC_TR_SU_3                  (0x8UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"> 8283</span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"> 8284</span><span class="preprocessor">#define RTC_DR_YT_Pos                (20U)</span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 8285</a></span><span class="preprocessor">#define RTC_DR_YT_Msk                (0xFUL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span><span class="preprocessor">#define RTC_DR_YT                    RTC_DR_YT_Msk</span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 8287</a></span><span class="preprocessor">#define RTC_DR_YT_0                  (0x1UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 8288</a></span><span class="preprocessor">#define RTC_DR_YT_1                  (0x2UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 8289</a></span><span class="preprocessor">#define RTC_DR_YT_2                  (0x4UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 8290</a></span><span class="preprocessor">#define RTC_DR_YT_3                  (0x8UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"> 8291</span><span class="preprocessor">#define RTC_DR_YU_Pos                (16U)</span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 8292</a></span><span class="preprocessor">#define RTC_DR_YU_Msk                (0xFUL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"> 8293</span><span class="preprocessor">#define RTC_DR_YU                    RTC_DR_YU_Msk</span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 8294</a></span><span class="preprocessor">#define RTC_DR_YU_0                  (0x1UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 8295</a></span><span class="preprocessor">#define RTC_DR_YU_1                  (0x2UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 8296</a></span><span class="preprocessor">#define RTC_DR_YU_2                  (0x4UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 8297</a></span><span class="preprocessor">#define RTC_DR_YU_3                  (0x8UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"> 8298</span><span class="preprocessor">#define RTC_DR_WDU_Pos               (13U)</span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 8299</a></span><span class="preprocessor">#define RTC_DR_WDU_Msk               (0x7UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"> 8300</span><span class="preprocessor">#define RTC_DR_WDU                   RTC_DR_WDU_Msk</span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 8301</a></span><span class="preprocessor">#define RTC_DR_WDU_0                 (0x1UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 8302</a></span><span class="preprocessor">#define RTC_DR_WDU_1                 (0x2UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 8303</a></span><span class="preprocessor">#define RTC_DR_WDU_2                 (0x4UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"> 8304</span><span class="preprocessor">#define RTC_DR_MT_Pos                (12U)</span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 8305</a></span><span class="preprocessor">#define RTC_DR_MT_Msk                (0x1UL &lt;&lt; RTC_DR_MT_Pos)                  </span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"> 8306</span><span class="preprocessor">#define RTC_DR_MT                    RTC_DR_MT_Msk</span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"> 8307</span><span class="preprocessor">#define RTC_DR_MU_Pos                (8U)</span></div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 8308</a></span><span class="preprocessor">#define RTC_DR_MU_Msk                (0xFUL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"> 8309</span><span class="preprocessor">#define RTC_DR_MU                    RTC_DR_MU_Msk</span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 8310</a></span><span class="preprocessor">#define RTC_DR_MU_0                  (0x1UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 8311</a></span><span class="preprocessor">#define RTC_DR_MU_1                  (0x2UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 8312</a></span><span class="preprocessor">#define RTC_DR_MU_2                  (0x4UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 8313</a></span><span class="preprocessor">#define RTC_DR_MU_3                  (0x8UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"> 8314</span><span class="preprocessor">#define RTC_DR_DT_Pos                (4U)</span></div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 8315</a></span><span class="preprocessor">#define RTC_DR_DT_Msk                (0x3UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"> 8316</span><span class="preprocessor">#define RTC_DR_DT                    RTC_DR_DT_Msk</span></div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 8317</a></span><span class="preprocessor">#define RTC_DR_DT_0                  (0x1UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 8318</a></span><span class="preprocessor">#define RTC_DR_DT_1                  (0x2UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"> 8319</span><span class="preprocessor">#define RTC_DR_DU_Pos                (0U)</span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 8320</a></span><span class="preprocessor">#define RTC_DR_DU_Msk                (0xFUL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"> 8321</span><span class="preprocessor">#define RTC_DR_DU                    RTC_DR_DU_Msk</span></div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 8322</a></span><span class="preprocessor">#define RTC_DR_DU_0                  (0x1UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 8323</a></span><span class="preprocessor">#define RTC_DR_DU_1                  (0x2UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 8324</a></span><span class="preprocessor">#define RTC_DR_DU_2                  (0x4UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 8325</a></span><span class="preprocessor">#define RTC_DR_DU_3                  (0x8UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"> 8327</span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"> 8328</span><span class="preprocessor">#define RTC_SSR_SS_Pos               (0U)</span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 8329</a></span><span class="preprocessor">#define RTC_SSR_SS_Msk               (0xFFFFUL &lt;&lt; RTC_SSR_SS_Pos)              </span></div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"> 8330</span><span class="preprocessor">#define RTC_SSR_SS                   RTC_SSR_SS_Msk</span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"> 8331</span> </div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"> 8332</span><span class="comment">/********************  Bits definition for RTC_ICSR register  ******************/</span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"> 8333</span><span class="preprocessor">#define RTC_ICSR_RECALPF_Pos         (16U)</span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc6870c1bb5190ae962bc6fe0767b54"> 8334</a></span><span class="preprocessor">#define RTC_ICSR_RECALPF_Msk         (0x1UL &lt;&lt; RTC_ICSR_RECALPF_Pos)           </span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"> 8335</span><span class="preprocessor">#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk</span></div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"> 8336</span><span class="preprocessor">#define RTC_ICSR_INIT_Pos            (7U)</span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076ecc3440d5d0779a7e753e29ac926c"> 8337</a></span><span class="preprocessor">#define RTC_ICSR_INIT_Msk            (0x1UL &lt;&lt; RTC_ICSR_INIT_Pos)              </span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"> 8338</span><span class="preprocessor">#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk</span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"> 8339</span><span class="preprocessor">#define RTC_ICSR_INITF_Pos           (6U)</span></div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c75b70ae25fadedf156679b7c1f54f3"> 8340</a></span><span class="preprocessor">#define RTC_ICSR_INITF_Msk           (0x1UL &lt;&lt; RTC_ICSR_INITF_Pos)             </span></div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"> 8341</span><span class="preprocessor">#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk</span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"> 8342</span><span class="preprocessor">#define RTC_ICSR_RSF_Pos             (5U)</span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead30cc12241f79f3c83a3a751d67fb7"> 8343</a></span><span class="preprocessor">#define RTC_ICSR_RSF_Msk             (0x1UL &lt;&lt; RTC_ICSR_RSF_Pos)               </span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"> 8344</span><span class="preprocessor">#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk</span></div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"> 8345</span><span class="preprocessor">#define RTC_ICSR_INITS_Pos           (4U)</span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710097f165af57b70e8bf5569c207a52"> 8346</a></span><span class="preprocessor">#define RTC_ICSR_INITS_Msk           (0x1UL &lt;&lt; RTC_ICSR_INITS_Pos)             </span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"> 8347</span><span class="preprocessor">#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk</span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"> 8348</span><span class="preprocessor">#define RTC_ICSR_SHPF_Pos            (3U)</span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad828a4fea03ed6b0814754612bdbe55"> 8349</a></span><span class="preprocessor">#define RTC_ICSR_SHPF_Msk            (0x1UL &lt;&lt; RTC_ICSR_SHPF_Pos)              </span></div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"> 8350</span><span class="preprocessor">#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk</span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"> 8351</span><span class="preprocessor">#define RTC_ICSR_WUTWF_Pos           (2U)</span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8844955c31310a194adcc869f93536"> 8352</a></span><span class="preprocessor">#define RTC_ICSR_WUTWF_Msk           (0x1UL &lt;&lt; RTC_ICSR_WUTWF_Pos)             </span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"> 8353</span><span class="preprocessor">#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk</span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"> 8354</span><span class="preprocessor">#define RTC_ICSR_ALRBWF_Pos          (1U)</span></div>
<div class="line"><a id="l08355" name="l08355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c945f9d38d934c1426bc98bef5b02f0"> 8355</a></span><span class="preprocessor">#define RTC_ICSR_ALRBWF_Msk          (0x1UL &lt;&lt; RTC_ICSR_ALRBWF_Pos)            </span></div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"> 8356</span><span class="preprocessor">#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk</span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"> 8357</span><span class="preprocessor">#define RTC_ICSR_ALRAWF_Pos          (0U)</span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cf5a69fa868dfd95c120b484ec3c68"> 8358</a></span><span class="preprocessor">#define RTC_ICSR_ALRAWF_Msk          (0x1UL &lt;&lt; RTC_ICSR_ALRAWF_Pos)            </span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span><span class="preprocessor">#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk</span></div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"> 8360</span> </div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"> 8361</span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"> 8362</span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos        (16U)</span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 8363</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk        (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)         </span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"> 8364</span><span class="preprocessor">#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk</span></div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"> 8365</span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos        (0U)</span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 8366</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)       </span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"> 8367</span><span class="preprocessor">#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"> 8368</span> </div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"> 8369</span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a id="l08370" name="l08370"></a><span class="lineno"> 8370</span><span class="preprocessor">#define RTC_WUTR_WUT_Pos             (0U)</span></div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 8371</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Msk             (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)            </span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"> 8372</span><span class="preprocessor">#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk</span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"> 8373</span> </div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"> 8375</span><span class="preprocessor">#define RTC_CR_OUT2EN_Pos            (31U)</span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e09851eac67b59b566fa6441300795"> 8376</a></span><span class="preprocessor">#define RTC_CR_OUT2EN_Msk            (0x1UL &lt;&lt; RTC_CR_OUT2EN_Pos)              </span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17707eb6fa39c0b51d394b5a0e9c144e"> 8377</a></span><span class="preprocessor">#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         </span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"> 8378</span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9fff27a46194cf7e54c5ea9e71ccaf8"> 8379</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL &lt;&lt; RTC_CR_TAMPALRM_TYPE_Pos)       </span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892e6abf4b08f178e932c3ca2aa4f391"> 8380</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  </span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"> 8381</span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU_Pos       (29U)</span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7bb33cdcb9312219a2a26a247935c47"> 8382</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL &lt;&lt; RTC_CR_TAMPALRM_PU_Pos)         </span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352a9cb8aec3a7a72a1fe42522d60a7e"> 8383</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    </span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"> 8384</span><span class="preprocessor">#define RTC_CR_TAMPOE_Pos            (26U)</span></div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cdda7d78995d333a42e9436d5781882"> 8385</a></span><span class="preprocessor">#define RTC_CR_TAMPOE_Msk            (0x1UL &lt;&lt; RTC_CR_TAMPOE_Pos)              </span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dec31097c149b56a79149ba888e2dfa"> 8386</a></span><span class="preprocessor">#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         </span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"> 8387</span><span class="preprocessor">#define RTC_CR_TAMPTS_Pos            (25U)</span></div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga714da5ae67763afbbf7370bcfe17c5f5"> 8388</a></span><span class="preprocessor">#define RTC_CR_TAMPTS_Msk            (0x1UL &lt;&lt; RTC_CR_TAMPTS_Pos)              </span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9951b9b5ab363c7c68e6b95418be1f5"> 8389</a></span><span class="preprocessor">#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         </span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"> 8390</span><span class="preprocessor">#define RTC_CR_ITSE_Pos              (24U)</span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae780c849bc9af9fb23d805fa41d6ec4f"> 8391</a></span><span class="preprocessor">#define RTC_CR_ITSE_Msk              (0x1UL &lt;&lt; RTC_CR_ITSE_Pos)                </span></div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe4c391ecbb12afa9d760cf4073dc3b"> 8392</a></span><span class="preprocessor">#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           </span></div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"> 8393</span><span class="preprocessor">#define RTC_CR_COE_Pos               (23U)</span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 8394</a></span><span class="preprocessor">#define RTC_CR_COE_Msk               (0x1UL &lt;&lt; RTC_CR_COE_Pos)                 </span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"> 8395</span><span class="preprocessor">#define RTC_CR_COE                   RTC_CR_COE_Msk</span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"> 8396</span><span class="preprocessor">#define RTC_CR_OSEL_Pos              (21U)</span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 8397</a></span><span class="preprocessor">#define RTC_CR_OSEL_Msk              (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"> 8398</span><span class="preprocessor">#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk</span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 8399</a></span><span class="preprocessor">#define RTC_CR_OSEL_0                (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 8400</a></span><span class="preprocessor">#define RTC_CR_OSEL_1                (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"> 8401</span><span class="preprocessor">#define RTC_CR_POL_Pos               (20U)</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 8402</a></span><span class="preprocessor">#define RTC_CR_POL_Msk               (0x1UL &lt;&lt; RTC_CR_POL_Pos)                 </span></div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"> 8403</span><span class="preprocessor">#define RTC_CR_POL                   RTC_CR_POL_Msk</span></div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"> 8404</span><span class="preprocessor">#define RTC_CR_COSEL_Pos             (19U)</span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 8405</a></span><span class="preprocessor">#define RTC_CR_COSEL_Msk             (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)               </span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"> 8406</span><span class="preprocessor">#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"> 8407</span><span class="preprocessor">#define RTC_CR_BKP_Pos               (18U)</span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 8408</a></span><span class="preprocessor">#define RTC_CR_BKP_Msk               (0x1UL &lt;&lt; RTC_CR_BKP_Pos)                 </span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"> 8409</span><span class="preprocessor">#define RTC_CR_BKP                   RTC_CR_BKP_Msk</span></div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"> 8410</span><span class="preprocessor">#define RTC_CR_SUB1H_Pos             (17U)</span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 8411</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Msk             (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)               </span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"> 8412</span><span class="preprocessor">#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk</span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"> 8413</span><span class="preprocessor">#define RTC_CR_ADD1H_Pos             (16U)</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 8414</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Msk             (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)               </span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"> 8415</span><span class="preprocessor">#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk</span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"> 8416</span><span class="preprocessor">#define RTC_CR_TSIE_Pos              (15U)</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 8417</a></span><span class="preprocessor">#define RTC_CR_TSIE_Msk              (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)                </span></div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"> 8418</span><span class="preprocessor">#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk</span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"> 8419</span><span class="preprocessor">#define RTC_CR_WUTIE_Pos             (14U)</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 8420</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Msk             (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)               </span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span><span class="preprocessor">#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk</span></div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"> 8422</span><span class="preprocessor">#define RTC_CR_ALRBIE_Pos            (13U)</span></div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260"> 8423</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Msk            (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)              </span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"> 8424</span><span class="preprocessor">#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk</span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"> 8425</span><span class="preprocessor">#define RTC_CR_ALRAIE_Pos            (12U)</span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 8426</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Msk            (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)              </span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"> 8427</span><span class="preprocessor">#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk</span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"> 8428</span><span class="preprocessor">#define RTC_CR_TSE_Pos               (11U)</span></div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 8429</a></span><span class="preprocessor">#define RTC_CR_TSE_Msk               (0x1UL &lt;&lt; RTC_CR_TSE_Pos)                 </span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"> 8430</span><span class="preprocessor">#define RTC_CR_TSE                   RTC_CR_TSE_Msk</span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"> 8431</span><span class="preprocessor">#define RTC_CR_WUTE_Pos              (10U)</span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 8432</a></span><span class="preprocessor">#define RTC_CR_WUTE_Msk              (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)                </span></div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"> 8433</span><span class="preprocessor">#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk</span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"> 8434</span><span class="preprocessor">#define RTC_CR_ALRBE_Pos             (9U)</span></div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 8435</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)               </span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"> 8436</span><span class="preprocessor">#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk</span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"> 8437</span><span class="preprocessor">#define RTC_CR_ALRAE_Pos             (8U)</span></div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 8438</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)               </span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"> 8439</span><span class="preprocessor">#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk</span></div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"> 8440</span><span class="preprocessor">#define RTC_CR_FMT_Pos               (6U)</span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 8441</a></span><span class="preprocessor">#define RTC_CR_FMT_Msk               (0x1UL &lt;&lt; RTC_CR_FMT_Pos)                 </span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"> 8442</span><span class="preprocessor">#define RTC_CR_FMT                   RTC_CR_FMT_Msk</span></div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"> 8443</span><span class="preprocessor">#define RTC_CR_BYPSHAD_Pos           (5U)</span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 8444</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Msk           (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)             </span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"> 8445</span><span class="preprocessor">#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk</span></div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"> 8446</span><span class="preprocessor">#define RTC_CR_REFCKON_Pos           (4U)</span></div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 8447</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Msk           (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)             </span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"> 8448</span><span class="preprocessor">#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk</span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"> 8449</span><span class="preprocessor">#define RTC_CR_TSEDGE_Pos            (3U)</span></div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 8450</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Msk            (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)              </span></div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"> 8451</span><span class="preprocessor">#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk</span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"> 8452</span><span class="preprocessor">#define RTC_CR_WUCKSEL_Pos           (0U)</span></div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 8453</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Msk           (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"> 8454</span><span class="preprocessor">#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk</span></div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 8455</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0             (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 8456</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1             (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 8457</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2             (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"> 8459</span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"> 8460</span><span class="preprocessor">#define RTC_WPR_KEY_Pos              (0U)</span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 8461</a></span><span class="preprocessor">#define RTC_WPR_KEY_Msk              (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)               </span></div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"> 8462</span><span class="preprocessor">#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk</span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"> 8463</span> </div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"> 8464</span><span class="comment">/********************  Bits definition for RTC_CALR register  *****************/</span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"> 8465</span><span class="preprocessor">#define RTC_CALR_CALP_Pos            (15U)</span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 8466</a></span><span class="preprocessor">#define RTC_CALR_CALP_Msk            (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)              </span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"> 8467</span><span class="preprocessor">#define RTC_CALR_CALP                RTC_CALR_CALP_Msk</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"> 8468</span><span class="preprocessor">#define RTC_CALR_CALW8_Pos           (14U)</span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 8469</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Msk           (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)             </span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"> 8470</span><span class="preprocessor">#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"> 8471</span><span class="preprocessor">#define RTC_CALR_CALW16_Pos          (13U)</span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 8472</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Msk          (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)            </span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"> 8473</span><span class="preprocessor">#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"> 8474</span><span class="preprocessor">#define RTC_CALR_CALM_Pos            (0U)</span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 8475</a></span><span class="preprocessor">#define RTC_CALR_CALM_Msk            (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"> 8476</span><span class="preprocessor">#define RTC_CALR_CALM                RTC_CALR_CALM_Msk</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 8477</a></span><span class="preprocessor">#define RTC_CALR_CALM_0              (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 8478</a></span><span class="preprocessor">#define RTC_CALR_CALM_1              (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 8479</a></span><span class="preprocessor">#define RTC_CALR_CALM_2              (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 8480</a></span><span class="preprocessor">#define RTC_CALR_CALM_3              (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 8481</a></span><span class="preprocessor">#define RTC_CALR_CALM_4              (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 8482</a></span><span class="preprocessor">#define RTC_CALR_CALM_5              (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 8483</a></span><span class="preprocessor">#define RTC_CALR_CALM_6              (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 8484</a></span><span class="preprocessor">#define RTC_CALR_CALM_7              (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 8485</a></span><span class="preprocessor">#define RTC_CALR_CALM_8              (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"> 8487</span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"> 8488</span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos         (0U)</span></div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 8489</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)        </span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"> 8490</span><span class="preprocessor">#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk</span></div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"> 8491</span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos         (31U)</span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 8492</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk         (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)           </span></div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"> 8493</span><span class="preprocessor">#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk</span></div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"> 8494</span> </div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"> 8495</span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"> 8496</span><span class="preprocessor">#define RTC_TSTR_PM_Pos              (22U)</span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 8497</a></span><span class="preprocessor">#define RTC_TSTR_PM_Msk              (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)                </span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"> 8498</span><span class="preprocessor">#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk</span></div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"> 8499</span><span class="preprocessor">#define RTC_TSTR_HT_Pos              (20U)</span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 8500</a></span><span class="preprocessor">#define RTC_TSTR_HT_Msk              (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"> 8501</span><span class="preprocessor">#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk</span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 8502</a></span><span class="preprocessor">#define RTC_TSTR_HT_0                (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 8503</a></span><span class="preprocessor">#define RTC_TSTR_HT_1                (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"> 8504</span><span class="preprocessor">#define RTC_TSTR_HU_Pos              (16U)</span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 8505</a></span><span class="preprocessor">#define RTC_TSTR_HU_Msk              (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"> 8506</span><span class="preprocessor">#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 8507</a></span><span class="preprocessor">#define RTC_TSTR_HU_0                (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 8508</a></span><span class="preprocessor">#define RTC_TSTR_HU_1                (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 8509</a></span><span class="preprocessor">#define RTC_TSTR_HU_2                (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 8510</a></span><span class="preprocessor">#define RTC_TSTR_HU_3                (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"> 8511</span><span class="preprocessor">#define RTC_TSTR_MNT_Pos             (12U)</span></div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 8512</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Msk             (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"> 8513</span><span class="preprocessor">#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk</span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 8514</a></span><span class="preprocessor">#define RTC_TSTR_MNT_0               (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 8515</a></span><span class="preprocessor">#define RTC_TSTR_MNT_1               (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 8516</a></span><span class="preprocessor">#define RTC_TSTR_MNT_2               (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"> 8517</span><span class="preprocessor">#define RTC_TSTR_MNU_Pos             (8U)</span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 8518</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Msk             (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"> 8519</span><span class="preprocessor">#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk</span></div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 8520</a></span><span class="preprocessor">#define RTC_TSTR_MNU_0               (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 8521</a></span><span class="preprocessor">#define RTC_TSTR_MNU_1               (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 8522</a></span><span class="preprocessor">#define RTC_TSTR_MNU_2               (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 8523</a></span><span class="preprocessor">#define RTC_TSTR_MNU_3               (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"> 8524</span><span class="preprocessor">#define RTC_TSTR_ST_Pos              (4U)</span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 8525</a></span><span class="preprocessor">#define RTC_TSTR_ST_Msk              (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"> 8526</span><span class="preprocessor">#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk</span></div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 8527</a></span><span class="preprocessor">#define RTC_TSTR_ST_0                (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 8528</a></span><span class="preprocessor">#define RTC_TSTR_ST_1                (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 8529</a></span><span class="preprocessor">#define RTC_TSTR_ST_2                (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"> 8530</span><span class="preprocessor">#define RTC_TSTR_SU_Pos              (0U)</span></div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 8531</a></span><span class="preprocessor">#define RTC_TSTR_SU_Msk              (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"> 8532</span><span class="preprocessor">#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk</span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 8533</a></span><span class="preprocessor">#define RTC_TSTR_SU_0                (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 8534</a></span><span class="preprocessor">#define RTC_TSTR_SU_1                (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 8535</a></span><span class="preprocessor">#define RTC_TSTR_SU_2                (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 8536</a></span><span class="preprocessor">#define RTC_TSTR_SU_3                (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"> 8538</span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"> 8539</span><span class="preprocessor">#define RTC_TSDR_WDU_Pos             (13U)</span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 8540</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Msk             (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"> 8541</span><span class="preprocessor">#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk</span></div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 8542</a></span><span class="preprocessor">#define RTC_TSDR_WDU_0               (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 8543</a></span><span class="preprocessor">#define RTC_TSDR_WDU_1               (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 8544</a></span><span class="preprocessor">#define RTC_TSDR_WDU_2               (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"> 8545</span><span class="preprocessor">#define RTC_TSDR_MT_Pos              (12U)</span></div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 8546</a></span><span class="preprocessor">#define RTC_TSDR_MT_Msk              (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)                </span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"> 8547</span><span class="preprocessor">#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk</span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"> 8548</span><span class="preprocessor">#define RTC_TSDR_MU_Pos              (8U)</span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 8549</a></span><span class="preprocessor">#define RTC_TSDR_MU_Msk              (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"> 8550</span><span class="preprocessor">#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 8551</a></span><span class="preprocessor">#define RTC_TSDR_MU_0                (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 8552</a></span><span class="preprocessor">#define RTC_TSDR_MU_1                (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 8553</a></span><span class="preprocessor">#define RTC_TSDR_MU_2                (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 8554</a></span><span class="preprocessor">#define RTC_TSDR_MU_3                (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"> 8555</span><span class="preprocessor">#define RTC_TSDR_DT_Pos              (4U)</span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 8556</a></span><span class="preprocessor">#define RTC_TSDR_DT_Msk              (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"> 8557</span><span class="preprocessor">#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 8558</a></span><span class="preprocessor">#define RTC_TSDR_DT_0                (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 8559</a></span><span class="preprocessor">#define RTC_TSDR_DT_1                (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"> 8560</span><span class="preprocessor">#define RTC_TSDR_DU_Pos              (0U)</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 8561</a></span><span class="preprocessor">#define RTC_TSDR_DU_Msk              (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"> 8562</span><span class="preprocessor">#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk</span></div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 8563</a></span><span class="preprocessor">#define RTC_TSDR_DU_0                (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 8564</a></span><span class="preprocessor">#define RTC_TSDR_DU_1                (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 8565</a></span><span class="preprocessor">#define RTC_TSDR_DU_2                (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 8566</a></span><span class="preprocessor">#define RTC_TSDR_DU_3                (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"> 8568</span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"> 8569</span><span class="preprocessor">#define RTC_TSSSR_SS_Pos             (0U)</span></div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 8570</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Msk             (0xFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)            </span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"> 8571</span><span class="preprocessor">#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk</span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"> 8572</span> </div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"> 8573</span><span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"> 8574</span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos          (31U)</span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 8575</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)            </span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"> 8576</span><span class="preprocessor">#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"> 8577</span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos         (30U)</span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 8578</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk         (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"> 8579</span><span class="preprocessor">#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"> 8580</span><span class="preprocessor">#define RTC_ALRMAR_DT_Pos            (28U)</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 8581</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Msk            (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"> 8582</span><span class="preprocessor">#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk</span></div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 8583</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_0              (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 8584</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_1              (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"> 8585</span><span class="preprocessor">#define RTC_ALRMAR_DU_Pos            (24U)</span></div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 8586</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"> 8587</span><span class="preprocessor">#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 8588</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_0              (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 8589</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_1              (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 8590</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_2              (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 8591</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_3              (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"> 8592</span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos          (23U)</span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 8593</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)            </span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"> 8594</span><span class="preprocessor">#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk</span></div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"> 8595</span><span class="preprocessor">#define RTC_ALRMAR_PM_Pos            (22U)</span></div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 8596</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)              </span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"> 8597</span><span class="preprocessor">#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk</span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"> 8598</span><span class="preprocessor">#define RTC_ALRMAR_HT_Pos            (20U)</span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 8599</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Msk            (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"> 8600</span><span class="preprocessor">#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk</span></div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 8601</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_0              (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 8602</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_1              (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"> 8603</span><span class="preprocessor">#define RTC_ALRMAR_HU_Pos            (16U)</span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 8604</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"> 8605</span><span class="preprocessor">#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 8606</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_0              (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 8607</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_1              (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 8608</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_2              (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 8609</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_3              (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"> 8610</span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos          (15U)</span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 8611</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)            </span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"> 8612</span><span class="preprocessor">#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk</span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"> 8613</span><span class="preprocessor">#define RTC_ALRMAR_MNT_Pos           (12U)</span></div>
<div class="line"><a id="l08614" name="l08614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 8614</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Msk           (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"> 8615</span><span class="preprocessor">#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk</span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 8616</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0             (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 8617</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1             (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 8618</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2             (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"> 8619</span><span class="preprocessor">#define RTC_ALRMAR_MNU_Pos           (8U)</span></div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 8620</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Msk           (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"> 8621</span><span class="preprocessor">#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk</span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 8622</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0             (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 8623</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1             (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 8624</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2             (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 8625</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3             (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"> 8626</span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos          (7U)</span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 8627</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)            </span></div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"> 8628</span><span class="preprocessor">#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk</span></div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"> 8629</span><span class="preprocessor">#define RTC_ALRMAR_ST_Pos            (4U)</span></div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 8630</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Msk            (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"> 8631</span><span class="preprocessor">#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk</span></div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 8632</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_0              (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 8633</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_1              (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 8634</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_2              (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"> 8635</span><span class="preprocessor">#define RTC_ALRMAR_SU_Pos            (0U)</span></div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 8636</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"> 8637</span><span class="preprocessor">#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk</span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 8638</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_0              (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 8639</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_1              (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 8640</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_2              (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 8641</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_3              (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"> 8643</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"> 8644</span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos      (24U)</span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 8645</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"> 8646</span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk</span></div>
<div class="line"><a id="l08647" name="l08647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 8647</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0        (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 8648</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1        (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 8649</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2        (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 8650</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3        (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"> 8651</span><span class="preprocessor">#define RTC_ALRMASSR_SS_Pos          (0U)</span></div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 8652</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)         </span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"> 8653</span><span class="preprocessor">#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk</span></div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"> 8654</span> </div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"> 8655</span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"> 8656</span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos          (31U)</span></div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 8657</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)            </span></div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"> 8658</span><span class="preprocessor">#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"> 8659</span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos         (30U)</span></div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 8660</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk         (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"> 8661</span><span class="preprocessor">#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk</span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"> 8662</span><span class="preprocessor">#define RTC_ALRMBR_DT_Pos            (28U)</span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 8663</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Msk            (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"> 8664</span><span class="preprocessor">#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk</span></div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 8665</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_0              (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 8666</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_1              (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"> 8667</span><span class="preprocessor">#define RTC_ALRMBR_DU_Pos            (24U)</span></div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 8668</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"> 8669</span><span class="preprocessor">#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk</span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 8670</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_0              (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 8671</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_1              (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 8672</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_2              (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 8673</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_3              (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"> 8674</span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos          (23U)</span></div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 8675</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)            </span></div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"> 8676</span><span class="preprocessor">#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk</span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"> 8677</span><span class="preprocessor">#define RTC_ALRMBR_PM_Pos            (22U)</span></div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 8678</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)              </span></div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"> 8679</span><span class="preprocessor">#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk</span></div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"> 8680</span><span class="preprocessor">#define RTC_ALRMBR_HT_Pos            (20U)</span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 8681</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Msk            (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"> 8682</span><span class="preprocessor">#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk</span></div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 8683</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_0              (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l08684" name="l08684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 8684</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_1              (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"> 8685</span><span class="preprocessor">#define RTC_ALRMBR_HU_Pos            (16U)</span></div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a"> 8686</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"> 8687</span><span class="preprocessor">#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk</span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 8688</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_0              (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 8689</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_1              (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 8690</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_2              (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 8691</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_3              (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"> 8692</span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos          (15U)</span></div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 8693</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)            </span></div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"> 8694</span><span class="preprocessor">#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk</span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"> 8695</span><span class="preprocessor">#define RTC_ALRMBR_MNT_Pos           (12U)</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 8696</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Msk           (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"> 8697</span><span class="preprocessor">#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk</span></div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 8698</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0             (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 8699</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1             (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 8700</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2             (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"> 8701</span><span class="preprocessor">#define RTC_ALRMBR_MNU_Pos           (8U)</span></div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b"> 8702</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Msk           (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08703" name="l08703"></a><span class="lineno"> 8703</span><span class="preprocessor">#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk</span></div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 8704</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0             (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 8705</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1             (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 8706</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2             (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 8707</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3             (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"> 8708</span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos          (7U)</span></div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 8709</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)            </span></div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"> 8710</span><span class="preprocessor">#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk</span></div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"> 8711</span><span class="preprocessor">#define RTC_ALRMBR_ST_Pos            (4U)</span></div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 8712</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Msk            (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"> 8713</span><span class="preprocessor">#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk</span></div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 8714</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_0              (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 8715</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_1              (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 8716</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_2              (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"> 8717</span><span class="preprocessor">#define RTC_ALRMBR_SU_Pos            (0U)</span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 8718</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"> 8719</span><span class="preprocessor">#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk</span></div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 8720</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_0              (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 8721</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_1              (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 8722</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_2              (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 8723</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_3              (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"> 8725</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"> 8726</span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos      (24U)</span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 8727</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"> 8728</span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk</span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 8729</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0        (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 8730</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1        (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 8731</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2        (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 8732</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3        (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"> 8733</span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos          (0U)</span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 8734</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)         </span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"> 8735</span><span class="preprocessor">#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk</span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"> 8736</span> </div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"> 8737</span><span class="comment">/********************  Bits definition for RTC_SR register  *******************/</span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"> 8738</span><span class="preprocessor">#define RTC_SR_ITSF_Pos              (5U)</span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81891aaef2c521eded8936e0679291e"> 8739</a></span><span class="preprocessor">#define RTC_SR_ITSF_Msk              (0x1UL &lt;&lt; RTC_SR_ITSF_Pos)                </span></div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"> 8740</span><span class="preprocessor">#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk</span></div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"> 8741</span><span class="preprocessor">#define RTC_SR_TSOVF_Pos             (4U)</span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf8d82295ff10ce4d17b6ffaaa4f881e"> 8742</a></span><span class="preprocessor">#define RTC_SR_TSOVF_Msk             (0x1UL &lt;&lt; RTC_SR_TSOVF_Pos)               </span></div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"> 8743</span><span class="preprocessor">#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk</span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"> 8744</span><span class="preprocessor">#define RTC_SR_TSF_Pos               (3U)</span></div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fa320df04dd6aaa354e6b126d438c6"> 8745</a></span><span class="preprocessor">#define RTC_SR_TSF_Msk               (0x1UL &lt;&lt; RTC_SR_TSF_Pos)                 </span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"> 8746</span><span class="preprocessor">#define RTC_SR_TSF                   RTC_SR_TSF_Msk</span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"> 8747</span><span class="preprocessor">#define RTC_SR_WUTF_Pos              (2U)</span></div>
<div class="line"><a id="l08748" name="l08748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d04ef6108b6dc8e83b8fdd4a2750ca3"> 8748</a></span><span class="preprocessor">#define RTC_SR_WUTF_Msk              (0x1UL &lt;&lt; RTC_SR_WUTF_Pos)                </span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"> 8749</span><span class="preprocessor">#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"> 8750</span><span class="preprocessor">#define RTC_SR_ALRBF_Pos             (1U)</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1123177d64462e844b9c7f164b7de7c2"> 8751</a></span><span class="preprocessor">#define RTC_SR_ALRBF_Msk             (0x1UL &lt;&lt; RTC_SR_ALRBF_Pos)               </span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"> 8752</span><span class="preprocessor">#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk</span></div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"> 8753</span><span class="preprocessor">#define RTC_SR_ALRAF_Pos             (0U)</span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb46128a8239337e94bbfac6690a0af"> 8754</a></span><span class="preprocessor">#define RTC_SR_ALRAF_Msk             (0x1UL &lt;&lt; RTC_SR_ALRAF_Pos)               </span></div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"> 8755</span><span class="preprocessor">#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk</span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"> 8756</span> </div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"> 8757</span><span class="comment">/********************  Bits definition for RTC_MISR register  *****************/</span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"> 8758</span><span class="preprocessor">#define RTC_MISR_ITSMF_Pos           (5U)</span></div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c52bfbe4e94b40097306250c3ce42e7"> 8759</a></span><span class="preprocessor">#define RTC_MISR_ITSMF_Msk           (0x1UL &lt;&lt; RTC_MISR_ITSMF_Pos)             </span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"> 8760</span><span class="preprocessor">#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk</span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"> 8761</span><span class="preprocessor">#define RTC_MISR_TSOVMF_Pos          (4U)</span></div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7557aba50812f83d7e3d64efc2b0e22"> 8762</a></span><span class="preprocessor">#define RTC_MISR_TSOVMF_Msk          (0x1UL &lt;&lt; RTC_MISR_TSOVMF_Pos)            </span></div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"> 8763</span><span class="preprocessor">#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk</span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"> 8764</span><span class="preprocessor">#define RTC_MISR_TSMF_Pos            (3U)</span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8dd591b72d4d45b04420d10a71acd75"> 8765</a></span><span class="preprocessor">#define RTC_MISR_TSMF_Msk            (0x1UL &lt;&lt; RTC_MISR_TSMF_Pos)              </span></div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"> 8766</span><span class="preprocessor">#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk</span></div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"> 8767</span><span class="preprocessor">#define RTC_MISR_WUTMF_Pos           (2U)</span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab71ca623f558f420eeba943e8644047d"> 8768</a></span><span class="preprocessor">#define RTC_MISR_WUTMF_Msk           (0x1UL &lt;&lt; RTC_MISR_WUTMF_Pos)             </span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"> 8769</span><span class="preprocessor">#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk</span></div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"> 8770</span><span class="preprocessor">#define RTC_MISR_ALRBMF_Pos          (1U)</span></div>
<div class="line"><a id="l08771" name="l08771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32836d22c582dca1dc6dfd782b90772f"> 8771</a></span><span class="preprocessor">#define RTC_MISR_ALRBMF_Msk          (0x1UL &lt;&lt; RTC_MISR_ALRBMF_Pos)            </span></div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"> 8772</span><span class="preprocessor">#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk</span></div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"> 8773</span><span class="preprocessor">#define RTC_MISR_ALRAMF_Pos          (0U)</span></div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ad43f9def2d370536f8ef8a067fc04"> 8774</a></span><span class="preprocessor">#define RTC_MISR_ALRAMF_Msk          (0x1UL &lt;&lt; RTC_MISR_ALRAMF_Pos)            </span></div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"> 8775</span><span class="preprocessor">#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk</span></div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"> 8776</span> </div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"> 8777</span><span class="comment">/********************  Bits definition for RTC_SCR register  ******************/</span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"> 8778</span><span class="preprocessor">#define RTC_SCR_CITSF_Pos            (5U)</span></div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100b31a68264780c2c717f050041c85a"> 8779</a></span><span class="preprocessor">#define RTC_SCR_CITSF_Msk            (0x1UL &lt;&lt; RTC_SCR_CITSF_Pos)              </span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"> 8780</span><span class="preprocessor">#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk</span></div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"> 8781</span><span class="preprocessor">#define RTC_SCR_CTSOVF_Pos           (4U)</span></div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae360137d8b42a9ab4dbe5ec5908a859"> 8782</a></span><span class="preprocessor">#define RTC_SCR_CTSOVF_Msk           (0x1UL &lt;&lt; RTC_SCR_CTSOVF_Pos)             </span></div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"> 8783</span><span class="preprocessor">#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk</span></div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"> 8784</span><span class="preprocessor">#define RTC_SCR_CTSF_Pos             (3U)</span></div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d68e3c17ff48feb447a27e1be75b3c2"> 8785</a></span><span class="preprocessor">#define RTC_SCR_CTSF_Msk             (0x1UL &lt;&lt; RTC_SCR_CTSF_Pos)               </span></div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"> 8786</span><span class="preprocessor">#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk</span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"> 8787</span><span class="preprocessor">#define RTC_SCR_CWUTF_Pos            (2U)</span></div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab69e8ae28c1b4ab6c572fad95afdd943"> 8788</a></span><span class="preprocessor">#define RTC_SCR_CWUTF_Msk            (0x1UL &lt;&lt; RTC_SCR_CWUTF_Pos)              </span></div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"> 8789</span><span class="preprocessor">#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk</span></div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"> 8790</span><span class="preprocessor">#define RTC_SCR_CALRBF_Pos           (1U)</span></div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f3ba328a0b2f55206a006575b7df4e1"> 8791</a></span><span class="preprocessor">#define RTC_SCR_CALRBF_Msk           (0x1UL &lt;&lt; RTC_SCR_CALRBF_Pos)             </span></div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"> 8792</span><span class="preprocessor">#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk</span></div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"> 8793</span><span class="preprocessor">#define RTC_SCR_CALRAF_Pos           (0U)</span></div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaab8e18576cf9f38319bef566fc76b9"> 8794</a></span><span class="preprocessor">#define RTC_SCR_CALRAF_Msk           (0x1UL &lt;&lt; RTC_SCR_CALRAF_Pos)             </span></div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"> 8795</span><span class="preprocessor">#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk</span></div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"> 8796</span> </div>
<div class="line"><a id="l08797" name="l08797"></a><span class="lineno"> 8797</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08798" name="l08798"></a><span class="lineno"> 8798</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08799" name="l08799"></a><span class="lineno"> 8799</span><span class="comment">/*                     Tamper and backup register (TAMP)                      */</span></div>
<div class="line"><a id="l08800" name="l08800"></a><span class="lineno"> 8800</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08801" name="l08801"></a><span class="lineno"> 8801</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08802" name="l08802"></a><span class="lineno"> 8802</span><span class="comment">/********************  Bits definition for TAMP_CR1 register  *****************/</span></div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"> 8803</span><span class="preprocessor">#define TAMP_CR1_TAMP1E_Pos          (0U)</span></div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f438ad40ce76bf67fbb7531be73a11"> 8804</a></span><span class="preprocessor">#define TAMP_CR1_TAMP1E_Msk          (0x1UL &lt;&lt; TAMP_CR1_TAMP1E_Pos)            </span></div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"> 8805</span><span class="preprocessor">#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk</span></div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"> 8806</span><span class="preprocessor">#define TAMP_CR1_TAMP2E_Pos          (1U)</span></div>
<div class="line"><a id="l08807" name="l08807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab4195eedc91a7953dfe5fc443b8bd2"> 8807</a></span><span class="preprocessor">#define TAMP_CR1_TAMP2E_Msk          (0x1UL &lt;&lt; TAMP_CR1_TAMP2E_Pos)            </span></div>
<div class="line"><a id="l08808" name="l08808"></a><span class="lineno"> 8808</span><span class="preprocessor">#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk</span></div>
<div class="line"><a id="l08809" name="l08809"></a><span class="lineno"> 8809</span><span class="preprocessor">#define TAMP_CR1_TAMP3E_Pos          (2U)</span></div>
<div class="line"><a id="l08810" name="l08810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e9ae2d1b2eb45773c93ac4d551b407"> 8810</a></span><span class="preprocessor">#define TAMP_CR1_TAMP3E_Msk          (0x1UL &lt;&lt; TAMP_CR1_TAMP3E_Pos)            </span></div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"> 8811</span><span class="preprocessor">#define TAMP_CR1_TAMP3E              TAMP_CR1_TAMP3E_Msk</span></div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"> 8812</span><span class="preprocessor">#define TAMP_CR1_ITAMP3E_Pos         (18U)</span></div>
<div class="line"><a id="l08813" name="l08813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae567ccc24fd2c2c1d975f0926b12ac5b"> 8813</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP3E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP3E_Pos)           </span></div>
<div class="line"><a id="l08814" name="l08814"></a><span class="lineno"> 8814</span><span class="preprocessor">#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk</span></div>
<div class="line"><a id="l08815" name="l08815"></a><span class="lineno"> 8815</span><span class="preprocessor">#define TAMP_CR1_ITAMP4E_Pos         (19U)</span></div>
<div class="line"><a id="l08816" name="l08816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fd70f7600811dee4bb9a2b4cfad6ed8"> 8816</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP4E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP4E_Pos)           </span></div>
<div class="line"><a id="l08817" name="l08817"></a><span class="lineno"> 8817</span><span class="preprocessor">#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk</span></div>
<div class="line"><a id="l08818" name="l08818"></a><span class="lineno"> 8818</span><span class="preprocessor">#define TAMP_CR1_ITAMP5E_Pos         (20U)</span></div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764a22fd71999a00b7560a3f1b4cfb40"> 8819</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP5E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP5E_Pos)           </span></div>
<div class="line"><a id="l08820" name="l08820"></a><span class="lineno"> 8820</span><span class="preprocessor">#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk</span></div>
<div class="line"><a id="l08821" name="l08821"></a><span class="lineno"> 8821</span><span class="preprocessor">#define TAMP_CR1_ITAMP6E_Pos         (21U)</span></div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc3b51a89e9951baaf1b6cbc3271582"> 8822</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP6E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP6E_Pos)           </span></div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"> 8823</span><span class="preprocessor">#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk</span></div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"> 8824</span> </div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"> 8825</span><span class="comment">/********************  Bits definition for TAMP_CR2 register  *****************/</span></div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"> 8826</span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)</span></div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca897cf2862140894c71f8d5d3cca8f"> 8827</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL &lt;&lt; TAMP_CR2_TAMP1NOERASE_Pos)      </span></div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"> 8828</span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk</span></div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"> 8829</span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)</span></div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga737e125303dba4862b8180c96641677d"> 8830</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL &lt;&lt; TAMP_CR2_TAMP2NOERASE_Pos)      </span></div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"> 8831</span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk</span></div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"> 8832</span><span class="preprocessor">#define TAMP_CR2_TAMP3NOERASE_Pos    (2U)</span></div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee61f6037bc62f7ac2f8057ddea6bff8"> 8833</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3NOERASE_Msk    (0x1UL &lt;&lt; TAMP_CR2_TAMP3NOERASE_Pos)      </span></div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"> 8834</span><span class="preprocessor">#define TAMP_CR2_TAMP3NOERASE        TAMP_CR2_TAMP3NOERASE_Msk</span></div>
<div class="line"><a id="l08835" name="l08835"></a><span class="lineno"> 8835</span><span class="preprocessor">#define TAMP_CR2_TAMP1MF_Pos         (16U)</span></div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad04605a13f9fc1eb6d44730159fea546"> 8836</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1MF_Msk         (0x1UL &lt;&lt; TAMP_CR2_TAMP1MF_Pos)           </span></div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"> 8837</span><span class="preprocessor">#define TAMP_CR2_TAMP1MF             TAMP_CR2_TAMP1MF_Msk</span></div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"> 8838</span><span class="preprocessor">#define TAMP_CR2_TAMP2MF_Pos         (17U)</span></div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa81d8a1ed2bb51270153fa84def8407a"> 8839</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2MF_Msk         (0x1UL &lt;&lt; TAMP_CR2_TAMP2MF_Pos)           </span></div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"> 8840</span><span class="preprocessor">#define TAMP_CR2_TAMP2MF             TAMP_CR2_TAMP2MF_Msk</span></div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"> 8841</span><span class="preprocessor">#define TAMP_CR2_TAMP3MF_Pos         (18U)</span></div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ffe9fcf97ca019d415655283ce60d3"> 8842</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3MF_Msk         (0x1UL &lt;&lt; TAMP_CR2_TAMP3MF_Pos)           </span></div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"> 8843</span><span class="preprocessor">#define TAMP_CR2_TAMP3MF             TAMP_CR2_TAMP3MF_Msk</span></div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"> 8844</span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG_Pos        (24U)</span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47bded665f1738281a4beaa66b2231b"> 8845</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP1TRG_Pos)          </span></div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"> 8846</span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk</span></div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"> 8847</span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG_Pos        (25U)</span></div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga432bb06fe25ba898b65faa339babdda4"> 8848</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP2TRG_Pos)          </span></div>
<div class="line"><a id="l08849" name="l08849"></a><span class="lineno"> 8849</span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk</span></div>
<div class="line"><a id="l08850" name="l08850"></a><span class="lineno"> 8850</span><span class="preprocessor">#define TAMP_CR2_TAMP3TRG_Pos        (26U)</span></div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6551082280b48ed78eecbfcf1ffdf7"> 8851</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3TRG_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP3TRG_Pos)          </span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"> 8852</span><span class="preprocessor">#define TAMP_CR2_TAMP3TRG            TAMP_CR2_TAMP3TRG_Msk</span></div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"> 8853</span> </div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"> 8854</span><span class="comment">/********************  Bits definition for TAMP_FLTCR register  ***************/</span></div>
<div class="line"><a id="l08855" name="l08855"></a><span class="lineno"> 8855</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_0        (0x00000001UL)</span></div>
<div class="line"><a id="l08856" name="l08856"></a><span class="lineno"> 8856</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_1        (0x00000002UL)</span></div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"> 8857</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_2        (0x00000004UL)</span></div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"> 8858</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)</span></div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d57c65e1bcbc78263afc4a2a5b58cf2"> 8859</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL &lt;&lt; TAMP_FLTCR_TAMPFREQ_Pos)        </span></div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"> 8860</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk</span></div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"> 8861</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_0         (0x00000008UL)</span></div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"> 8862</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_1         (0x00000010UL)</span></div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"> 8863</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_Pos       (3U)</span></div>
<div class="line"><a id="l08864" name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdce9e2efbb31a8979d187b2ec5430ab"> 8864</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL &lt;&lt; TAMP_FLTCR_TAMPFLT_Pos)         </span></div>
<div class="line"><a id="l08865" name="l08865"></a><span class="lineno"> 8865</span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk</span></div>
<div class="line"><a id="l08866" name="l08866"></a><span class="lineno"> 8866</span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_0        (0x00000020UL)</span></div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"> 8867</span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_1        (0x00000040UL)</span></div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"> 8868</span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)</span></div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b23afddc14e563941ff31262aeef6c3"> 8869</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL &lt;&lt; TAMP_FLTCR_TAMPPRCH_Pos)        </span></div>
<div class="line"><a id="l08870" name="l08870"></a><span class="lineno"> 8870</span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk</span></div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"> 8871</span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)</span></div>
<div class="line"><a id="l08872" name="l08872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4e6c9b994d4f42afb15065483a0d2"> 8872</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL &lt;&lt; TAMP_FLTCR_TAMPPUDIS_Pos)       </span></div>
<div class="line"><a id="l08873" name="l08873"></a><span class="lineno"> 8873</span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk</span></div>
<div class="line"><a id="l08874" name="l08874"></a><span class="lineno"> 8874</span> </div>
<div class="line"><a id="l08875" name="l08875"></a><span class="lineno"> 8875</span><span class="comment">/********************  Bits definition for TAMP_IER register  *****************/</span></div>
<div class="line"><a id="l08876" name="l08876"></a><span class="lineno"> 8876</span><span class="preprocessor">#define TAMP_IER_TAMP1IE_Pos         (0U)</span></div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e852ad37be831c5d07114ab03f967c3"> 8877</a></span><span class="preprocessor">#define TAMP_IER_TAMP1IE_Msk         (0x1UL &lt;&lt; TAMP_IER_TAMP1IE_Pos)           </span></div>
<div class="line"><a id="l08878" name="l08878"></a><span class="lineno"> 8878</span><span class="preprocessor">#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk</span></div>
<div class="line"><a id="l08879" name="l08879"></a><span class="lineno"> 8879</span><span class="preprocessor">#define TAMP_IER_TAMP2IE_Pos         (1U)</span></div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga219f1e26007d38201bfa11c2bb329c00"> 8880</a></span><span class="preprocessor">#define TAMP_IER_TAMP2IE_Msk         (0x1UL &lt;&lt; TAMP_IER_TAMP2IE_Pos)           </span></div>
<div class="line"><a id="l08881" name="l08881"></a><span class="lineno"> 8881</span><span class="preprocessor">#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk</span></div>
<div class="line"><a id="l08882" name="l08882"></a><span class="lineno"> 8882</span><span class="preprocessor">#define TAMP_IER_TAMP3IE_Pos         (2U)</span></div>
<div class="line"><a id="l08883" name="l08883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542093696bc087b9ad0ece1c9cd76ed5"> 8883</a></span><span class="preprocessor">#define TAMP_IER_TAMP3IE_Msk         (0x1UL &lt;&lt; TAMP_IER_TAMP3IE_Pos)           </span></div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"> 8884</span><span class="preprocessor">#define TAMP_IER_TAMP3IE             TAMP_IER_TAMP3IE_Msk</span></div>
<div class="line"><a id="l08885" name="l08885"></a><span class="lineno"> 8885</span><span class="preprocessor">#define TAMP_IER_ITAMP3IE_Pos        (18U)</span></div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4968f4685ed249df061f4d998bc0fc7b"> 8886</a></span><span class="preprocessor">#define TAMP_IER_ITAMP3IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP3IE_Pos)          </span></div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"> 8887</span><span class="preprocessor">#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk</span></div>
<div class="line"><a id="l08888" name="l08888"></a><span class="lineno"> 8888</span><span class="preprocessor">#define TAMP_IER_ITAMP4IE_Pos        (19U)</span></div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba6b35d839c9da5d811c60020220c06c"> 8889</a></span><span class="preprocessor">#define TAMP_IER_ITAMP4IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP4IE_Pos)          </span></div>
<div class="line"><a id="l08890" name="l08890"></a><span class="lineno"> 8890</span><span class="preprocessor">#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk</span></div>
<div class="line"><a id="l08891" name="l08891"></a><span class="lineno"> 8891</span><span class="preprocessor">#define TAMP_IER_ITAMP5IE_Pos        (20U)</span></div>
<div class="line"><a id="l08892" name="l08892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga282cfc6b87a867f67b4d3ac63c0be0be"> 8892</a></span><span class="preprocessor">#define TAMP_IER_ITAMP5IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP5IE_Pos)          </span></div>
<div class="line"><a id="l08893" name="l08893"></a><span class="lineno"> 8893</span><span class="preprocessor">#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk</span></div>
<div class="line"><a id="l08894" name="l08894"></a><span class="lineno"> 8894</span><span class="preprocessor">#define TAMP_IER_ITAMP6IE_Pos        (21U)</span></div>
<div class="line"><a id="l08895" name="l08895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6b7ba3c3b98d438333fc29a0b6b3c0"> 8895</a></span><span class="preprocessor">#define TAMP_IER_ITAMP6IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP6IE_Pos)          </span></div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"> 8896</span><span class="preprocessor">#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk</span></div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"> 8897</span> </div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"> 8898</span><span class="comment">/********************  Bits definition for TAMP_SR register  ******************/</span></div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"> 8899</span><span class="preprocessor">#define TAMP_SR_TAMP1F_Pos           (0U)</span></div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac56e9c3f88039b25514fba1485e105b9"> 8900</a></span><span class="preprocessor">#define TAMP_SR_TAMP1F_Msk           (0x1UL &lt;&lt; TAMP_SR_TAMP1F_Pos)       </span></div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"> 8901</span><span class="preprocessor">#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk</span></div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"> 8902</span><span class="preprocessor">#define TAMP_SR_TAMP2F_Pos           (1U)</span></div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee435293813e8d028dbb67f09ea3927"> 8903</a></span><span class="preprocessor">#define TAMP_SR_TAMP2F_Msk           (0x1UL &lt;&lt; TAMP_SR_TAMP2F_Pos)       </span></div>
<div class="line"><a id="l08904" name="l08904"></a><span class="lineno"> 8904</span><span class="preprocessor">#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk</span></div>
<div class="line"><a id="l08905" name="l08905"></a><span class="lineno"> 8905</span><span class="preprocessor">#define TAMP_SR_TAMP3F_Pos           (2U)</span></div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2da4496d7015437ca3279ac484086d62"> 8906</a></span><span class="preprocessor">#define TAMP_SR_TAMP3F_Msk           (0x1UL &lt;&lt; TAMP_SR_TAMP3F_Pos)       </span></div>
<div class="line"><a id="l08907" name="l08907"></a><span class="lineno"> 8907</span><span class="preprocessor">#define TAMP_SR_TAMP3F               TAMP_SR_TAMP3F_Msk</span></div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"> 8908</span><span class="preprocessor">#define TAMP_SR_ITAMP3F_Pos          (18U)</span></div>
<div class="line"><a id="l08909" name="l08909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b68fe2c935c236ed1134a3253bd5887"> 8909</a></span><span class="preprocessor">#define TAMP_SR_ITAMP3F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP3F_Pos)      </span></div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"> 8910</span><span class="preprocessor">#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk</span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"> 8911</span><span class="preprocessor">#define TAMP_SR_ITAMP4F_Pos          (19U)</span></div>
<div class="line"><a id="l08912" name="l08912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c3bc13739e73e0759f913341d19287"> 8912</a></span><span class="preprocessor">#define TAMP_SR_ITAMP4F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP4F_Pos)      </span></div>
<div class="line"><a id="l08913" name="l08913"></a><span class="lineno"> 8913</span><span class="preprocessor">#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk</span></div>
<div class="line"><a id="l08914" name="l08914"></a><span class="lineno"> 8914</span><span class="preprocessor">#define TAMP_SR_ITAMP5F_Pos          (20U)</span></div>
<div class="line"><a id="l08915" name="l08915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73591b34246e4f3856d6872c6ba764b3"> 8915</a></span><span class="preprocessor">#define TAMP_SR_ITAMP5F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP5F_Pos)      </span></div>
<div class="line"><a id="l08916" name="l08916"></a><span class="lineno"> 8916</span><span class="preprocessor">#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk</span></div>
<div class="line"><a id="l08917" name="l08917"></a><span class="lineno"> 8917</span><span class="preprocessor">#define TAMP_SR_ITAMP6F_Pos          (21U)</span></div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef43ca61cb3e23a9141e59f23234d26"> 8918</a></span><span class="preprocessor">#define TAMP_SR_ITAMP6F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP6F_Pos)      </span></div>
<div class="line"><a id="l08919" name="l08919"></a><span class="lineno"> 8919</span><span class="preprocessor">#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk</span></div>
<div class="line"><a id="l08920" name="l08920"></a><span class="lineno"> 8920</span> </div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"> 8921</span><span class="comment">/********************  Bits definition for TAMP_MISR register  ****************/</span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"> 8922</span><span class="preprocessor">#define TAMP_MISR_TAMP1MF_Pos        (0U)</span></div>
<div class="line"><a id="l08923" name="l08923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18e7e8100fbc679cb3e2ed5dbc02060b"> 8923</a></span><span class="preprocessor">#define TAMP_MISR_TAMP1MF_Msk        (0x1UL &lt;&lt; TAMP_MISR_TAMP1MF_Pos)       </span></div>
<div class="line"><a id="l08924" name="l08924"></a><span class="lineno"> 8924</span><span class="preprocessor">#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk</span></div>
<div class="line"><a id="l08925" name="l08925"></a><span class="lineno"> 8925</span><span class="preprocessor">#define TAMP_MISR_TAMP2MF_Pos        (1U)</span></div>
<div class="line"><a id="l08926" name="l08926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86e506c162b59201f135f3992cde63f"> 8926</a></span><span class="preprocessor">#define TAMP_MISR_TAMP2MF_Msk        (0x1UL &lt;&lt; TAMP_MISR_TAMP2MF_Pos)       </span></div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"> 8927</span><span class="preprocessor">#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk</span></div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"> 8928</span><span class="preprocessor">#define TAMP_MISR_TAMP3MF_Pos        (2U)</span></div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a35cf7e5586c0ae889747997c02ebcc"> 8929</a></span><span class="preprocessor">#define TAMP_MISR_TAMP3MF_Msk        (0x1UL &lt;&lt; TAMP_MISR_TAMP3MF_Pos)       </span></div>
<div class="line"><a id="l08930" name="l08930"></a><span class="lineno"> 8930</span><span class="preprocessor">#define TAMP_MISR_TAMP3MF            TAMP_MISR_TAMP3MF_Msk</span></div>
<div class="line"><a id="l08931" name="l08931"></a><span class="lineno"> 8931</span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF_Pos       (18U)</span></div>
<div class="line"><a id="l08932" name="l08932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad325e225877c2a14781b2233d11d2a15"> 8932</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP3MF_Pos)      </span></div>
<div class="line"><a id="l08933" name="l08933"></a><span class="lineno"> 8933</span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk</span></div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"> 8934</span><span class="preprocessor">#define TAMP_MISR_ITAMP4MF_Pos       (19U)</span></div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39dc13864e15539fb5397e88bbbc2702"> 8935</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP4MF_Pos)      </span></div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"> 8936</span><span class="preprocessor">#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk</span></div>
<div class="line"><a id="l08937" name="l08937"></a><span class="lineno"> 8937</span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF_Pos       (20U)</span></div>
<div class="line"><a id="l08938" name="l08938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41a3a2912836d3b475cac6a5f5c921ce"> 8938</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP5MF_Pos)      </span></div>
<div class="line"><a id="l08939" name="l08939"></a><span class="lineno"> 8939</span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk</span></div>
<div class="line"><a id="l08940" name="l08940"></a><span class="lineno"> 8940</span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF_Pos       (21U)</span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac524ca79653c89e34c8e1d9a0144f1c5"> 8941</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP6MF_Pos)      </span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"> 8942</span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk</span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"> 8943</span> </div>
<div class="line"><a id="l08944" name="l08944"></a><span class="lineno"> 8944</span><span class="comment">/********************  Bits definition for TAMP_SCR register  *****************/</span></div>
<div class="line"><a id="l08945" name="l08945"></a><span class="lineno"> 8945</span><span class="preprocessor">#define TAMP_SCR_CTAMP1F_Pos         (0U)</span></div>
<div class="line"><a id="l08946" name="l08946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701877f32c5f1f851c084138388b1225"> 8946</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP1F_Msk         (0x1UL &lt;&lt; TAMP_SCR_CTAMP1F_Pos)       </span></div>
<div class="line"><a id="l08947" name="l08947"></a><span class="lineno"> 8947</span><span class="preprocessor">#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk</span></div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"> 8948</span><span class="preprocessor">#define TAMP_SCR_CTAMP2F_Pos         (1U)</span></div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a7c982b6b1ce61b44e025e81935acc2"> 8949</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP2F_Msk         (0x1UL &lt;&lt; TAMP_SCR_CTAMP2F_Pos)       </span></div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"> 8950</span><span class="preprocessor">#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk</span></div>
<div class="line"><a id="l08951" name="l08951"></a><span class="lineno"> 8951</span><span class="preprocessor">#define TAMP_SCR_CTAMP3F_Pos         (2U)</span></div>
<div class="line"><a id="l08952" name="l08952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf79919a6841b87cae5e105875aebce4"> 8952</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP3F_Msk         (0x1UL &lt;&lt; TAMP_SCR_CTAMP3F_Pos)       </span></div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"> 8953</span><span class="preprocessor">#define TAMP_SCR_CTAMP3F             TAMP_SCR_CTAMP3F_Msk</span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"> 8954</span><span class="preprocessor">#define TAMP_SCR_CITAMP3F_Pos        (18U)</span></div>
<div class="line"><a id="l08955" name="l08955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59e2ece4d3d12beb483c3f50e7090f2"> 8955</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP3F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP3F_Pos)      </span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"> 8956</span><span class="preprocessor">#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk</span></div>
<div class="line"><a id="l08957" name="l08957"></a><span class="lineno"> 8957</span><span class="preprocessor">#define TAMP_SCR_CITAMP4F_Pos        (19U)</span></div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f1c3429941cd26e45268bfad52ee74"> 8958</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP4F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP4F_Pos)      </span></div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"> 8959</span><span class="preprocessor">#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk</span></div>
<div class="line"><a id="l08960" name="l08960"></a><span class="lineno"> 8960</span><span class="preprocessor">#define TAMP_SCR_CITAMP5F_Pos        (20U)</span></div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e4a564630b1d1061dd1ce19ec1d91d3"> 8961</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP5F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP5F_Pos)      </span></div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"> 8962</span><span class="preprocessor">#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk</span></div>
<div class="line"><a id="l08963" name="l08963"></a><span class="lineno"> 8963</span><span class="preprocessor">#define TAMP_SCR_CITAMP6F_Pos        (21U)</span></div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc391a375a4afc0ab8dcbe8254c7d20b"> 8964</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP6F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP6F_Pos)      </span></div>
<div class="line"><a id="l08965" name="l08965"></a><span class="lineno"> 8965</span><span class="preprocessor">#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk</span></div>
<div class="line"><a id="l08966" name="l08966"></a><span class="lineno"> 8966</span> </div>
<div class="line"><a id="l08967" name="l08967"></a><span class="lineno"> 8967</span><span class="comment">/********************  Bits definition for TAMP_BKP0R register  ***************/</span></div>
<div class="line"><a id="l08968" name="l08968"></a><span class="lineno"> 8968</span><span class="preprocessor">#define TAMP_BKP0R_Pos               (0U)</span></div>
<div class="line"><a id="l08969" name="l08969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8306c6fb239b55d710249707d2c1a942"> 8969</a></span><span class="preprocessor">#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP0R_Pos)         </span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"> 8970</span><span class="preprocessor">#define TAMP_BKP0R                   TAMP_BKP0R_Msk</span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"> 8971</span> </div>
<div class="line"><a id="l08972" name="l08972"></a><span class="lineno"> 8972</span><span class="comment">/********************  Bits definition for TAMP_BKP1R register  ***************/</span></div>
<div class="line"><a id="l08973" name="l08973"></a><span class="lineno"> 8973</span><span class="preprocessor">#define TAMP_BKP1R_Pos               (0U)</span></div>
<div class="line"><a id="l08974" name="l08974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b065f9e5d20e6e24c2cb15bfa83d16"> 8974</a></span><span class="preprocessor">#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP1R_Pos)          </span></div>
<div class="line"><a id="l08975" name="l08975"></a><span class="lineno"> 8975</span><span class="preprocessor">#define TAMP_BKP1R                   TAMP_BKP1R_Msk</span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"> 8976</span> </div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"> 8977</span><span class="comment">/********************  Bits definition for TAMP_BKP2R register  ***************/</span></div>
<div class="line"><a id="l08978" name="l08978"></a><span class="lineno"> 8978</span><span class="preprocessor">#define TAMP_BKP2R_Pos               (0U)</span></div>
<div class="line"><a id="l08979" name="l08979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ba4d9e980b03c556f748eb858b2dea"> 8979</a></span><span class="preprocessor">#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP2R_Pos)          </span></div>
<div class="line"><a id="l08980" name="l08980"></a><span class="lineno"> 8980</span><span class="preprocessor">#define TAMP_BKP2R                   TAMP_BKP2R_Msk</span></div>
<div class="line"><a id="l08981" name="l08981"></a><span class="lineno"> 8981</span> </div>
<div class="line"><a id="l08982" name="l08982"></a><span class="lineno"> 8982</span><span class="comment">/********************  Bits definition for TAMP_BKP3R register  ***************/</span></div>
<div class="line"><a id="l08983" name="l08983"></a><span class="lineno"> 8983</span><span class="preprocessor">#define TAMP_BKP3R_Pos               (0U)</span></div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3db497a8d742ce7a2b1c6a5acbda0dd"> 8984</a></span><span class="preprocessor">#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP3R_Pos)          </span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"> 8985</span><span class="preprocessor">#define TAMP_BKP3R                   TAMP_BKP3R_Msk</span></div>
<div class="line"><a id="l08986" name="l08986"></a><span class="lineno"> 8986</span> </div>
<div class="line"><a id="l08987" name="l08987"></a><span class="lineno"> 8987</span><span class="comment">/********************  Bits definition for TAMP_BKP4R register  ***************/</span></div>
<div class="line"><a id="l08988" name="l08988"></a><span class="lineno"> 8988</span><span class="preprocessor">#define TAMP_BKP4R_Pos               (0U)</span></div>
<div class="line"><a id="l08989" name="l08989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c184fa06f1a80f8c524e107b58c6369"> 8989</a></span><span class="preprocessor">#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP4R_Pos)          </span></div>
<div class="line"><a id="l08990" name="l08990"></a><span class="lineno"> 8990</span><span class="preprocessor">#define TAMP_BKP4R                   TAMP_BKP4R_Msk</span></div>
<div class="line"><a id="l08991" name="l08991"></a><span class="lineno"> 8991</span> </div>
<div class="line"><a id="l08992" name="l08992"></a><span class="lineno"> 8992</span><span class="comment">/********************  Bits definition for TAMP_BKP5R register  ***************/</span></div>
<div class="line"><a id="l08993" name="l08993"></a><span class="lineno"> 8993</span><span class="preprocessor">#define TAMP_BKP5R_Pos               (0U)</span></div>
<div class="line"><a id="l08994" name="l08994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb02d5eb3cba8907c579e6ca26bfa93"> 8994</a></span><span class="preprocessor">#define TAMP_BKP5R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP5R_Pos)          </span></div>
<div class="line"><a id="l08995" name="l08995"></a><span class="lineno"> 8995</span><span class="preprocessor">#define TAMP_BKP5R                   TAMP_BKP5R_Msk</span></div>
<div class="line"><a id="l08996" name="l08996"></a><span class="lineno"> 8996</span> </div>
<div class="line"><a id="l08997" name="l08997"></a><span class="lineno"> 8997</span><span class="comment">/********************  Bits definition for TAMP_BKP6R register  ***************/</span></div>
<div class="line"><a id="l08998" name="l08998"></a><span class="lineno"> 8998</span><span class="preprocessor">#define TAMP_BKP6R_Pos               (0U)</span></div>
<div class="line"><a id="l08999" name="l08999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a6bfeb20b367e33ddc6f4f3cbbedd3"> 8999</a></span><span class="preprocessor">#define TAMP_BKP6R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP6R_Pos)          </span></div>
<div class="line"><a id="l09000" name="l09000"></a><span class="lineno"> 9000</span><span class="preprocessor">#define TAMP_BKP6R                   TAMP_BKP6R_Msk</span></div>
<div class="line"><a id="l09001" name="l09001"></a><span class="lineno"> 9001</span> </div>
<div class="line"><a id="l09002" name="l09002"></a><span class="lineno"> 9002</span><span class="comment">/********************  Bits definition for TAMP_BKP7R register  ***************/</span></div>
<div class="line"><a id="l09003" name="l09003"></a><span class="lineno"> 9003</span><span class="preprocessor">#define TAMP_BKP7R_Pos               (0U)</span></div>
<div class="line"><a id="l09004" name="l09004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d756e59d100054357a3ba006992e729"> 9004</a></span><span class="preprocessor">#define TAMP_BKP7R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP7R_Pos)          </span></div>
<div class="line"><a id="l09005" name="l09005"></a><span class="lineno"> 9005</span><span class="preprocessor">#define TAMP_BKP7R                   TAMP_BKP7R_Msk</span></div>
<div class="line"><a id="l09006" name="l09006"></a><span class="lineno"> 9006</span> </div>
<div class="line"><a id="l09007" name="l09007"></a><span class="lineno"> 9007</span><span class="comment">/********************  Bits definition for TAMP_BKP8R register  ***************/</span></div>
<div class="line"><a id="l09008" name="l09008"></a><span class="lineno"> 9008</span><span class="preprocessor">#define TAMP_BKP8R_Pos               (0U)</span></div>
<div class="line"><a id="l09009" name="l09009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f8f52646cf8aa32976d691fe1793b8"> 9009</a></span><span class="preprocessor">#define TAMP_BKP8R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP8R_Pos)          </span></div>
<div class="line"><a id="l09010" name="l09010"></a><span class="lineno"> 9010</span><span class="preprocessor">#define TAMP_BKP8R                   TAMP_BKP8R_Msk</span></div>
<div class="line"><a id="l09011" name="l09011"></a><span class="lineno"> 9011</span> </div>
<div class="line"><a id="l09012" name="l09012"></a><span class="lineno"> 9012</span><span class="comment">/********************  Bits definition for TAMP_BKP9R register  ***************/</span></div>
<div class="line"><a id="l09013" name="l09013"></a><span class="lineno"> 9013</span><span class="preprocessor">#define TAMP_BKP9R_Pos               (0U)</span></div>
<div class="line"><a id="l09014" name="l09014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c24f46a1b89b04bfd88e267530cc471"> 9014</a></span><span class="preprocessor">#define TAMP_BKP9R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP9R_Pos)          </span></div>
<div class="line"><a id="l09015" name="l09015"></a><span class="lineno"> 9015</span><span class="preprocessor">#define TAMP_BKP9R                   TAMP_BKP9R_Msk</span></div>
<div class="line"><a id="l09016" name="l09016"></a><span class="lineno"> 9016</span> </div>
<div class="line"><a id="l09017" name="l09017"></a><span class="lineno"> 9017</span><span class="comment">/********************  Bits definition for TAMP_BKP10R register  ***************/</span></div>
<div class="line"><a id="l09018" name="l09018"></a><span class="lineno"> 9018</span><span class="preprocessor">#define TAMP_BKP10R_Pos               (0U)</span></div>
<div class="line"><a id="l09019" name="l09019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93129f05a17232935462a71ecf079bf2"> 9019</a></span><span class="preprocessor">#define TAMP_BKP10R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP10R_Pos)          </span></div>
<div class="line"><a id="l09020" name="l09020"></a><span class="lineno"> 9020</span><span class="preprocessor">#define TAMP_BKP10R                   TAMP_BKP10R_Msk</span></div>
<div class="line"><a id="l09021" name="l09021"></a><span class="lineno"> 9021</span> </div>
<div class="line"><a id="l09022" name="l09022"></a><span class="lineno"> 9022</span><span class="comment">/********************  Bits definition for TAMP_BKP11R register  ***************/</span></div>
<div class="line"><a id="l09023" name="l09023"></a><span class="lineno"> 9023</span><span class="preprocessor">#define TAMP_BKP11R_Pos               (0U)</span></div>
<div class="line"><a id="l09024" name="l09024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70b33193ba0e282bdf91930caea258d8"> 9024</a></span><span class="preprocessor">#define TAMP_BKP11R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP11R_Pos)          </span></div>
<div class="line"><a id="l09025" name="l09025"></a><span class="lineno"> 9025</span><span class="preprocessor">#define TAMP_BKP11R                   TAMP_BKP11R_Msk</span></div>
<div class="line"><a id="l09026" name="l09026"></a><span class="lineno"> 9026</span> </div>
<div class="line"><a id="l09027" name="l09027"></a><span class="lineno"> 9027</span><span class="comment">/********************  Bits definition for TAMP_BKP12R register  ***************/</span></div>
<div class="line"><a id="l09028" name="l09028"></a><span class="lineno"> 9028</span><span class="preprocessor">#define TAMP_BKP12R_Pos               (0U)</span></div>
<div class="line"><a id="l09029" name="l09029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b08bd727937792be91a5d9964870395"> 9029</a></span><span class="preprocessor">#define TAMP_BKP12R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP12R_Pos)          </span></div>
<div class="line"><a id="l09030" name="l09030"></a><span class="lineno"> 9030</span><span class="preprocessor">#define TAMP_BKP12R                   TAMP_BKP12R_Msk</span></div>
<div class="line"><a id="l09031" name="l09031"></a><span class="lineno"> 9031</span> </div>
<div class="line"><a id="l09032" name="l09032"></a><span class="lineno"> 9032</span><span class="comment">/********************  Bits definition for TAMP_BKP13R register  ***************/</span></div>
<div class="line"><a id="l09033" name="l09033"></a><span class="lineno"> 9033</span><span class="preprocessor">#define TAMP_BKP13R_Pos               (0U)</span></div>
<div class="line"><a id="l09034" name="l09034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b50c86c351d48dcafe8393ed7ac4180"> 9034</a></span><span class="preprocessor">#define TAMP_BKP13R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP13R_Pos)          </span></div>
<div class="line"><a id="l09035" name="l09035"></a><span class="lineno"> 9035</span><span class="preprocessor">#define TAMP_BKP13R                   TAMP_BKP13R_Msk</span></div>
<div class="line"><a id="l09036" name="l09036"></a><span class="lineno"> 9036</span> </div>
<div class="line"><a id="l09037" name="l09037"></a><span class="lineno"> 9037</span><span class="comment">/********************  Bits definition for TAMP_BKP14R register  ***************/</span></div>
<div class="line"><a id="l09038" name="l09038"></a><span class="lineno"> 9038</span><span class="preprocessor">#define TAMP_BKP14R_Pos               (0U)</span></div>
<div class="line"><a id="l09039" name="l09039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga487d16e2cafd6a1155be52bc29c74c91"> 9039</a></span><span class="preprocessor">#define TAMP_BKP14R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP14R_Pos)          </span></div>
<div class="line"><a id="l09040" name="l09040"></a><span class="lineno"> 9040</span><span class="preprocessor">#define TAMP_BKP14R                   TAMP_BKP14R_Msk</span></div>
<div class="line"><a id="l09041" name="l09041"></a><span class="lineno"> 9041</span> </div>
<div class="line"><a id="l09042" name="l09042"></a><span class="lineno"> 9042</span><span class="comment">/********************  Bits definition for TAMP_BKP15R register  ***************/</span></div>
<div class="line"><a id="l09043" name="l09043"></a><span class="lineno"> 9043</span><span class="preprocessor">#define TAMP_BKP15R_Pos               (0U)</span></div>
<div class="line"><a id="l09044" name="l09044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac525490e1f27ea7c59729574d8d1f1f6"> 9044</a></span><span class="preprocessor">#define TAMP_BKP15R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP15R_Pos)          </span></div>
<div class="line"><a id="l09045" name="l09045"></a><span class="lineno"> 9045</span><span class="preprocessor">#define TAMP_BKP15R                   TAMP_BKP15R_Msk</span></div>
<div class="line"><a id="l09046" name="l09046"></a><span class="lineno"> 9046</span> </div>
<div class="line"><a id="l09047" name="l09047"></a><span class="lineno"> 9047</span> </div>
<div class="line"><a id="l09048" name="l09048"></a><span class="lineno"> 9048</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09049" name="l09049"></a><span class="lineno"> 9049</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09050" name="l09050"></a><span class="lineno"> 9050</span><span class="comment">/*                          Serial Audio Interface                            */</span></div>
<div class="line"><a id="l09051" name="l09051"></a><span class="lineno"> 9051</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09052" name="l09052"></a><span class="lineno"> 9052</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09053" name="l09053"></a><span class="lineno"> 9053</span><span class="comment">/********************  Bit definition for SAI_GCR register  *******************/</span></div>
<div class="line"><a id="l09054" name="l09054"></a><span class="lineno"> 9054</span><span class="preprocessor">#define SAI_GCR_SYNCIN_Pos         (0U)</span></div>
<div class="line"><a id="l09055" name="l09055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae142457b7ad834dc9568aa2113156e57"> 9055</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN_Msk         (0x3UL &lt;&lt; SAI_GCR_SYNCIN_Pos)               </span></div>
<div class="line"><a id="l09056" name="l09056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc29912477e15bf48a732a8a3b55ae81"> 9056</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN             SAI_GCR_SYNCIN_Msk                          </span></div>
<div class="line"><a id="l09057" name="l09057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d53daedcc93ebd30f9c358955cd3362"> 9057</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN_0           (0x1UL &lt;&lt; SAI_GCR_SYNCIN_Pos)               </span></div>
<div class="line"><a id="l09058" name="l09058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c65de3f7ddbf31c90da6b1453a2ff69"> 9058</a></span><span class="preprocessor">#define SAI_GCR_SYNCIN_1           (0x2UL &lt;&lt; SAI_GCR_SYNCIN_Pos)               </span></div>
<div class="line"><a id="l09060" name="l09060"></a><span class="lineno"> 9060</span><span class="preprocessor">#define SAI_GCR_SYNCOUT_Pos        (4U)</span></div>
<div class="line"><a id="l09061" name="l09061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d05f2b8f20817217b51ba114dd846b2"> 9061</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT_Msk        (0x3UL &lt;&lt; SAI_GCR_SYNCOUT_Pos)              </span></div>
<div class="line"><a id="l09062" name="l09062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b9aa1a30108cdfe3088c4cacaeb27e"> 9062</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT            SAI_GCR_SYNCOUT_Msk                         </span></div>
<div class="line"><a id="l09063" name="l09063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3a859999059ec321655a71ff53440f"> 9063</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT_0          (0x1UL &lt;&lt; SAI_GCR_SYNCOUT_Pos)              </span></div>
<div class="line"><a id="l09064" name="l09064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c03899faccbae6c741743eb032dedc"> 9064</a></span><span class="preprocessor">#define SAI_GCR_SYNCOUT_1          (0x2UL &lt;&lt; SAI_GCR_SYNCOUT_Pos)              </span></div>
<div class="line"><a id="l09066" name="l09066"></a><span class="lineno"> 9066</span><span class="comment">/*******************  Bit definition for SAI_xCR1 register  *******************/</span></div>
<div class="line"><a id="l09067" name="l09067"></a><span class="lineno"> 9067</span><span class="preprocessor">#define SAI_xCR1_MODE_Pos          (0U)</span></div>
<div class="line"><a id="l09068" name="l09068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7d51e6ffc2732a2278709de466a3bf"> 9068</a></span><span class="preprocessor">#define SAI_xCR1_MODE_Msk          (0x3UL &lt;&lt; SAI_xCR1_MODE_Pos)                </span></div>
<div class="line"><a id="l09069" name="l09069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51af4b787c1e5e049f3bb22b82902866"> 9069</a></span><span class="preprocessor">#define SAI_xCR1_MODE              SAI_xCR1_MODE_Msk                           </span></div>
<div class="line"><a id="l09070" name="l09070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24269e60d3836bf6524a8e56b2f8bba1"> 9070</a></span><span class="preprocessor">#define SAI_xCR1_MODE_0            (0x1UL &lt;&lt; SAI_xCR1_MODE_Pos)                </span></div>
<div class="line"><a id="l09071" name="l09071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c25169081899de44a05e793e46d7ca5"> 9071</a></span><span class="preprocessor">#define SAI_xCR1_MODE_1            (0x2UL &lt;&lt; SAI_xCR1_MODE_Pos)                </span></div>
<div class="line"><a id="l09073" name="l09073"></a><span class="lineno"> 9073</span><span class="preprocessor">#define SAI_xCR1_PRTCFG_Pos        (2U)</span></div>
<div class="line"><a id="l09074" name="l09074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61c528ed530fec9d29caea0801c9471"> 9074</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG_Msk        (0x3UL &lt;&lt; SAI_xCR1_PRTCFG_Pos)              </span></div>
<div class="line"><a id="l09075" name="l09075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8432db16a815678078cb1ffbd31a6f"> 9075</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG            SAI_xCR1_PRTCFG_Msk                         </span></div>
<div class="line"><a id="l09076" name="l09076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d920226316389ecf03b9854ddf9755"> 9076</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG_0          (0x1UL &lt;&lt; SAI_xCR1_PRTCFG_Pos)              </span></div>
<div class="line"><a id="l09077" name="l09077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8714977ece0c80ddb952222a0923d81d"> 9077</a></span><span class="preprocessor">#define SAI_xCR1_PRTCFG_1          (0x2UL &lt;&lt; SAI_xCR1_PRTCFG_Pos)              </span></div>
<div class="line"><a id="l09079" name="l09079"></a><span class="lineno"> 9079</span><span class="preprocessor">#define SAI_xCR1_DS_Pos            (5U)</span></div>
<div class="line"><a id="l09080" name="l09080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1442faec160eb3d9bfd355651f5660bb"> 9080</a></span><span class="preprocessor">#define SAI_xCR1_DS_Msk            (0x7UL &lt;&lt; SAI_xCR1_DS_Pos)                  </span></div>
<div class="line"><a id="l09081" name="l09081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1204482a8c5427bffe720848696097"> 9081</a></span><span class="preprocessor">#define SAI_xCR1_DS                SAI_xCR1_DS_Msk                             </span></div>
<div class="line"><a id="l09082" name="l09082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5dd23287a176f80d241f0dfb8fcc7d"> 9082</a></span><span class="preprocessor">#define SAI_xCR1_DS_0              (0x1UL &lt;&lt; SAI_xCR1_DS_Pos)                  </span></div>
<div class="line"><a id="l09083" name="l09083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4148a11a2d9ac1a97da766bd585e5c8a"> 9083</a></span><span class="preprocessor">#define SAI_xCR1_DS_1              (0x2UL &lt;&lt; SAI_xCR1_DS_Pos)                  </span></div>
<div class="line"><a id="l09084" name="l09084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50b27e8638b16d12ef00e80bf0f097e"> 9084</a></span><span class="preprocessor">#define SAI_xCR1_DS_2              (0x4UL &lt;&lt; SAI_xCR1_DS_Pos)                  </span></div>
<div class="line"><a id="l09086" name="l09086"></a><span class="lineno"> 9086</span><span class="preprocessor">#define SAI_xCR1_LSBFIRST_Pos      (8U)</span></div>
<div class="line"><a id="l09087" name="l09087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7090401d3536d75a130fc37ba5abba59"> 9087</a></span><span class="preprocessor">#define SAI_xCR1_LSBFIRST_Msk      (0x1UL &lt;&lt; SAI_xCR1_LSBFIRST_Pos)            </span></div>
<div class="line"><a id="l09088" name="l09088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dbec701e43531946ca96792b63e5ff"> 9088</a></span><span class="preprocessor">#define SAI_xCR1_LSBFIRST          SAI_xCR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a id="l09089" name="l09089"></a><span class="lineno"> 9089</span><span class="preprocessor">#define SAI_xCR1_CKSTR_Pos         (9U)</span></div>
<div class="line"><a id="l09090" name="l09090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0551438c4a6dafc7e3bf406e1d65b70c"> 9090</a></span><span class="preprocessor">#define SAI_xCR1_CKSTR_Msk         (0x1UL &lt;&lt; SAI_xCR1_CKSTR_Pos)               </span></div>
<div class="line"><a id="l09091" name="l09091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c0c68bf65088e0ddeb9a1759aff3f7"> 9091</a></span><span class="preprocessor">#define SAI_xCR1_CKSTR             SAI_xCR1_CKSTR_Msk                          </span></div>
<div class="line"><a id="l09093" name="l09093"></a><span class="lineno"> 9093</span><span class="preprocessor">#define SAI_xCR1_SYNCEN_Pos        (10U)</span></div>
<div class="line"><a id="l09094" name="l09094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4c02b5747362be1f6cb43a13a195f3"> 9094</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN_Msk        (0x3UL &lt;&lt; SAI_xCR1_SYNCEN_Pos)              </span></div>
<div class="line"><a id="l09095" name="l09095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0179f00f5bd962763b6425d930d449db"> 9095</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN            SAI_xCR1_SYNCEN_Msk                         </span></div>
<div class="line"><a id="l09096" name="l09096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62d1d3571fbfe85bdaa913b2911856e"> 9096</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN_0          (0x1UL &lt;&lt; SAI_xCR1_SYNCEN_Pos)              </span></div>
<div class="line"><a id="l09097" name="l09097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59a87c05a0e147d3ed2364ccf91b18b"> 9097</a></span><span class="preprocessor">#define SAI_xCR1_SYNCEN_1          (0x2UL &lt;&lt; SAI_xCR1_SYNCEN_Pos)              </span></div>
<div class="line"><a id="l09099" name="l09099"></a><span class="lineno"> 9099</span><span class="preprocessor">#define SAI_xCR1_MONO_Pos          (12U)</span></div>
<div class="line"><a id="l09100" name="l09100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd95ae102a9e7119e97ec3280d9a749"> 9100</a></span><span class="preprocessor">#define SAI_xCR1_MONO_Msk          (0x1UL &lt;&lt; SAI_xCR1_MONO_Pos)                </span></div>
<div class="line"><a id="l09101" name="l09101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f2b989e1a54b2c4393cd222e54f4d2"> 9101</a></span><span class="preprocessor">#define SAI_xCR1_MONO              SAI_xCR1_MONO_Msk                           </span></div>
<div class="line"><a id="l09102" name="l09102"></a><span class="lineno"> 9102</span><span class="preprocessor">#define SAI_xCR1_OUTDRIV_Pos       (13U)</span></div>
<div class="line"><a id="l09103" name="l09103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106626aa8411c5971efa5b6e3624fae8"> 9103</a></span><span class="preprocessor">#define SAI_xCR1_OUTDRIV_Msk       (0x1UL &lt;&lt; SAI_xCR1_OUTDRIV_Pos)             </span></div>
<div class="line"><a id="l09104" name="l09104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c79a642d52f20f97ab575f655b1ddea"> 9104</a></span><span class="preprocessor">#define SAI_xCR1_OUTDRIV           SAI_xCR1_OUTDRIV_Msk                        </span></div>
<div class="line"><a id="l09105" name="l09105"></a><span class="lineno"> 9105</span><span class="preprocessor">#define SAI_xCR1_SAIEN_Pos         (16U)</span></div>
<div class="line"><a id="l09106" name="l09106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eca508bb68775d39b9c7882ddf6e329"> 9106</a></span><span class="preprocessor">#define SAI_xCR1_SAIEN_Msk         (0x1UL &lt;&lt; SAI_xCR1_SAIEN_Pos)               </span></div>
<div class="line"><a id="l09107" name="l09107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916f81ebe07b5109b0ca405d41eb95b"> 9107</a></span><span class="preprocessor">#define SAI_xCR1_SAIEN             SAI_xCR1_SAIEN_Msk                          </span></div>
<div class="line"><a id="l09108" name="l09108"></a><span class="lineno"> 9108</span><span class="preprocessor">#define SAI_xCR1_DMAEN_Pos         (17U)</span></div>
<div class="line"><a id="l09109" name="l09109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a095203e269d44ceef7182016d190a"> 9109</a></span><span class="preprocessor">#define SAI_xCR1_DMAEN_Msk         (0x1UL &lt;&lt; SAI_xCR1_DMAEN_Pos)               </span></div>
<div class="line"><a id="l09110" name="l09110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed9d19f7ddcdf86b0db1843a1b0d6cd"> 9110</a></span><span class="preprocessor">#define SAI_xCR1_DMAEN             SAI_xCR1_DMAEN_Msk                          </span></div>
<div class="line"><a id="l09111" name="l09111"></a><span class="lineno"> 9111</span><span class="preprocessor">#define SAI_xCR1_NODIV_Pos         (19U)</span></div>
<div class="line"><a id="l09112" name="l09112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f67f1090f09a579226e8e54a0423967"> 9112</a></span><span class="preprocessor">#define SAI_xCR1_NODIV_Msk         (0x1UL &lt;&lt; SAI_xCR1_NODIV_Pos)               </span></div>
<div class="line"><a id="l09113" name="l09113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98132c4a713c61f232c51b5c5e73622d"> 9113</a></span><span class="preprocessor">#define SAI_xCR1_NODIV             SAI_xCR1_NODIV_Msk                          </span></div>
<div class="line"><a id="l09115" name="l09115"></a><span class="lineno"> 9115</span><span class="preprocessor">#define SAI_xCR1_MCKDIV_Pos        (20U)</span></div>
<div class="line"><a id="l09116" name="l09116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ea9e4df0935736849dcdf54611a04d"> 9116</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_Msk        (0x3FUL &lt;&lt; SAI_xCR1_MCKDIV_Pos)             </span></div>
<div class="line"><a id="l09117" name="l09117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d3161434e2c4613f37ebe676735aaf"> 9117</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV            SAI_xCR1_MCKDIV_Msk                         </span></div>
<div class="line"><a id="l09118" name="l09118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a62dda2c1af628ead9fd7db830c69"> 9118</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_0          (0x00100000U)                               </span></div>
<div class="line"><a id="l09119" name="l09119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa253fffbd9bb4a514266afd305016485"> 9119</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_1          (0x00200000U)                               </span></div>
<div class="line"><a id="l09120" name="l09120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fa7d8a7306afaacd841374f5baa3e9"> 9120</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_2          (0x00400000U)                               </span></div>
<div class="line"><a id="l09121" name="l09121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac064c863cb6d75c11728a4642079fe99"> 9121</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_3          (0x00800000U)                               </span></div>
<div class="line"><a id="l09122" name="l09122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9ee017433e02253c4849a473839d0a2"> 9122</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_4          (0x01000000U)                               </span></div>
<div class="line"><a id="l09123" name="l09123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b55f2b3e55716be03d3706802124fb"> 9123</a></span><span class="preprocessor">#define SAI_xCR1_MCKDIV_5          (0x02000000U)                               </span></div>
<div class="line"><a id="l09125" name="l09125"></a><span class="lineno"> 9125</span><span class="preprocessor">#define SAI_xCR1_OSR_Pos           (26U)</span></div>
<div class="line"><a id="l09126" name="l09126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a55e96cf1f4c4b81f580ceb06a9232"> 9126</a></span><span class="preprocessor">#define SAI_xCR1_OSR_Msk           (0x1UL &lt;&lt; SAI_xCR1_OSR_Pos)                 </span></div>
<div class="line"><a id="l09127" name="l09127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b55272853f143b068b0f34a6ea93490"> 9127</a></span><span class="preprocessor">#define SAI_xCR1_OSR               SAI_xCR1_OSR_Msk                            </span></div>
<div class="line"><a id="l09129" name="l09129"></a><span class="lineno"> 9129</span><span class="preprocessor">#define SAI_xCR1_MCKEN_Pos         (27U)</span></div>
<div class="line"><a id="l09130" name="l09130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7f5c8407a52defe29dd77865a0421d"> 9130</a></span><span class="preprocessor">#define SAI_xCR1_MCKEN_Msk         (0x1UL &lt;&lt; SAI_xCR1_MCKEN_Pos)               </span></div>
<div class="line"><a id="l09131" name="l09131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6fc33629f0a5db36cbdbca4dd92a55b"> 9131</a></span><span class="preprocessor">#define SAI_xCR1_MCKEN             SAI_xCR1_MCKEN_Msk                          </span></div>
<div class="line"><a id="l09133" name="l09133"></a><span class="lineno"> 9133</span><span class="comment">/*******************  Bit definition for SAI_xCR2 register  *******************/</span></div>
<div class="line"><a id="l09134" name="l09134"></a><span class="lineno"> 9134</span><span class="preprocessor">#define SAI_xCR2_FTH_Pos           (0U)</span></div>
<div class="line"><a id="l09135" name="l09135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40a81a34d00d587f50972ded31d0149"> 9135</a></span><span class="preprocessor">#define SAI_xCR2_FTH_Msk           (0x7UL &lt;&lt; SAI_xCR2_FTH_Pos)                 </span></div>
<div class="line"><a id="l09136" name="l09136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713102e56f4bb8c7c942662c82d04463"> 9136</a></span><span class="preprocessor">#define SAI_xCR2_FTH               SAI_xCR2_FTH_Msk                            </span></div>
<div class="line"><a id="l09137" name="l09137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71082a8712881f93ee19875609c699a"> 9137</a></span><span class="preprocessor">#define SAI_xCR2_FTH_0             (0x1UL &lt;&lt; SAI_xCR2_FTH_Pos)                 </span></div>
<div class="line"><a id="l09138" name="l09138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada48fb2897794cd0d5436909c9706046"> 9138</a></span><span class="preprocessor">#define SAI_xCR2_FTH_1             (0x2UL &lt;&lt; SAI_xCR2_FTH_Pos)                 </span></div>
<div class="line"><a id="l09139" name="l09139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5eb07982aa5bbfff3e392351ad7735"> 9139</a></span><span class="preprocessor">#define SAI_xCR2_FTH_2             (0x4UL &lt;&lt; SAI_xCR2_FTH_Pos)                 </span></div>
<div class="line"><a id="l09141" name="l09141"></a><span class="lineno"> 9141</span><span class="preprocessor">#define SAI_xCR2_FFLUSH_Pos        (3U)</span></div>
<div class="line"><a id="l09142" name="l09142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff96f0a1e53a70d90ec40732d61d6ae"> 9142</a></span><span class="preprocessor">#define SAI_xCR2_FFLUSH_Msk        (0x1UL &lt;&lt; SAI_xCR2_FFLUSH_Pos)              </span></div>
<div class="line"><a id="l09143" name="l09143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2baa86fa37d7709b06a04664a52be0a1"> 9143</a></span><span class="preprocessor">#define SAI_xCR2_FFLUSH            SAI_xCR2_FFLUSH_Msk                         </span></div>
<div class="line"><a id="l09144" name="l09144"></a><span class="lineno"> 9144</span><span class="preprocessor">#define SAI_xCR2_TRIS_Pos          (4U)</span></div>
<div class="line"><a id="l09145" name="l09145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6efc5e456fdef347eb5b4a628f2cce"> 9145</a></span><span class="preprocessor">#define SAI_xCR2_TRIS_Msk          (0x1UL &lt;&lt; SAI_xCR2_TRIS_Pos)                </span></div>
<div class="line"><a id="l09146" name="l09146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb67ecd983af1e4f8c9a5935c013752d"> 9146</a></span><span class="preprocessor">#define SAI_xCR2_TRIS              SAI_xCR2_TRIS_Msk                           </span></div>
<div class="line"><a id="l09147" name="l09147"></a><span class="lineno"> 9147</span><span class="preprocessor">#define SAI_xCR2_MUTE_Pos          (5U)</span></div>
<div class="line"><a id="l09148" name="l09148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7d3f1efe45598ee57465c7cbb2cb2"> 9148</a></span><span class="preprocessor">#define SAI_xCR2_MUTE_Msk          (0x1UL &lt;&lt; SAI_xCR2_MUTE_Pos)                </span></div>
<div class="line"><a id="l09149" name="l09149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga000d56139b0c8d823a8000c8c210b247"> 9149</a></span><span class="preprocessor">#define SAI_xCR2_MUTE              SAI_xCR2_MUTE_Msk                           </span></div>
<div class="line"><a id="l09150" name="l09150"></a><span class="lineno"> 9150</span><span class="preprocessor">#define SAI_xCR2_MUTEVAL_Pos       (6U)</span></div>
<div class="line"><a id="l09151" name="l09151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619f2e0d05d31d7500c5f9f1311a5c34"> 9151</a></span><span class="preprocessor">#define SAI_xCR2_MUTEVAL_Msk       (0x1UL &lt;&lt; SAI_xCR2_MUTEVAL_Pos)             </span></div>
<div class="line"><a id="l09152" name="l09152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba4ba2073e0737d432aeca306cc47e2"> 9152</a></span><span class="preprocessor">#define SAI_xCR2_MUTEVAL           SAI_xCR2_MUTEVAL_Msk                        </span></div>
<div class="line"><a id="l09155" name="l09155"></a><span class="lineno"> 9155</span><span class="preprocessor">#define SAI_xCR2_MUTECNT_Pos       (7U)</span></div>
<div class="line"><a id="l09156" name="l09156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1cbc4c7a73e43a210179d0c78911e5"> 9156</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_Msk       (0x3FUL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l09157" name="l09157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeea35e023c198d82d24fa64ab3081d9"> 9157</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT           SAI_xCR2_MUTECNT_Msk                        </span></div>
<div class="line"><a id="l09158" name="l09158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738aaa45d7140ea8adb69990c6b73f11"> 9158</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_0         (0x01UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l09159" name="l09159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8646398473c7b5d42ae6172796848562"> 9159</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_1         (0x02UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l09160" name="l09160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008e089b87f5e7a0a63c565e1f59c206"> 9160</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_2         (0x04UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l09161" name="l09161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1271dbdafa65f001779fedc9c9320166"> 9161</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_3         (0x08UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l09162" name="l09162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64fa52897b581b1d2f36a23027f74770"> 9162</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_4         (0x10UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l09163" name="l09163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga296db2ad211b0c3b4330a4c3b1f0233f"> 9163</a></span><span class="preprocessor">#define SAI_xCR2_MUTECNT_5         (0x20UL &lt;&lt; SAI_xCR2_MUTECNT_Pos)            </span></div>
<div class="line"><a id="l09165" name="l09165"></a><span class="lineno"> 9165</span><span class="preprocessor">#define SAI_xCR2_CPL_Pos           (13U)</span></div>
<div class="line"><a id="l09166" name="l09166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c39ecaa057468ee1fad2365094ab81e"> 9166</a></span><span class="preprocessor">#define SAI_xCR2_CPL_Msk           (0x1UL &lt;&lt; SAI_xCR2_CPL_Pos)                 </span></div>
<div class="line"><a id="l09167" name="l09167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8f6db7fd5fe5f0e264fa6c184d02e1"> 9167</a></span><span class="preprocessor">#define SAI_xCR2_CPL               SAI_xCR2_CPL_Msk                            </span></div>
<div class="line"><a id="l09168" name="l09168"></a><span class="lineno"> 9168</span><span class="preprocessor">#define SAI_xCR2_COMP_Pos          (14U)</span></div>
<div class="line"><a id="l09169" name="l09169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dd7923dfbd89cb44d9879c1359f522"> 9169</a></span><span class="preprocessor">#define SAI_xCR2_COMP_Msk          (0x3UL &lt;&lt; SAI_xCR2_COMP_Pos)                </span></div>
<div class="line"><a id="l09170" name="l09170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8732274be296455ea01ac0b95232c4d"> 9170</a></span><span class="preprocessor">#define SAI_xCR2_COMP              SAI_xCR2_COMP_Msk                           </span></div>
<div class="line"><a id="l09171" name="l09171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e73ed73e3404aa41ae0edad8af036f8"> 9171</a></span><span class="preprocessor">#define SAI_xCR2_COMP_0            (0x1UL &lt;&lt; SAI_xCR2_COMP_Pos)                </span></div>
<div class="line"><a id="l09172" name="l09172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d441ea4c041f91e4879a5b32278128"> 9172</a></span><span class="preprocessor">#define SAI_xCR2_COMP_1            (0x2UL &lt;&lt; SAI_xCR2_COMP_Pos)                </span></div>
<div class="line"><a id="l09175" name="l09175"></a><span class="lineno"> 9175</span><span class="comment">/******************  Bit definition for SAI_xFRCR register  *******************/</span></div>
<div class="line"><a id="l09176" name="l09176"></a><span class="lineno"> 9176</span><span class="preprocessor">#define SAI_xFRCR_FRL_Pos          (0U)</span></div>
<div class="line"><a id="l09177" name="l09177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6ce2796117236185a5b2b438a63bd5"> 9177</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_Msk          (0xFFUL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09178" name="l09178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7145cd48fe5f1135082db1dd5bab5697"> 9178</a></span><span class="preprocessor">#define SAI_xFRCR_FRL              SAI_xFRCR_FRL_Msk                           </span></div>
<div class="line"><a id="l09179" name="l09179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeeb587d1dd769e9dba21d96c15b0a5d"> 9179</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_0            (0x01UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09180" name="l09180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c5bdfa2777ca5890798d7aaf7067b9"> 9180</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_1            (0x02UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09181" name="l09181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e705e32fff1ba410938636af8b5bc38"> 9181</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_2            (0x04UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09182" name="l09182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad568d991beac0d0f1970ec66731c974b"> 9182</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_3            (0x08UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09183" name="l09183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c72db15f0f18329f497d1809be47298"> 9183</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_4            (0x10UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09184" name="l09184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef47f5def6ac6f7e18c52349e427a0a"> 9184</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_5            (0x20UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09185" name="l09185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e4b5d4429a6b6558bf92565a16de6a"> 9185</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_6            (0x40UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09186" name="l09186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a63a0bbb35ceb0fedbd1f32c0205544"> 9186</a></span><span class="preprocessor">#define SAI_xFRCR_FRL_7            (0x80UL &lt;&lt; SAI_xFRCR_FRL_Pos)               </span></div>
<div class="line"><a id="l09188" name="l09188"></a><span class="lineno"> 9188</span><span class="preprocessor">#define SAI_xFRCR_FSALL_Pos        (8U)</span></div>
<div class="line"><a id="l09189" name="l09189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7018a5b8b4675c935bcff34b09112d"> 9189</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_Msk        (0x7FUL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l09190" name="l09190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5da4d6d92e108bac869ca37a1d9510c"> 9190</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL            SAI_xFRCR_FSALL_Msk                         </span></div>
<div class="line"><a id="l09191" name="l09191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a6c7e235ee451ed574092b0ceb974e1"> 9191</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_0          (0x01UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l09192" name="l09192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a74c00e149382365fa40c1fe4535794"> 9192</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_1          (0x02UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l09193" name="l09193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a7f33c72264a5adeb95cb02e413601"> 9193</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_2          (0x04UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l09194" name="l09194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a31862f1e9c31bf35e35eea8920f38"> 9194</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_3          (0x08UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l09195" name="l09195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcbbf60f36e99c371327f02a9d151ae"> 9195</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_4          (0x10UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l09196" name="l09196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga520f01c1d1fa3f61c3b1acb5864cd6aa"> 9196</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_5          (0x20UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l09197" name="l09197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523a1caf60b37eb9cc56f19e7d0dd91a"> 9197</a></span><span class="preprocessor">#define SAI_xFRCR_FSALL_6          (0x40UL &lt;&lt; SAI_xFRCR_FSALL_Pos)             </span></div>
<div class="line"><a id="l09199" name="l09199"></a><span class="lineno"> 9199</span><span class="preprocessor">#define SAI_xFRCR_FSDEF_Pos        (16U)</span></div>
<div class="line"><a id="l09200" name="l09200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa196b6a2d38399d7609dc00d616d1df8"> 9200</a></span><span class="preprocessor">#define SAI_xFRCR_FSDEF_Msk        (0x1UL &lt;&lt; SAI_xFRCR_FSDEF_Pos)              </span></div>
<div class="line"><a id="l09201" name="l09201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b9e1700cf196e3dec87c1362023ca29"> 9201</a></span><span class="preprocessor">#define SAI_xFRCR_FSDEF            SAI_xFRCR_FSDEF_Msk                         </span></div>
<div class="line"><a id="l09202" name="l09202"></a><span class="lineno"> 9202</span><span class="preprocessor">#define SAI_xFRCR_FSPOL_Pos        (17U)</span></div>
<div class="line"><a id="l09203" name="l09203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd52ffc70b461802914f63872ba9b818"> 9203</a></span><span class="preprocessor">#define SAI_xFRCR_FSPOL_Msk        (0x1UL &lt;&lt; SAI_xFRCR_FSPOL_Pos)              </span></div>
<div class="line"><a id="l09204" name="l09204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e8613bc470ec537f6ee8e93bf06324"> 9204</a></span><span class="preprocessor">#define SAI_xFRCR_FSPOL            SAI_xFRCR_FSPOL_Msk                         </span></div>
<div class="line"><a id="l09205" name="l09205"></a><span class="lineno"> 9205</span><span class="preprocessor">#define SAI_xFRCR_FSOFF_Pos        (18U)</span></div>
<div class="line"><a id="l09206" name="l09206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d9f50db25a669948f7ce3fb922fb281"> 9206</a></span><span class="preprocessor">#define SAI_xFRCR_FSOFF_Msk        (0x1UL &lt;&lt; SAI_xFRCR_FSOFF_Pos)              </span></div>
<div class="line"><a id="l09207" name="l09207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250708d79ab12828bb6388390790a406"> 9207</a></span><span class="preprocessor">#define SAI_xFRCR_FSOFF            SAI_xFRCR_FSOFF_Msk                         </span></div>
<div class="line"><a id="l09209" name="l09209"></a><span class="lineno"> 9209</span><span class="comment">/******************  Bit definition for SAI_xSLOTR register  *******************/</span></div>
<div class="line"><a id="l09210" name="l09210"></a><span class="lineno"> 9210</span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_Pos       (0U)</span></div>
<div class="line"><a id="l09211" name="l09211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6d036ba3f7e36c803c71a2a79672d6"> 9211</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_Msk       (0x1FUL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l09212" name="l09212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7765ebf87061237afaa5995af169e52"> 9212</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF           SAI_xSLOTR_FBOFF_Msk                        </span></div>
<div class="line"><a id="l09213" name="l09213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b408483c0ead128ebc644ae18f56640"> 9213</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_0         (0x01UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l09214" name="l09214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bccac768ad131f506077eb62bae5735"> 9214</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_1         (0x02UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l09215" name="l09215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd460f33d3668f3ff845d5bcdb09d1a"> 9215</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_2         (0x04UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l09216" name="l09216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d37e327ea19b508974044944370f67"> 9216</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_3         (0x08UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l09217" name="l09217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4dc62365e1f26821a794a1d6d445e65"> 9217</a></span><span class="preprocessor">#define SAI_xSLOTR_FBOFF_4         (0x10UL &lt;&lt; SAI_xSLOTR_FBOFF_Pos)            </span></div>
<div class="line"><a id="l09219" name="l09219"></a><span class="lineno"> 9219</span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_Pos      (6U)</span></div>
<div class="line"><a id="l09220" name="l09220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70a983dcea1fe337fec2bf4021507ac"> 9220</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_Msk      (0x3UL &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)            </span></div>
<div class="line"><a id="l09221" name="l09221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5a75af6a1bddfb90900eb32a954b79"> 9221</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ          SAI_xSLOTR_SLOTSZ_Msk                       </span></div>
<div class="line"><a id="l09222" name="l09222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43df0af67bd0155111e18bcecbdf7ad"> 9222</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_0        (0x1UL &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)            </span></div>
<div class="line"><a id="l09223" name="l09223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf84f10c4f64d886eed350d7227f112a2"> 9223</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_1        (0x2UL &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)            </span></div>
<div class="line"><a id="l09225" name="l09225"></a><span class="lineno"> 9225</span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_Pos      (8U)</span></div>
<div class="line"><a id="l09226" name="l09226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d4d243f58aa0f58500eeb7452f0bb1"> 9226</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_Msk      (0xFUL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l09227" name="l09227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cb9f8174d764be83e5317d3e1035d7"> 9227</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT          SAI_xSLOTR_NBSLOT_Msk                       </span></div>
<div class="line"><a id="l09228" name="l09228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4da866d6d37aa5bf683719627e987d"> 9228</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_0        (0x1UL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l09229" name="l09229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa38bb50c74d9be58506d6254fcb9eb"> 9229</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_1        (0x2UL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l09230" name="l09230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6583a05ab1fb085bd3a8efb549a66cd0"> 9230</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_2        (0x4UL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l09231" name="l09231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbba380cbd21b4a615f3e3c6f5787f5b"> 9231</a></span><span class="preprocessor">#define SAI_xSLOTR_NBSLOT_3        (0x8UL &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)            </span></div>
<div class="line"><a id="l09233" name="l09233"></a><span class="lineno"> 9233</span><span class="preprocessor">#define SAI_xSLOTR_SLOTEN_Pos      (16U)</span></div>
<div class="line"><a id="l09234" name="l09234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517cf20ca5da6d17ec05b9e5049758c8"> 9234</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTEN_Msk      (0xFFFFUL &lt;&lt; SAI_xSLOTR_SLOTEN_Pos)         </span></div>
<div class="line"><a id="l09235" name="l09235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3be5abc4ae85eb99423ad87c2742813"> 9235</a></span><span class="preprocessor">#define SAI_xSLOTR_SLOTEN          SAI_xSLOTR_SLOTEN_Msk                       </span></div>
<div class="line"><a id="l09237" name="l09237"></a><span class="lineno"> 9237</span><span class="comment">/*******************  Bit definition for SAI_xIMR register  *******************/</span></div>
<div class="line"><a id="l09238" name="l09238"></a><span class="lineno"> 9238</span><span class="preprocessor">#define SAI_xIMR_OVRUDRIE_Pos      (0U)</span></div>
<div class="line"><a id="l09239" name="l09239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65abc8ca7397bba3e07784810672867"> 9239</a></span><span class="preprocessor">#define SAI_xIMR_OVRUDRIE_Msk      (0x1UL &lt;&lt; SAI_xIMR_OVRUDRIE_Pos)            </span></div>
<div class="line"><a id="l09240" name="l09240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19cf98322a8a9297bf189674085a3c4d"> 9240</a></span><span class="preprocessor">#define SAI_xIMR_OVRUDRIE          SAI_xIMR_OVRUDRIE_Msk                       </span></div>
<div class="line"><a id="l09241" name="l09241"></a><span class="lineno"> 9241</span><span class="preprocessor">#define SAI_xIMR_MUTEDETIE_Pos     (1U)</span></div>
<div class="line"><a id="l09242" name="l09242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026858e17c0efd7ad04e831b042834b4"> 9242</a></span><span class="preprocessor">#define SAI_xIMR_MUTEDETIE_Msk     (0x1UL &lt;&lt; SAI_xIMR_MUTEDETIE_Pos)           </span></div>
<div class="line"><a id="l09243" name="l09243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d1812361eb7081a60d575fbc1c664e"> 9243</a></span><span class="preprocessor">#define SAI_xIMR_MUTEDETIE         SAI_xIMR_MUTEDETIE_Msk                      </span></div>
<div class="line"><a id="l09244" name="l09244"></a><span class="lineno"> 9244</span><span class="preprocessor">#define SAI_xIMR_WCKCFGIE_Pos      (2U)</span></div>
<div class="line"><a id="l09245" name="l09245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bfd2169a8c13e6f15fe1a132225b95b"> 9245</a></span><span class="preprocessor">#define SAI_xIMR_WCKCFGIE_Msk      (0x1UL &lt;&lt; SAI_xIMR_WCKCFGIE_Pos)            </span></div>
<div class="line"><a id="l09246" name="l09246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bce2334c9381068661356c84b947507"> 9246</a></span><span class="preprocessor">#define SAI_xIMR_WCKCFGIE          SAI_xIMR_WCKCFGIE_Msk                       </span></div>
<div class="line"><a id="l09247" name="l09247"></a><span class="lineno"> 9247</span><span class="preprocessor">#define SAI_xIMR_FREQIE_Pos        (3U)</span></div>
<div class="line"><a id="l09248" name="l09248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c7dbd857d1a5b9c88784aca909afc08"> 9248</a></span><span class="preprocessor">#define SAI_xIMR_FREQIE_Msk        (0x1UL &lt;&lt; SAI_xIMR_FREQIE_Pos)              </span></div>
<div class="line"><a id="l09249" name="l09249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ddbd32ec7f069219827247614454f9"> 9249</a></span><span class="preprocessor">#define SAI_xIMR_FREQIE            SAI_xIMR_FREQIE_Msk                         </span></div>
<div class="line"><a id="l09250" name="l09250"></a><span class="lineno"> 9250</span><span class="preprocessor">#define SAI_xIMR_CNRDYIE_Pos       (4U)</span></div>
<div class="line"><a id="l09251" name="l09251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af01186ba392eafd14821bd46230fe7"> 9251</a></span><span class="preprocessor">#define SAI_xIMR_CNRDYIE_Msk       (0x1UL &lt;&lt; SAI_xIMR_CNRDYIE_Pos)             </span></div>
<div class="line"><a id="l09252" name="l09252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c51a8eacd28e521cf3da6d3a427a32"> 9252</a></span><span class="preprocessor">#define SAI_xIMR_CNRDYIE           SAI_xIMR_CNRDYIE_Msk                        </span></div>
<div class="line"><a id="l09253" name="l09253"></a><span class="lineno"> 9253</span><span class="preprocessor">#define SAI_xIMR_AFSDETIE_Pos      (5U)</span></div>
<div class="line"><a id="l09254" name="l09254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339fb62c537f4287f9f2d89b5c847ddf"> 9254</a></span><span class="preprocessor">#define SAI_xIMR_AFSDETIE_Msk      (0x1UL &lt;&lt; SAI_xIMR_AFSDETIE_Pos)            </span></div>
<div class="line"><a id="l09255" name="l09255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef4af228a1ce820c6d83615aa5cd5c"> 9255</a></span><span class="preprocessor">#define SAI_xIMR_AFSDETIE          SAI_xIMR_AFSDETIE_Msk                       </span></div>
<div class="line"><a id="l09256" name="l09256"></a><span class="lineno"> 9256</span><span class="preprocessor">#define SAI_xIMR_LFSDETIE_Pos      (6U)</span></div>
<div class="line"><a id="l09257" name="l09257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94fce570eda325f7d87e569e83066a7"> 9257</a></span><span class="preprocessor">#define SAI_xIMR_LFSDETIE_Msk      (0x1UL &lt;&lt; SAI_xIMR_LFSDETIE_Pos)            </span></div>
<div class="line"><a id="l09258" name="l09258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac59347c7f574af79b586a793b2160f"> 9258</a></span><span class="preprocessor">#define SAI_xIMR_LFSDETIE          SAI_xIMR_LFSDETIE_Msk                       </span></div>
<div class="line"><a id="l09260" name="l09260"></a><span class="lineno"> 9260</span><span class="comment">/********************  Bit definition for SAI_xSR register  *******************/</span></div>
<div class="line"><a id="l09261" name="l09261"></a><span class="lineno"> 9261</span><span class="preprocessor">#define SAI_xSR_OVRUDR_Pos         (0U)</span></div>
<div class="line"><a id="l09262" name="l09262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93f1eec99b3a94d70572bfd2954baf3"> 9262</a></span><span class="preprocessor">#define SAI_xSR_OVRUDR_Msk         (0x1UL &lt;&lt; SAI_xSR_OVRUDR_Pos)               </span></div>
<div class="line"><a id="l09263" name="l09263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac935e26343913d548d1fa4a1d53d37df"> 9263</a></span><span class="preprocessor">#define SAI_xSR_OVRUDR             SAI_xSR_OVRUDR_Msk                          </span></div>
<div class="line"><a id="l09264" name="l09264"></a><span class="lineno"> 9264</span><span class="preprocessor">#define SAI_xSR_MUTEDET_Pos        (1U)</span></div>
<div class="line"><a id="l09265" name="l09265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f2790587c0d4cf75f370439ad149e2"> 9265</a></span><span class="preprocessor">#define SAI_xSR_MUTEDET_Msk        (0x1UL &lt;&lt; SAI_xSR_MUTEDET_Pos)              </span></div>
<div class="line"><a id="l09266" name="l09266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f97a8a22c3301d76e3704fb70d1234"> 9266</a></span><span class="preprocessor">#define SAI_xSR_MUTEDET            SAI_xSR_MUTEDET_Msk                         </span></div>
<div class="line"><a id="l09267" name="l09267"></a><span class="lineno"> 9267</span><span class="preprocessor">#define SAI_xSR_WCKCFG_Pos         (2U)</span></div>
<div class="line"><a id="l09268" name="l09268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae95859114172ea9c219fcb679529a77e"> 9268</a></span><span class="preprocessor">#define SAI_xSR_WCKCFG_Msk         (0x1UL &lt;&lt; SAI_xSR_WCKCFG_Pos)               </span></div>
<div class="line"><a id="l09269" name="l09269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85199d384ead397bc7e5874b948e798"> 9269</a></span><span class="preprocessor">#define SAI_xSR_WCKCFG             SAI_xSR_WCKCFG_Msk                          </span></div>
<div class="line"><a id="l09270" name="l09270"></a><span class="lineno"> 9270</span><span class="preprocessor">#define SAI_xSR_FREQ_Pos           (3U)</span></div>
<div class="line"><a id="l09271" name="l09271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1520380c57359677cdecbd5821749707"> 9271</a></span><span class="preprocessor">#define SAI_xSR_FREQ_Msk           (0x1UL &lt;&lt; SAI_xSR_FREQ_Pos)                 </span></div>
<div class="line"><a id="l09272" name="l09272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5530f57526edd6dc0d2774042f8f5cc"> 9272</a></span><span class="preprocessor">#define SAI_xSR_FREQ               SAI_xSR_FREQ_Msk                            </span></div>
<div class="line"><a id="l09273" name="l09273"></a><span class="lineno"> 9273</span><span class="preprocessor">#define SAI_xSR_CNRDY_Pos          (4U)</span></div>
<div class="line"><a id="l09274" name="l09274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e66797308c7eab1cacda93d61b1ebe6"> 9274</a></span><span class="preprocessor">#define SAI_xSR_CNRDY_Msk          (0x1UL &lt;&lt; SAI_xSR_CNRDY_Pos)                </span></div>
<div class="line"><a id="l09275" name="l09275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59176cbf38a7bf9913215ca9cc716da7"> 9275</a></span><span class="preprocessor">#define SAI_xSR_CNRDY              SAI_xSR_CNRDY_Msk                           </span></div>
<div class="line"><a id="l09276" name="l09276"></a><span class="lineno"> 9276</span><span class="preprocessor">#define SAI_xSR_AFSDET_Pos         (5U)</span></div>
<div class="line"><a id="l09277" name="l09277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e59c0b337ca328c2762652b846ba48"> 9277</a></span><span class="preprocessor">#define SAI_xSR_AFSDET_Msk         (0x1UL &lt;&lt; SAI_xSR_AFSDET_Pos)               </span></div>
<div class="line"><a id="l09278" name="l09278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc2e10428061bed46dc98ae7aa7f31"> 9278</a></span><span class="preprocessor">#define SAI_xSR_AFSDET             SAI_xSR_AFSDET_Msk                          </span></div>
<div class="line"><a id="l09279" name="l09279"></a><span class="lineno"> 9279</span><span class="preprocessor">#define SAI_xSR_LFSDET_Pos         (6U)</span></div>
<div class="line"><a id="l09280" name="l09280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0075c459d115ed3ee6e6085209179cf7"> 9280</a></span><span class="preprocessor">#define SAI_xSR_LFSDET_Msk         (0x1UL &lt;&lt; SAI_xSR_LFSDET_Pos)               </span></div>
<div class="line"><a id="l09281" name="l09281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d45adbe2be27461e25ecbf736e0500"> 9281</a></span><span class="preprocessor">#define SAI_xSR_LFSDET             SAI_xSR_LFSDET_Msk                          </span></div>
<div class="line"><a id="l09283" name="l09283"></a><span class="lineno"> 9283</span><span class="preprocessor">#define SAI_xSR_FLVL_Pos           (16U)</span></div>
<div class="line"><a id="l09284" name="l09284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e049ae91d8dbee879191ddab9b6d283"> 9284</a></span><span class="preprocessor">#define SAI_xSR_FLVL_Msk           (0x7UL &lt;&lt; SAI_xSR_FLVL_Pos)                 </span></div>
<div class="line"><a id="l09285" name="l09285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59818375f1cff9c6f6f7236282786e05"> 9285</a></span><span class="preprocessor">#define SAI_xSR_FLVL               SAI_xSR_FLVL_Msk                            </span></div>
<div class="line"><a id="l09286" name="l09286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997ab54aae94ba235453fdfabd9d87ce"> 9286</a></span><span class="preprocessor">#define SAI_xSR_FLVL_0             (0x1UL &lt;&lt; SAI_xSR_FLVL_Pos)                 </span></div>
<div class="line"><a id="l09287" name="l09287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506ef457d3e6a1b29c0d2d823574d30a"> 9287</a></span><span class="preprocessor">#define SAI_xSR_FLVL_1             (0x2UL &lt;&lt; SAI_xSR_FLVL_Pos)                 </span></div>
<div class="line"><a id="l09288" name="l09288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ba36509d0ee8a339bd65002529fe5d"> 9288</a></span><span class="preprocessor">#define SAI_xSR_FLVL_2             (0x4UL &lt;&lt; SAI_xSR_FLVL_Pos)                 </span></div>
<div class="line"><a id="l09290" name="l09290"></a><span class="lineno"> 9290</span><span class="comment">/******************  Bit definition for SAI_xCLRFR register  ******************/</span></div>
<div class="line"><a id="l09291" name="l09291"></a><span class="lineno"> 9291</span><span class="preprocessor">#define SAI_xCLRFR_COVRUDR_Pos     (0U)</span></div>
<div class="line"><a id="l09292" name="l09292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7ea4f5a57b4c811beae7dbe80d320b"> 9292</a></span><span class="preprocessor">#define SAI_xCLRFR_COVRUDR_Msk     (0x1UL &lt;&lt; SAI_xCLRFR_COVRUDR_Pos)           </span></div>
<div class="line"><a id="l09293" name="l09293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2055a162a6d48320dd850efe26666986"> 9293</a></span><span class="preprocessor">#define SAI_xCLRFR_COVRUDR         SAI_xCLRFR_COVRUDR_Msk                      </span></div>
<div class="line"><a id="l09294" name="l09294"></a><span class="lineno"> 9294</span><span class="preprocessor">#define SAI_xCLRFR_CMUTEDET_Pos    (1U)</span></div>
<div class="line"><a id="l09295" name="l09295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8dac615bfe4da6dbe25987d38121b8"> 9295</a></span><span class="preprocessor">#define SAI_xCLRFR_CMUTEDET_Msk    (0x1UL &lt;&lt; SAI_xCLRFR_CMUTEDET_Pos)          </span></div>
<div class="line"><a id="l09296" name="l09296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc93014165f8d5f1543f08ee91602b8"> 9296</a></span><span class="preprocessor">#define SAI_xCLRFR_CMUTEDET        SAI_xCLRFR_CMUTEDET_Msk                     </span></div>
<div class="line"><a id="l09297" name="l09297"></a><span class="lineno"> 9297</span><span class="preprocessor">#define SAI_xCLRFR_CWCKCFG_Pos     (2U)</span></div>
<div class="line"><a id="l09298" name="l09298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2b83aede02830c000ee104dcd47e7db"> 9298</a></span><span class="preprocessor">#define SAI_xCLRFR_CWCKCFG_Msk     (0x1UL &lt;&lt; SAI_xCLRFR_CWCKCFG_Pos)           </span></div>
<div class="line"><a id="l09299" name="l09299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac253542238f77deb2ea84843653cb06b"> 9299</a></span><span class="preprocessor">#define SAI_xCLRFR_CWCKCFG         SAI_xCLRFR_CWCKCFG_Msk                      </span></div>
<div class="line"><a id="l09300" name="l09300"></a><span class="lineno"> 9300</span><span class="preprocessor">#define SAI_xCLRFR_CFREQ_Pos       (3U)</span></div>
<div class="line"><a id="l09301" name="l09301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1762733aaa63488c13faacbbe4a0f4a2"> 9301</a></span><span class="preprocessor">#define SAI_xCLRFR_CFREQ_Msk       (0x1UL &lt;&lt; SAI_xCLRFR_CFREQ_Pos)             </span></div>
<div class="line"><a id="l09302" name="l09302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594324f23f4ead6abc8fec3b94e4606"> 9302</a></span><span class="preprocessor">#define SAI_xCLRFR_CFREQ           SAI_xCLRFR_CFREQ_Msk                        </span></div>
<div class="line"><a id="l09303" name="l09303"></a><span class="lineno"> 9303</span><span class="preprocessor">#define SAI_xCLRFR_CCNRDY_Pos      (4U)</span></div>
<div class="line"><a id="l09304" name="l09304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27141ab0eca0964c54981371066f7f4b"> 9304</a></span><span class="preprocessor">#define SAI_xCLRFR_CCNRDY_Msk      (0x1UL &lt;&lt; SAI_xCLRFR_CCNRDY_Pos)            </span></div>
<div class="line"><a id="l09305" name="l09305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef77e53ee176c9ba61416ca5503ac717"> 9305</a></span><span class="preprocessor">#define SAI_xCLRFR_CCNRDY          SAI_xCLRFR_CCNRDY_Msk                       </span></div>
<div class="line"><a id="l09306" name="l09306"></a><span class="lineno"> 9306</span><span class="preprocessor">#define SAI_xCLRFR_CAFSDET_Pos     (5U)</span></div>
<div class="line"><a id="l09307" name="l09307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92a40e4dfe0d74b96b89dd6810450fc3"> 9307</a></span><span class="preprocessor">#define SAI_xCLRFR_CAFSDET_Msk     (0x1UL &lt;&lt; SAI_xCLRFR_CAFSDET_Pos)           </span></div>
<div class="line"><a id="l09308" name="l09308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc76390a8daf386c8932b54957a6569"> 9308</a></span><span class="preprocessor">#define SAI_xCLRFR_CAFSDET         SAI_xCLRFR_CAFSDET_Msk                      </span></div>
<div class="line"><a id="l09309" name="l09309"></a><span class="lineno"> 9309</span><span class="preprocessor">#define SAI_xCLRFR_CLFSDET_Pos     (6U)</span></div>
<div class="line"><a id="l09310" name="l09310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8e9b047302722b8705c3d4d9aeda620"> 9310</a></span><span class="preprocessor">#define SAI_xCLRFR_CLFSDET_Msk     (0x1UL &lt;&lt; SAI_xCLRFR_CLFSDET_Pos)           </span></div>
<div class="line"><a id="l09311" name="l09311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27f000890347520975d00db031f8998"> 9311</a></span><span class="preprocessor">#define SAI_xCLRFR_CLFSDET         SAI_xCLRFR_CLFSDET_Msk                      </span></div>
<div class="line"><a id="l09313" name="l09313"></a><span class="lineno"> 9313</span><span class="comment">/******************  Bit definition for SAI_xDR register  ******************/</span></div>
<div class="line"><a id="l09314" name="l09314"></a><span class="lineno"> 9314</span><span class="preprocessor">#define SAI_xDR_DATA_Pos           (0U)</span></div>
<div class="line"><a id="l09315" name="l09315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f238903828ee3057a5e83c564e99323"> 9315</a></span><span class="preprocessor">#define SAI_xDR_DATA_Msk           (0xFFFFFFFFUL &lt;&lt; SAI_xDR_DATA_Pos)          </span></div>
<div class="line"><a id="l09316" name="l09316"></a><span class="lineno"> 9316</span><span class="preprocessor">#define SAI_xDR_DATA               SAI_xDR_DATA_Msk</span></div>
<div class="line"><a id="l09317" name="l09317"></a><span class="lineno"> 9317</span> </div>
<div class="line"><a id="l09318" name="l09318"></a><span class="lineno"> 9318</span><span class="comment">/******************  Bit definition for SAI_PDMCR register  *******************/</span></div>
<div class="line"><a id="l09319" name="l09319"></a><span class="lineno"> 9319</span><span class="preprocessor">#define SAI_PDMCR_PDMEN_Pos        (0U)</span></div>
<div class="line"><a id="l09320" name="l09320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18e6c4a66b5e3a65bcec98bbfaa8864d"> 9320</a></span><span class="preprocessor">#define SAI_PDMCR_PDMEN_Msk        (0x1UL &lt;&lt; SAI_PDMCR_PDMEN_Pos)              </span></div>
<div class="line"><a id="l09321" name="l09321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f38b600680c33fc03d398a9a81c94"> 9321</a></span><span class="preprocessor">#define SAI_PDMCR_PDMEN            SAI_PDMCR_PDMEN_Msk                         </span></div>
<div class="line"><a id="l09323" name="l09323"></a><span class="lineno"> 9323</span><span class="preprocessor">#define SAI_PDMCR_MICNBR_Pos       (4U)</span></div>
<div class="line"><a id="l09324" name="l09324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df93d08f3b23b6358a2bf80dbb259da"> 9324</a></span><span class="preprocessor">#define SAI_PDMCR_MICNBR_Msk       (0x3UL &lt;&lt; SAI_PDMCR_MICNBR_Pos)             </span></div>
<div class="line"><a id="l09325" name="l09325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8130cb1892ff292cfaa389a75950444e"> 9325</a></span><span class="preprocessor">#define SAI_PDMCR_MICNBR           SAI_PDMCR_MICNBR_Msk                        </span></div>
<div class="line"><a id="l09326" name="l09326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ea118ca23386ee0be0c61ecd93054c"> 9326</a></span><span class="preprocessor">#define SAI_PDMCR_MICNBR_0         (0x1UL &lt;&lt; SAI_PDMCR_MICNBR_Pos)             </span></div>
<div class="line"><a id="l09327" name="l09327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf10bd3856530f09cd9761621cee880b1"> 9327</a></span><span class="preprocessor">#define SAI_PDMCR_MICNBR_1         (0x2UL &lt;&lt; SAI_PDMCR_MICNBR_Pos)             </span></div>
<div class="line"><a id="l09329" name="l09329"></a><span class="lineno"> 9329</span><span class="preprocessor">#define SAI_PDMCR_CKEN1_Pos        (8U)</span></div>
<div class="line"><a id="l09330" name="l09330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ad7b3b4626de996381d11db69fc53a"> 9330</a></span><span class="preprocessor">#define SAI_PDMCR_CKEN1_Msk        (0x1UL &lt;&lt; SAI_PDMCR_CKEN1_Pos)              </span></div>
<div class="line"><a id="l09331" name="l09331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab070bc89a2d23691cde3ec65fa24e5f4"> 9331</a></span><span class="preprocessor">#define SAI_PDMCR_CKEN1            SAI_PDMCR_CKEN1_Msk                         </span></div>
<div class="line"><a id="l09332" name="l09332"></a><span class="lineno"> 9332</span><span class="preprocessor">#define SAI_PDMCR_CKEN2_Pos        (9U)</span></div>
<div class="line"><a id="l09333" name="l09333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458e53c33271fe432c1da1840f20798e"> 9333</a></span><span class="preprocessor">#define SAI_PDMCR_CKEN2_Msk        (0x1UL &lt;&lt; SAI_PDMCR_CKEN2_Pos)              </span></div>
<div class="line"><a id="l09334" name="l09334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e47010d444638227cc0642f60b0e752"> 9334</a></span><span class="preprocessor">#define SAI_PDMCR_CKEN2            SAI_PDMCR_CKEN2_Msk                         </span></div>
<div class="line"><a id="l09335" name="l09335"></a><span class="lineno"> 9335</span><span class="preprocessor">#define SAI_PDMCR_CKEN3_Pos        (10U)</span></div>
<div class="line"><a id="l09336" name="l09336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bae8adf0dbf77cdca94c19d7e009bd0"> 9336</a></span><span class="preprocessor">#define SAI_PDMCR_CKEN3_Msk        (0x1UL &lt;&lt; SAI_PDMCR_CKEN3_Pos)              </span></div>
<div class="line"><a id="l09337" name="l09337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcdb6f133f2842d055866bbae9cdd3d"> 9337</a></span><span class="preprocessor">#define SAI_PDMCR_CKEN3            SAI_PDMCR_CKEN3_Msk                         </span></div>
<div class="line"><a id="l09338" name="l09338"></a><span class="lineno"> 9338</span><span class="preprocessor">#define SAI_PDMCR_CKEN4_Pos        (11U)</span></div>
<div class="line"><a id="l09339" name="l09339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36220564199e744cc753662294a1448d"> 9339</a></span><span class="preprocessor">#define SAI_PDMCR_CKEN4_Msk        (0x1UL &lt;&lt; SAI_PDMCR_CKEN4_Pos)              </span></div>
<div class="line"><a id="l09340" name="l09340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4065c90508829a01716878681c1cc6b9"> 9340</a></span><span class="preprocessor">#define SAI_PDMCR_CKEN4            SAI_PDMCR_CKEN4_Msk                         </span></div>
<div class="line"><a id="l09342" name="l09342"></a><span class="lineno"> 9342</span><span class="comment">/******************  Bit definition for SAI_PDMDLY register  ******************/</span></div>
<div class="line"><a id="l09343" name="l09343"></a><span class="lineno"> 9343</span><span class="preprocessor">#define SAI_PDMDLY_DLYM1L_Pos      (0U)</span></div>
<div class="line"><a id="l09344" name="l09344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fefd63877182dcca0e2a961f1e838ea"> 9344</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1L_Msk      (0x7UL &lt;&lt; SAI_PDMDLY_DLYM1L_Pos)            </span></div>
<div class="line"><a id="l09345" name="l09345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdddccfb0f709a3a40208aba939cad3"> 9345</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1L          SAI_PDMDLY_DLYM1L_Msk                       </span></div>
<div class="line"><a id="l09346" name="l09346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67460325430d20ca5ce82b0befb7f3e"> 9346</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1L_0        (0x1UL &lt;&lt; SAI_PDMDLY_DLYM1L_Pos)            </span></div>
<div class="line"><a id="l09347" name="l09347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c3385e9ad478e24570c51b1787f685"> 9347</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1L_1        (0x2UL &lt;&lt; SAI_PDMDLY_DLYM1L_Pos)            </span></div>
<div class="line"><a id="l09348" name="l09348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7c2ef79cef08f4e5615787b17259b6"> 9348</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1L_2        (0x4UL &lt;&lt; SAI_PDMDLY_DLYM1L_Pos)            </span></div>
<div class="line"><a id="l09350" name="l09350"></a><span class="lineno"> 9350</span><span class="preprocessor">#define SAI_PDMDLY_DLYM1R_Pos      (4U)</span></div>
<div class="line"><a id="l09351" name="l09351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bae569ff7e9b801f6fb5f90005b4031"> 9351</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1R_Msk      (0x7UL &lt;&lt; SAI_PDMDLY_DLYM1R_Pos)            </span></div>
<div class="line"><a id="l09352" name="l09352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac667108da8e3351103e623d89c5d06e9"> 9352</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1R          SAI_PDMDLY_DLYM1R_Msk                       </span></div>
<div class="line"><a id="l09353" name="l09353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50af8e7f57a72bf3da6cd323aaea858"> 9353</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1R_0        (0x1UL &lt;&lt; SAI_PDMDLY_DLYM1R_Pos)            </span></div>
<div class="line"><a id="l09354" name="l09354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74c62ba8c7189d18abf72721180f4834"> 9354</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1R_1        (0x2UL &lt;&lt; SAI_PDMDLY_DLYM1R_Pos)            </span></div>
<div class="line"><a id="l09355" name="l09355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ffcd06e8dc6e0b2419d11055962c28"> 9355</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM1R_2        (0x4UL &lt;&lt; SAI_PDMDLY_DLYM1R_Pos)            </span></div>
<div class="line"><a id="l09357" name="l09357"></a><span class="lineno"> 9357</span><span class="preprocessor">#define SAI_PDMDLY_DLYM2L_Pos      (8U)</span></div>
<div class="line"><a id="l09358" name="l09358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81f6c381d8b5b9a3d81b12c30723d45"> 9358</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2L_Msk      (0x7UL &lt;&lt; SAI_PDMDLY_DLYM2L_Pos)            </span></div>
<div class="line"><a id="l09359" name="l09359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac030af4d2edb5248139964f10c4447e8"> 9359</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2L          SAI_PDMDLY_DLYM2L_Msk                       </span></div>
<div class="line"><a id="l09360" name="l09360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef72831f5258e49680c69f7583aeab19"> 9360</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2L_0        (0x1UL &lt;&lt; SAI_PDMDLY_DLYM2L_Pos)            </span></div>
<div class="line"><a id="l09361" name="l09361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9fa47ce8205dd8f153baa70c4f8ff9"> 9361</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2L_1        (0x2UL &lt;&lt; SAI_PDMDLY_DLYM2L_Pos)            </span></div>
<div class="line"><a id="l09362" name="l09362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0aa8d36ca520531e3d0070c875b86a"> 9362</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2L_2        (0x4UL &lt;&lt; SAI_PDMDLY_DLYM2L_Pos)            </span></div>
<div class="line"><a id="l09364" name="l09364"></a><span class="lineno"> 9364</span><span class="preprocessor">#define SAI_PDMDLY_DLYM2R_Pos      (12U)</span></div>
<div class="line"><a id="l09365" name="l09365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd03897f2243b44debe7f5e5a5f2037"> 9365</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2R_Msk      (0x7UL &lt;&lt; SAI_PDMDLY_DLYM2R_Pos)            </span></div>
<div class="line"><a id="l09366" name="l09366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0540721c8fb608023cf8ddc76e4ae9ef"> 9366</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2R          SAI_PDMDLY_DLYM2R_Msk                       </span></div>
<div class="line"><a id="l09367" name="l09367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab46e4863a263b24e7df93d7ec917f8"> 9367</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2R_0        (0x1UL &lt;&lt; SAI_PDMDLY_DLYM2R_Pos)            </span></div>
<div class="line"><a id="l09368" name="l09368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2abe1bd2663eddfe663508e3d06d923a"> 9368</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2R_1        (0x2UL &lt;&lt; SAI_PDMDLY_DLYM2R_Pos)            </span></div>
<div class="line"><a id="l09369" name="l09369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5200627102926128d1e72f22c057e402"> 9369</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM2R_2        (0x4UL &lt;&lt; SAI_PDMDLY_DLYM2R_Pos)            </span></div>
<div class="line"><a id="l09371" name="l09371"></a><span class="lineno"> 9371</span><span class="preprocessor">#define SAI_PDMDLY_DLYM3L_Pos      (16U)</span></div>
<div class="line"><a id="l09372" name="l09372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf405e76daf2adaf0420087a074ab96"> 9372</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3L_Msk      (0x7UL &lt;&lt; SAI_PDMDLY_DLYM3L_Pos)            </span></div>
<div class="line"><a id="l09373" name="l09373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f6632baa338902b58d420d58fb3b18"> 9373</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3L          SAI_PDMDLY_DLYM3L_Msk                       </span></div>
<div class="line"><a id="l09374" name="l09374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc35b345be038d1e542b6b806426054"> 9374</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3L_0        (0x1UL &lt;&lt; SAI_PDMDLY_DLYM3L_Pos)            </span></div>
<div class="line"><a id="l09375" name="l09375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf5a1e7461ec8d9613e4cd093bcaf19"> 9375</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3L_1        (0x2UL &lt;&lt; SAI_PDMDLY_DLYM3L_Pos)            </span></div>
<div class="line"><a id="l09376" name="l09376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37dd7a371d1005b95f58d99eb7f097b2"> 9376</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3L_2        (0x4UL &lt;&lt; SAI_PDMDLY_DLYM3L_Pos)            </span></div>
<div class="line"><a id="l09378" name="l09378"></a><span class="lineno"> 9378</span><span class="preprocessor">#define SAI_PDMDLY_DLYM3R_Pos      (20U)</span></div>
<div class="line"><a id="l09379" name="l09379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fe76ecac04e25ddb78d4668599ad8c"> 9379</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3R_Msk      (0x7UL &lt;&lt; SAI_PDMDLY_DLYM3R_Pos)            </span></div>
<div class="line"><a id="l09380" name="l09380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc8ff39ffd1accb93a4076da59ace91"> 9380</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3R          SAI_PDMDLY_DLYM3R_Msk                       </span></div>
<div class="line"><a id="l09381" name="l09381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa30cc1f5b8e8c788030318dfa3e3a300"> 9381</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3R_0        (0x1UL &lt;&lt; SAI_PDMDLY_DLYM3R_Pos)            </span></div>
<div class="line"><a id="l09382" name="l09382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76abe3a865a7860c4f0c318321b958a"> 9382</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3R_1        (0x2UL &lt;&lt; SAI_PDMDLY_DLYM3R_Pos)            </span></div>
<div class="line"><a id="l09383" name="l09383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f3d503c88a5ab10a5de0e8ab58818a"> 9383</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM3R_2        (0x4UL &lt;&lt; SAI_PDMDLY_DLYM3R_Pos)            </span></div>
<div class="line"><a id="l09385" name="l09385"></a><span class="lineno"> 9385</span><span class="preprocessor">#define SAI_PDMDLY_DLYM4L_Pos      (24U)</span></div>
<div class="line"><a id="l09386" name="l09386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2badece4a995ae7b1258e5669888e9fe"> 9386</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4L_Msk      (0x7UL &lt;&lt; SAI_PDMDLY_DLYM4L_Pos)            </span></div>
<div class="line"><a id="l09387" name="l09387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6d125c457002aa3925a256ad680a8a6"> 9387</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4L          SAI_PDMDLY_DLYM4L_Msk                       </span></div>
<div class="line"><a id="l09388" name="l09388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bb6f51b74a748878268913c9417078"> 9388</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4L_0        (0x1UL &lt;&lt; SAI_PDMDLY_DLYM4L_Pos)            </span></div>
<div class="line"><a id="l09389" name="l09389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa290022fb0757f6f52016800398cd764"> 9389</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4L_1        (0x2UL &lt;&lt; SAI_PDMDLY_DLYM4L_Pos)            </span></div>
<div class="line"><a id="l09390" name="l09390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9636a685139ee03dd3198fd444dfe52"> 9390</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4L_2        (0x4UL &lt;&lt; SAI_PDMDLY_DLYM4L_Pos)            </span></div>
<div class="line"><a id="l09392" name="l09392"></a><span class="lineno"> 9392</span><span class="preprocessor">#define SAI_PDMDLY_DLYM4R_Pos      (28U)</span></div>
<div class="line"><a id="l09393" name="l09393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b571960b23d22e4bf0aaf6657a2bbb3"> 9393</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4R_Msk      (0x7UL &lt;&lt; SAI_PDMDLY_DLYM4R_Pos)            </span></div>
<div class="line"><a id="l09394" name="l09394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b3b5988ea3b8b72638dcef0127fb43"> 9394</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4R          SAI_PDMDLY_DLYM4R_Msk                       </span></div>
<div class="line"><a id="l09395" name="l09395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfee66bf809af913ad0b885a99b4750"> 9395</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4R_0        (0x1UL &lt;&lt; SAI_PDMDLY_DLYM4R_Pos)            </span></div>
<div class="line"><a id="l09396" name="l09396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacf862ea2a48e49e8cb70e63fa99f96"> 9396</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4R_1        (0x2UL &lt;&lt; SAI_PDMDLY_DLYM4R_Pos)            </span></div>
<div class="line"><a id="l09397" name="l09397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad65c2e32b237f661be26ebf82e0eceab"> 9397</a></span><span class="preprocessor">#define SAI_PDMDLY_DLYM4R_2        (0x4UL &lt;&lt; SAI_PDMDLY_DLYM4R_Pos)            </span></div>
<div class="line"><a id="l09400" name="l09400"></a><span class="lineno"> 9400</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09401" name="l09401"></a><span class="lineno"> 9401</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09402" name="l09402"></a><span class="lineno"> 9402</span><span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div>
<div class="line"><a id="l09403" name="l09403"></a><span class="lineno"> 9403</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09404" name="l09404"></a><span class="lineno"> 9404</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09405" name="l09405"></a><span class="lineno"> 9405</span><span class="comment">/*</span></div>
<div class="line"><a id="l09406" name="l09406"></a><span class="lineno"> 9406</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)</span></div>
<div class="line"><a id="l09407" name="l09407"></a><span class="lineno"> 9407</span><span class="comment"> */</span></div>
<div class="line"><a id="l09408" name="l09408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1"> 9408</a></span><span class="preprocessor">#define SPI_I2S_SUPPORT                       </span></div>
<div class="line"><a id="l09410" name="l09410"></a><span class="lineno"> 9410</span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a id="l09411" name="l09411"></a><span class="lineno"> 9411</span><span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)</span></div>
<div class="line"><a id="l09412" name="l09412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 9412</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                </span></div>
<div class="line"><a id="l09413" name="l09413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 9413</a></span><span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div>
<div class="line"><a id="l09414" name="l09414"></a><span class="lineno"> 9414</span><span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)</span></div>
<div class="line"><a id="l09415" name="l09415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 9415</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                </span></div>
<div class="line"><a id="l09416" name="l09416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 9416</a></span><span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div>
<div class="line"><a id="l09417" name="l09417"></a><span class="lineno"> 9417</span><span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)</span></div>
<div class="line"><a id="l09418" name="l09418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 9418</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                </span></div>
<div class="line"><a id="l09419" name="l09419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 9419</a></span><span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div>
<div class="line"><a id="l09421" name="l09421"></a><span class="lineno"> 9421</span><span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)</span></div>
<div class="line"><a id="l09422" name="l09422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 9422</a></span><span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l09423" name="l09423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 9423</a></span><span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div>
<div class="line"><a id="l09424" name="l09424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 9424</a></span><span class="preprocessor">#define SPI_CR1_BR_0                (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l09425" name="l09425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 9425</a></span><span class="preprocessor">#define SPI_CR1_BR_1                (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l09426" name="l09426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 9426</a></span><span class="preprocessor">#define SPI_CR1_BR_2                (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l09428" name="l09428"></a><span class="lineno"> 9428</span><span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)</span></div>
<div class="line"><a id="l09429" name="l09429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 9429</a></span><span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                 </span></div>
<div class="line"><a id="l09430" name="l09430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 9430</a></span><span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div>
<div class="line"><a id="l09431" name="l09431"></a><span class="lineno"> 9431</span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)</span></div>
<div class="line"><a id="l09432" name="l09432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 9432</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)            </span></div>
<div class="line"><a id="l09433" name="l09433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 9433</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a id="l09434" name="l09434"></a><span class="lineno"> 9434</span><span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)</span></div>
<div class="line"><a id="l09435" name="l09435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 9435</a></span><span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                 </span></div>
<div class="line"><a id="l09436" name="l09436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 9436</a></span><span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div>
<div class="line"><a id="l09437" name="l09437"></a><span class="lineno"> 9437</span><span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)</span></div>
<div class="line"><a id="l09438" name="l09438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 9438</a></span><span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                 </span></div>
<div class="line"><a id="l09439" name="l09439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 9439</a></span><span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div>
<div class="line"><a id="l09440" name="l09440"></a><span class="lineno"> 9440</span><span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)</span></div>
<div class="line"><a id="l09441" name="l09441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 9441</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)              </span></div>
<div class="line"><a id="l09442" name="l09442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 9442</a></span><span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div>
<div class="line"><a id="l09443" name="l09443"></a><span class="lineno"> 9443</span><span class="preprocessor">#define SPI_CR1_CRCL_Pos            (11U)</span></div>
<div class="line"><a id="l09444" name="l09444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00"> 9444</a></span><span class="preprocessor">#define SPI_CR1_CRCL_Msk            (0x1UL &lt;&lt; SPI_CR1_CRCL_Pos)                </span></div>
<div class="line"><a id="l09445" name="l09445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c"> 9445</a></span><span class="preprocessor">#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           </span></div>
<div class="line"><a id="l09446" name="l09446"></a><span class="lineno"> 9446</span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)</span></div>
<div class="line"><a id="l09447" name="l09447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 9447</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)             </span></div>
<div class="line"><a id="l09448" name="l09448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 9448</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div>
<div class="line"><a id="l09449" name="l09449"></a><span class="lineno"> 9449</span><span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)</span></div>
<div class="line"><a id="l09450" name="l09450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 9450</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)               </span></div>
<div class="line"><a id="l09451" name="l09451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 9451</a></span><span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div>
<div class="line"><a id="l09452" name="l09452"></a><span class="lineno"> 9452</span><span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)</span></div>
<div class="line"><a id="l09453" name="l09453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 9453</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)              </span></div>
<div class="line"><a id="l09454" name="l09454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 9454</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div>
<div class="line"><a id="l09455" name="l09455"></a><span class="lineno"> 9455</span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)</span></div>
<div class="line"><a id="l09456" name="l09456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 9456</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)            </span></div>
<div class="line"><a id="l09457" name="l09457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 9457</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div>
<div class="line"><a id="l09459" name="l09459"></a><span class="lineno"> 9459</span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a id="l09460" name="l09460"></a><span class="lineno"> 9460</span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)</span></div>
<div class="line"><a id="l09461" name="l09461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 9461</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)             </span></div>
<div class="line"><a id="l09462" name="l09462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 9462</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div>
<div class="line"><a id="l09463" name="l09463"></a><span class="lineno"> 9463</span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)</span></div>
<div class="line"><a id="l09464" name="l09464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 9464</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)             </span></div>
<div class="line"><a id="l09465" name="l09465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 9465</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div>
<div class="line"><a id="l09466" name="l09466"></a><span class="lineno"> 9466</span><span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)</span></div>
<div class="line"><a id="l09467" name="l09467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 9467</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                </span></div>
<div class="line"><a id="l09468" name="l09468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 9468</a></span><span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div>
<div class="line"><a id="l09469" name="l09469"></a><span class="lineno"> 9469</span><span class="preprocessor">#define SPI_CR2_NSSP_Pos            (3U)</span></div>
<div class="line"><a id="l09470" name="l09470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509"> 9470</a></span><span class="preprocessor">#define SPI_CR2_NSSP_Msk            (0x1UL &lt;&lt; SPI_CR2_NSSP_Pos)                </span></div>
<div class="line"><a id="l09471" name="l09471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2"> 9471</a></span><span class="preprocessor">#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           </span></div>
<div class="line"><a id="l09472" name="l09472"></a><span class="lineno"> 9472</span><span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)</span></div>
<div class="line"><a id="l09473" name="l09473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 9473</a></span><span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                 </span></div>
<div class="line"><a id="l09474" name="l09474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 9474</a></span><span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div>
<div class="line"><a id="l09475" name="l09475"></a><span class="lineno"> 9475</span><span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)</span></div>
<div class="line"><a id="l09476" name="l09476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 9476</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)               </span></div>
<div class="line"><a id="l09477" name="l09477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 9477</a></span><span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div>
<div class="line"><a id="l09478" name="l09478"></a><span class="lineno"> 9478</span><span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)</span></div>
<div class="line"><a id="l09479" name="l09479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 9479</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)              </span></div>
<div class="line"><a id="l09480" name="l09480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 9480</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div>
<div class="line"><a id="l09481" name="l09481"></a><span class="lineno"> 9481</span><span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)</span></div>
<div class="line"><a id="l09482" name="l09482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 9482</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)               </span></div>
<div class="line"><a id="l09483" name="l09483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 9483</a></span><span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div>
<div class="line"><a id="l09484" name="l09484"></a><span class="lineno"> 9484</span><span class="preprocessor">#define SPI_CR2_DS_Pos              (8U)</span></div>
<div class="line"><a id="l09485" name="l09485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865"> 9485</a></span><span class="preprocessor">#define SPI_CR2_DS_Msk              (0xFUL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l09486" name="l09486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e"> 9486</a></span><span class="preprocessor">#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             </span></div>
<div class="line"><a id="l09487" name="l09487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da"> 9487</a></span><span class="preprocessor">#define SPI_CR2_DS_0                (0x1UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l09488" name="l09488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e"> 9488</a></span><span class="preprocessor">#define SPI_CR2_DS_1                (0x2UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l09489" name="l09489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802"> 9489</a></span><span class="preprocessor">#define SPI_CR2_DS_2                (0x4UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l09490" name="l09490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34"> 9490</a></span><span class="preprocessor">#define SPI_CR2_DS_3                (0x8UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l09491" name="l09491"></a><span class="lineno"> 9491</span><span class="preprocessor">#define SPI_CR2_FRXTH_Pos           (12U)</span></div>
<div class="line"><a id="l09492" name="l09492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2"> 9492</a></span><span class="preprocessor">#define SPI_CR2_FRXTH_Msk           (0x1UL &lt;&lt; SPI_CR2_FRXTH_Pos)               </span></div>
<div class="line"><a id="l09493" name="l09493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477"> 9493</a></span><span class="preprocessor">#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          </span></div>
<div class="line"><a id="l09494" name="l09494"></a><span class="lineno"> 9494</span><span class="preprocessor">#define SPI_CR2_LDMARX_Pos          (13U)</span></div>
<div class="line"><a id="l09495" name="l09495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985"> 9495</a></span><span class="preprocessor">#define SPI_CR2_LDMARX_Msk          (0x1UL &lt;&lt; SPI_CR2_LDMARX_Pos)              </span></div>
<div class="line"><a id="l09496" name="l09496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc"> 9496</a></span><span class="preprocessor">#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         </span></div>
<div class="line"><a id="l09497" name="l09497"></a><span class="lineno"> 9497</span><span class="preprocessor">#define SPI_CR2_LDMATX_Pos          (14U)</span></div>
<div class="line"><a id="l09498" name="l09498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce"> 9498</a></span><span class="preprocessor">#define SPI_CR2_LDMATX_Msk          (0x1UL &lt;&lt; SPI_CR2_LDMATX_Pos)              </span></div>
<div class="line"><a id="l09499" name="l09499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d"> 9499</a></span><span class="preprocessor">#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         </span></div>
<div class="line"><a id="l09501" name="l09501"></a><span class="lineno"> 9501</span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a id="l09502" name="l09502"></a><span class="lineno"> 9502</span><span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)</span></div>
<div class="line"><a id="l09503" name="l09503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 9503</a></span><span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                 </span></div>
<div class="line"><a id="l09504" name="l09504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 9504</a></span><span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div>
<div class="line"><a id="l09505" name="l09505"></a><span class="lineno"> 9505</span><span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)</span></div>
<div class="line"><a id="l09506" name="l09506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 9506</a></span><span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                  </span></div>
<div class="line"><a id="l09507" name="l09507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 9507</a></span><span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div>
<div class="line"><a id="l09508" name="l09508"></a><span class="lineno"> 9508</span><span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)</span></div>
<div class="line"><a id="l09509" name="l09509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 9509</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)               </span></div>
<div class="line"><a id="l09510" name="l09510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 9510</a></span><span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div>
<div class="line"><a id="l09511" name="l09511"></a><span class="lineno"> 9511</span><span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)</span></div>
<div class="line"><a id="l09512" name="l09512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 9512</a></span><span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1UL &lt;&lt; SPI_SR_UDR_Pos)                  </span></div>
<div class="line"><a id="l09513" name="l09513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 9513</a></span><span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div>
<div class="line"><a id="l09514" name="l09514"></a><span class="lineno"> 9514</span><span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)</span></div>
<div class="line"><a id="l09515" name="l09515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 9515</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)               </span></div>
<div class="line"><a id="l09516" name="l09516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 9516</a></span><span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div>
<div class="line"><a id="l09517" name="l09517"></a><span class="lineno"> 9517</span><span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)</span></div>
<div class="line"><a id="l09518" name="l09518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 9518</a></span><span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                 </span></div>
<div class="line"><a id="l09519" name="l09519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 9519</a></span><span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div>
<div class="line"><a id="l09520" name="l09520"></a><span class="lineno"> 9520</span><span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)</span></div>
<div class="line"><a id="l09521" name="l09521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 9521</a></span><span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                  </span></div>
<div class="line"><a id="l09522" name="l09522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 9522</a></span><span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div>
<div class="line"><a id="l09523" name="l09523"></a><span class="lineno"> 9523</span><span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)</span></div>
<div class="line"><a id="l09524" name="l09524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 9524</a></span><span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                  </span></div>
<div class="line"><a id="l09525" name="l09525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 9525</a></span><span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div>
<div class="line"><a id="l09526" name="l09526"></a><span class="lineno"> 9526</span><span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)</span></div>
<div class="line"><a id="l09527" name="l09527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 9527</a></span><span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                  </span></div>
<div class="line"><a id="l09528" name="l09528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 9528</a></span><span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div>
<div class="line"><a id="l09529" name="l09529"></a><span class="lineno"> 9529</span><span class="preprocessor">#define SPI_SR_FRLVL_Pos            (9U)</span></div>
<div class="line"><a id="l09530" name="l09530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1"> 9530</a></span><span class="preprocessor">#define SPI_SR_FRLVL_Msk            (0x3UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l09531" name="l09531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665"> 9531</a></span><span class="preprocessor">#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           </span></div>
<div class="line"><a id="l09532" name="l09532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6"> 9532</a></span><span class="preprocessor">#define SPI_SR_FRLVL_0              (0x1UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l09533" name="l09533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495"> 9533</a></span><span class="preprocessor">#define SPI_SR_FRLVL_1              (0x2UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l09534" name="l09534"></a><span class="lineno"> 9534</span><span class="preprocessor">#define SPI_SR_FTLVL_Pos            (11U)</span></div>
<div class="line"><a id="l09535" name="l09535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd"> 9535</a></span><span class="preprocessor">#define SPI_SR_FTLVL_Msk            (0x3UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l09536" name="l09536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371"> 9536</a></span><span class="preprocessor">#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           </span></div>
<div class="line"><a id="l09537" name="l09537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960"> 9537</a></span><span class="preprocessor">#define SPI_SR_FTLVL_0              (0x1UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l09538" name="l09538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702"> 9538</a></span><span class="preprocessor">#define SPI_SR_FTLVL_1              (0x2UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l09540" name="l09540"></a><span class="lineno"> 9540</span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a id="l09541" name="l09541"></a><span class="lineno"> 9541</span><span class="preprocessor">#define SPI_DR_DR_Pos               (0U)</span></div>
<div class="line"><a id="l09542" name="l09542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 9542</a></span><span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                </span></div>
<div class="line"><a id="l09543" name="l09543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 9543</a></span><span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div>
<div class="line"><a id="l09545" name="l09545"></a><span class="lineno"> 9545</span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a id="l09546" name="l09546"></a><span class="lineno"> 9546</span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)</span></div>
<div class="line"><a id="l09547" name="l09547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 9547</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)        </span></div>
<div class="line"><a id="l09548" name="l09548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 9548</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div>
<div class="line"><a id="l09550" name="l09550"></a><span class="lineno"> 9550</span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a id="l09551" name="l09551"></a><span class="lineno"> 9551</span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l09552" name="l09552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 9552</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)         </span></div>
<div class="line"><a id="l09553" name="l09553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 9553</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div>
<div class="line"><a id="l09555" name="l09555"></a><span class="lineno"> 9555</span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a id="l09556" name="l09556"></a><span class="lineno"> 9556</span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l09557" name="l09557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 9557</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)         </span></div>
<div class="line"><a id="l09558" name="l09558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 9558</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div>
<div class="line"><a id="l09560" name="l09560"></a><span class="lineno"> 9560</span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a id="l09561" name="l09561"></a><span class="lineno"> 9561</span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)</span></div>
<div class="line"><a id="l09562" name="l09562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 9562</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)           </span></div>
<div class="line"><a id="l09563" name="l09563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 9563</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div>
<div class="line"><a id="l09564" name="l09564"></a><span class="lineno"> 9564</span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)</span></div>
<div class="line"><a id="l09565" name="l09565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 9565</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l09566" name="l09566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 9566</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div>
<div class="line"><a id="l09567" name="l09567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 9567</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l09568" name="l09568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 9568</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l09569" name="l09569"></a><span class="lineno"> 9569</span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)</span></div>
<div class="line"><a id="l09570" name="l09570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 9570</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)           </span></div>
<div class="line"><a id="l09571" name="l09571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 9571</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div>
<div class="line"><a id="l09572" name="l09572"></a><span class="lineno"> 9572</span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)</span></div>
<div class="line"><a id="l09573" name="l09573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 9573</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l09574" name="l09574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 9574</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div>
<div class="line"><a id="l09575" name="l09575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 9575</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l09576" name="l09576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 9576</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l09577" name="l09577"></a><span class="lineno"> 9577</span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)</span></div>
<div class="line"><a id="l09578" name="l09578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 9578</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)         </span></div>
<div class="line"><a id="l09579" name="l09579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 9579</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div>
<div class="line"><a id="l09580" name="l09580"></a><span class="lineno"> 9580</span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)</span></div>
<div class="line"><a id="l09581" name="l09581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 9581</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l09582" name="l09582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 9582</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div>
<div class="line"><a id="l09583" name="l09583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 9583</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l09584" name="l09584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 9584</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l09585" name="l09585"></a><span class="lineno"> 9585</span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)</span></div>
<div class="line"><a id="l09586" name="l09586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 9586</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)            </span></div>
<div class="line"><a id="l09587" name="l09587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 9587</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div>
<div class="line"><a id="l09588" name="l09588"></a><span class="lineno"> 9588</span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)</span></div>
<div class="line"><a id="l09589" name="l09589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 9589</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)          </span></div>
<div class="line"><a id="l09590" name="l09590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 9590</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div>
<div class="line"><a id="l09591" name="l09591"></a><span class="lineno"> 9591</span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)</span></div>
<div class="line"><a id="l09592" name="l09592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dc65165d65e19f30514bf67a9ccfcac"> 9592</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_ASTRTEN_Pos)         </span></div>
<div class="line"><a id="l09593" name="l09593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37"> 9593</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    </span></div>
<div class="line"><a id="l09595" name="l09595"></a><span class="lineno"> 9595</span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a id="l09596" name="l09596"></a><span class="lineno"> 9596</span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)</span></div>
<div class="line"><a id="l09597" name="l09597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 9597</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)           </span></div>
<div class="line"><a id="l09598" name="l09598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 9598</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div>
<div class="line"><a id="l09599" name="l09599"></a><span class="lineno"> 9599</span><span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)</span></div>
<div class="line"><a id="l09600" name="l09600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 9600</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)               </span></div>
<div class="line"><a id="l09601" name="l09601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 9601</a></span><span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div>
<div class="line"><a id="l09602" name="l09602"></a><span class="lineno"> 9602</span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)</span></div>
<div class="line"><a id="l09603" name="l09603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 9603</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)             </span></div>
<div class="line"><a id="l09604" name="l09604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 9604</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div>
<div class="line"><a id="l09606" name="l09606"></a><span class="lineno"> 9606</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09607" name="l09607"></a><span class="lineno"> 9607</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09608" name="l09608"></a><span class="lineno"> 9608</span><span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a id="l09609" name="l09609"></a><span class="lineno"> 9609</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09610" name="l09610"></a><span class="lineno"> 9610</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09611" name="l09611"></a><span class="lineno"> 9611</span><span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register ***************/</span></div>
<div class="line"><a id="l09612" name="l09612"></a><span class="lineno"> 9612</span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Pos      (0U)</span></div>
<div class="line"><a id="l09613" name="l09613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d"> 9613</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Msk      (0x7UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)  </span></div>
<div class="line"><a id="l09614" name="l09614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258"> 9614</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          SYSCFG_MEMRMP_MEM_MODE_Msk             </span></div>
<div class="line"><a id="l09615" name="l09615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b"> 9615</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        (0x1UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)  </span></div>
<div class="line"><a id="l09616" name="l09616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 9616</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        (0x2UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)  </span></div>
<div class="line"><a id="l09617" name="l09617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42eb2e54640311449d074871dc352819"> 9617</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2        (0x4UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)  </span></div>
<div class="line"><a id="l09619" name="l09619"></a><span class="lineno"> 9619</span><span class="preprocessor">#define SYSCFG_MEMRMP_FB_MODE_Pos       (8U)</span></div>
<div class="line"><a id="l09620" name="l09620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44340ce037b50dd5f517ece326707c4"> 9620</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_FB_MODE_Msk       (0x1UL &lt;&lt; SYSCFG_MEMRMP_FB_MODE_Pos)   </span></div>
<div class="line"><a id="l09621" name="l09621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7765535faf23de1a7038d97d44f014"> 9621</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_FB_MODE           SYSCFG_MEMRMP_FB_MODE_Msk              </span></div>
<div class="line"><a id="l09623" name="l09623"></a><span class="lineno"> 9623</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR1 register ******************/</span></div>
<div class="line"><a id="l09624" name="l09624"></a><span class="lineno"> 9624</span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN_Pos        (8U)</span></div>
<div class="line"><a id="l09625" name="l09625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb31e569eae913f4707024e66fde991"> 9625</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN_Msk        (0x1UL &lt;&lt; SYSCFG_CFGR1_BOOSTEN_Pos)    </span></div>
<div class="line"><a id="l09626" name="l09626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948471b86a4c7bf56000670b10b203ab"> 9626</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN            SYSCFG_CFGR1_BOOSTEN_Msk               </span></div>
<div class="line"><a id="l09627" name="l09627"></a><span class="lineno"> 9627</span><span class="preprocessor">#define SYSCFG_CFGR1_ANASWVDD_Pos       (9U)</span></div>
<div class="line"><a id="l09628" name="l09628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6888a74e629a66579fb28265118f365e"> 9628</a></span><span class="preprocessor">#define SYSCFG_CFGR1_ANASWVDD_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR1_ANASWVDD_Pos)    </span></div>
<div class="line"><a id="l09629" name="l09629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8157c534fe15cfa953267b53daa178"> 9629</a></span><span class="preprocessor">#define SYSCFG_CFGR1_ANASWVDD           SYSCFG_CFGR1_ANASWVDD_Msk               </span></div>
<div class="line"><a id="l09630" name="l09630"></a><span class="lineno"> 9630</span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos    (16U)</span></div>
<div class="line"><a id="l09631" name="l09631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301d3b5ac2e8801ba6ff3c00c55299e1"> 9631</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk    (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB6_FMP_Pos)</span></div>
<div class="line"><a id="l09632" name="l09632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee5a1ca3b0408d359907fdc8ae1e44ae"> 9632</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP        SYSCFG_CFGR1_I2C_PB6_FMP_Msk           </span></div>
<div class="line"><a id="l09633" name="l09633"></a><span class="lineno"> 9633</span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos    (17U)</span></div>
<div class="line"><a id="l09634" name="l09634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac594ec163e1f4c32fce0d01c8ec73187"> 9634</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk    (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB7_FMP_Pos)</span></div>
<div class="line"><a id="l09635" name="l09635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga218ec7f8116e53121ba41a9a57f2ab9c"> 9635</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP        SYSCFG_CFGR1_I2C_PB7_FMP_Msk           </span></div>
<div class="line"><a id="l09636" name="l09636"></a><span class="lineno"> 9636</span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos    (18U)</span></div>
<div class="line"><a id="l09637" name="l09637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b4b8600bf8f38f0efe204db6b02b9d"> 9637</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk    (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB8_FMP_Pos)</span></div>
<div class="line"><a id="l09638" name="l09638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa82a8f51624e4fa343996c0d6166c2"> 9638</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP        SYSCFG_CFGR1_I2C_PB8_FMP_Msk           </span></div>
<div class="line"><a id="l09639" name="l09639"></a><span class="lineno"> 9639</span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos    (19U)</span></div>
<div class="line"><a id="l09640" name="l09640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988f9843b6c6d9a38ec09b30193f1037"> 9640</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk    (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB9_FMP_Pos)</span></div>
<div class="line"><a id="l09641" name="l09641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc009692a61536e59a135d5a6b63afc"> 9641</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP        SYSCFG_CFGR1_I2C_PB9_FMP_Msk           </span></div>
<div class="line"><a id="l09642" name="l09642"></a><span class="lineno"> 9642</span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Pos       (20U)</span></div>
<div class="line"><a id="l09643" name="l09643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea318d04aaef50492a399bd5a8e3ac4"> 9643</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C1_FMP_Pos)   </span></div>
<div class="line"><a id="l09644" name="l09644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e28a2c5e89597d5d447b3d206a3fd6"> 9644</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP           SYSCFG_CFGR1_I2C1_FMP_Msk              </span></div>
<div class="line"><a id="l09645" name="l09645"></a><span class="lineno"> 9645</span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP_Pos       (21U)</span></div>
<div class="line"><a id="l09646" name="l09646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga789d8696c461275e1679e60953dd5cab"> 9646</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C2_FMP_Pos)   </span></div>
<div class="line"><a id="l09647" name="l09647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e2f2a75b970e887cd2c8fb0b11e54"> 9647</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP           SYSCFG_CFGR1_I2C2_FMP_Msk              </span></div>
<div class="line"><a id="l09648" name="l09648"></a><span class="lineno"> 9648</span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP_Pos       (22U)</span></div>
<div class="line"><a id="l09649" name="l09649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd593ab3a28fd7074715d3b8194fa27f"> 9649</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C3_FMP_Pos)   </span></div>
<div class="line"><a id="l09650" name="l09650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d532c7b92bc3454f375f1792062a7a"> 9650</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP           SYSCFG_CFGR1_I2C3_FMP_Msk              </span></div>
<div class="line"><a id="l09651" name="l09651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed60c67f0551da302b2fcbf7a45d56c"> 9651</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_0           (0x04000000U)                          </span></div>
<div class="line"><a id="l09652" name="l09652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f8d70bddd719864e4ee1cfa871217a"> 9652</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_1           (0x08000000U)                          </span></div>
<div class="line"><a id="l09653" name="l09653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7707762bd4192fee7875ec7d5f1f27a1"> 9653</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_2           (0x10000000U)                          </span></div>
<div class="line"><a id="l09654" name="l09654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf085379d759b80ce28d1672eb4a8a69f"> 9654</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_3           (0x20000000U)                          </span></div>
<div class="line"><a id="l09655" name="l09655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8838d130a5c7a34402c789f98d812828"> 9655</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_4           (0x40000000U)                          </span></div>
<div class="line"><a id="l09656" name="l09656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f"> 9656</a></span><span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_5           (0x80000000U)                          </span></div>
<div class="line"><a id="l09658" name="l09658"></a><span class="lineno"> 9658</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a id="l09659" name="l09659"></a><span class="lineno"> 9659</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos        (0U)</span></div>
<div class="line"><a id="l09660" name="l09660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 9660</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos)    </span></div>
<div class="line"><a id="l09661" name="l09661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 9661</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            SYSCFG_EXTICR1_EXTI0_Msk               </span></div>
<div class="line"><a id="l09662" name="l09662"></a><span class="lineno"> 9662</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos        (4U)</span></div>
<div class="line"><a id="l09663" name="l09663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 9663</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos)    </span></div>
<div class="line"><a id="l09664" name="l09664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 9664</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            SYSCFG_EXTICR1_EXTI1_Msk               </span></div>
<div class="line"><a id="l09665" name="l09665"></a><span class="lineno"> 9665</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos        (8U)</span></div>
<div class="line"><a id="l09666" name="l09666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 9666</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos)    </span></div>
<div class="line"><a id="l09667" name="l09667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 9667</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            SYSCFG_EXTICR1_EXTI2_Msk               </span></div>
<div class="line"><a id="l09668" name="l09668"></a><span class="lineno"> 9668</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos        (12U)</span></div>
<div class="line"><a id="l09669" name="l09669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf"> 9669</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos)    </span></div>
<div class="line"><a id="l09670" name="l09670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 9670</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            SYSCFG_EXTICR1_EXTI3_Msk               </span></div>
<div class="line"><a id="l09675" name="l09675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 9675</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09676" name="l09676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 9676</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB             (0x00000001U)                      </span></div>
<div class="line"><a id="l09677" name="l09677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 9677</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC             (0x00000002U)                      </span></div>
<div class="line"><a id="l09678" name="l09678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 9678</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD             (0x00000003U)                      </span></div>
<div class="line"><a id="l09679" name="l09679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 9679</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE             (0x00000004U)                      </span></div>
<div class="line"><a id="l09680" name="l09680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4"> 9680</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF             (0x00000005U)                      </span></div>
<div class="line"><a id="l09681" name="l09681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094"> 9681</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG             (0x00000006U)                      </span></div>
<div class="line"><a id="l09686" name="l09686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 9686</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09687" name="l09687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 9687</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB             (0x00000010U)                      </span></div>
<div class="line"><a id="l09688" name="l09688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 9688</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC             (0x00000020U)                      </span></div>
<div class="line"><a id="l09689" name="l09689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 9689</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD             (0x00000030U)                      </span></div>
<div class="line"><a id="l09690" name="l09690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 9690</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE             (0x00000040U)                      </span></div>
<div class="line"><a id="l09691" name="l09691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b"> 9691</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF             (0x00000050U)                      </span></div>
<div class="line"><a id="l09692" name="l09692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d"> 9692</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG             (0x00000060U)                      </span></div>
<div class="line"><a id="l09697" name="l09697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 9697</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09698" name="l09698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 9698</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB             (0x00000100U)                      </span></div>
<div class="line"><a id="l09699" name="l09699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 9699</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC             (0x00000200U)                      </span></div>
<div class="line"><a id="l09700" name="l09700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 9700</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD             (0x00000300U)                      </span></div>
<div class="line"><a id="l09701" name="l09701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618"> 9701</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE             (0x00000400U)                      </span></div>
<div class="line"><a id="l09702" name="l09702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252"> 9702</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF             (0x00000500U)                      </span></div>
<div class="line"><a id="l09703" name="l09703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05"> 9703</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG             (0x00000600U)                      </span></div>
<div class="line"><a id="l09708" name="l09708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 9708</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09709" name="l09709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 9709</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB             (0x00001000U)                      </span></div>
<div class="line"><a id="l09710" name="l09710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 9710</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC             (0x00002000U)                      </span></div>
<div class="line"><a id="l09711" name="l09711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 9711</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD             (0x00003000U)                      </span></div>
<div class="line"><a id="l09712" name="l09712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda"> 9712</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE             (0x00004000U)                      </span></div>
<div class="line"><a id="l09713" name="l09713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71"> 9713</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF             (0x00005000U)                      </span></div>
<div class="line"><a id="l09714" name="l09714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5"> 9714</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG             (0x00006000U)                      </span></div>
<div class="line"><a id="l09716" name="l09716"></a><span class="lineno"> 9716</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span></div>
<div class="line"><a id="l09717" name="l09717"></a><span class="lineno"> 9717</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos        (0U)</span></div>
<div class="line"><a id="l09718" name="l09718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 9718</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos)    </span></div>
<div class="line"><a id="l09719" name="l09719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 9719</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            SYSCFG_EXTICR2_EXTI4_Msk               </span></div>
<div class="line"><a id="l09720" name="l09720"></a><span class="lineno"> 9720</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos        (4U)</span></div>
<div class="line"><a id="l09721" name="l09721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 9721</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos)    </span></div>
<div class="line"><a id="l09722" name="l09722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 9722</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            SYSCFG_EXTICR2_EXTI5_Msk               </span></div>
<div class="line"><a id="l09723" name="l09723"></a><span class="lineno"> 9723</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos        (8U)</span></div>
<div class="line"><a id="l09724" name="l09724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 9724</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos)    </span></div>
<div class="line"><a id="l09725" name="l09725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 9725</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            SYSCFG_EXTICR2_EXTI6_Msk               </span></div>
<div class="line"><a id="l09726" name="l09726"></a><span class="lineno"> 9726</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos        (12U)</span></div>
<div class="line"><a id="l09727" name="l09727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e"> 9727</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos)    </span></div>
<div class="line"><a id="l09728" name="l09728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 9728</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            SYSCFG_EXTICR2_EXTI7_Msk               </span></div>
<div class="line"><a id="l09733" name="l09733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 9733</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09734" name="l09734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 9734</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB             (0x00000001U)                      </span></div>
<div class="line"><a id="l09735" name="l09735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 9735</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC             (0x00000002U)                      </span></div>
<div class="line"><a id="l09736" name="l09736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 9736</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD             (0x00000003U)                      </span></div>
<div class="line"><a id="l09737" name="l09737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b"> 9737</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE             (0x00000004U)                      </span></div>
<div class="line"><a id="l09738" name="l09738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e"> 9738</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF             (0x00000005U)                      </span></div>
<div class="line"><a id="l09739" name="l09739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b"> 9739</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG             (0x00000006U)                      </span></div>
<div class="line"><a id="l09744" name="l09744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 9744</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09745" name="l09745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 9745</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB             (0x00000010U)                      </span></div>
<div class="line"><a id="l09746" name="l09746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 9746</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC             (0x00000020U)                      </span></div>
<div class="line"><a id="l09747" name="l09747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 9747</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD             (0x00000030U)                      </span></div>
<div class="line"><a id="l09748" name="l09748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 9748</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE             (0x00000040U)                      </span></div>
<div class="line"><a id="l09749" name="l09749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3"> 9749</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF             (0x00000050U)                      </span></div>
<div class="line"><a id="l09750" name="l09750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8"> 9750</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG             (0x00000060U)                      </span></div>
<div class="line"><a id="l09755" name="l09755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 9755</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09756" name="l09756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 9756</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB             (0x00000100U)                      </span></div>
<div class="line"><a id="l09757" name="l09757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 9757</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC             (0x00000200U)                      </span></div>
<div class="line"><a id="l09758" name="l09758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 9758</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD             (0x00000300U)                      </span></div>
<div class="line"><a id="l09759" name="l09759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3"> 9759</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE             (0x00000400U)                      </span></div>
<div class="line"><a id="l09760" name="l09760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6"> 9760</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF             (0x00000500U)                      </span></div>
<div class="line"><a id="l09761" name="l09761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5"> 9761</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG             (0x00000600U)                      </span></div>
<div class="line"><a id="l09766" name="l09766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 9766</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09767" name="l09767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 9767</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB             (0x00001000U)                      </span></div>
<div class="line"><a id="l09768" name="l09768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 9768</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC             (0x00002000U)                      </span></div>
<div class="line"><a id="l09769" name="l09769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 9769</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD             (0x00003000U)                      </span></div>
<div class="line"><a id="l09770" name="l09770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4"> 9770</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE             (0x00004000U)                      </span></div>
<div class="line"><a id="l09771" name="l09771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4"> 9771</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF             (0x00005000U)                      </span></div>
<div class="line"><a id="l09772" name="l09772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539"> 9772</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG             (0x00006000U)                      </span></div>
<div class="line"><a id="l09774" name="l09774"></a><span class="lineno"> 9774</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span></div>
<div class="line"><a id="l09775" name="l09775"></a><span class="lineno"> 9775</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos        (0U)</span></div>
<div class="line"><a id="l09776" name="l09776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 9776</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos)    </span></div>
<div class="line"><a id="l09777" name="l09777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 9777</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            SYSCFG_EXTICR3_EXTI8_Msk               </span></div>
<div class="line"><a id="l09778" name="l09778"></a><span class="lineno"> 9778</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos        (4U)</span></div>
<div class="line"><a id="l09779" name="l09779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 9779</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk        (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos)    </span></div>
<div class="line"><a id="l09780" name="l09780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 9780</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            SYSCFG_EXTICR3_EXTI9_Msk               </span></div>
<div class="line"><a id="l09781" name="l09781"></a><span class="lineno"> 9781</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos       (8U)</span></div>
<div class="line"><a id="l09782" name="l09782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 9782</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos)   </span></div>
<div class="line"><a id="l09783" name="l09783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 9783</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           SYSCFG_EXTICR3_EXTI10_Msk              </span></div>
<div class="line"><a id="l09784" name="l09784"></a><span class="lineno"> 9784</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos       (12U)</span></div>
<div class="line"><a id="l09785" name="l09785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842"> 9785</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos)   </span></div>
<div class="line"><a id="l09786" name="l09786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 9786</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           SYSCFG_EXTICR3_EXTI11_Msk              </span></div>
<div class="line"><a id="l09791" name="l09791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 9791</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09792" name="l09792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 9792</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB             (0x00000001U)                      </span></div>
<div class="line"><a id="l09793" name="l09793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 9793</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC             (0x00000002U)                      </span></div>
<div class="line"><a id="l09794" name="l09794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 9794</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD             (0x00000003U)                      </span></div>
<div class="line"><a id="l09795" name="l09795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d"> 9795</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE             (0x00000004U)                      </span></div>
<div class="line"><a id="l09796" name="l09796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81"> 9796</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF             (0x00000005U)                      </span></div>
<div class="line"><a id="l09797" name="l09797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d"> 9797</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG             (0x00000006U)                      </span></div>
<div class="line"><a id="l09802" name="l09802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 9802</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA             (0x00000000U)                      </span></div>
<div class="line"><a id="l09803" name="l09803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 9803</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB             (0x00000010U)                      </span></div>
<div class="line"><a id="l09804" name="l09804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 9804</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC             (0x00000020U)                      </span></div>
<div class="line"><a id="l09805" name="l09805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 9805</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD             (0x00000030U)                      </span></div>
<div class="line"><a id="l09806" name="l09806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6"> 9806</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE             (0x00000040U)                      </span></div>
<div class="line"><a id="l09807" name="l09807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311"> 9807</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF             (0x00000050U)                      </span></div>
<div class="line"><a id="l09808" name="l09808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c"> 9808</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG             (0x00000060U)                      </span></div>
<div class="line"><a id="l09813" name="l09813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 9813</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA            (0x00000000U)                      </span></div>
<div class="line"><a id="l09814" name="l09814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 9814</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB            (0x00000100U)                      </span></div>
<div class="line"><a id="l09815" name="l09815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 9815</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC            (0x00000200U)                      </span></div>
<div class="line"><a id="l09816" name="l09816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 9816</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD            (0x00000300U)                      </span></div>
<div class="line"><a id="l09817" name="l09817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 9817</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE            (0x00000400U)                      </span></div>
<div class="line"><a id="l09818" name="l09818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99"> 9818</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF            (0x00000500U)                      </span></div>
<div class="line"><a id="l09823" name="l09823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 9823</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA            (0x00000000U)                      </span></div>
<div class="line"><a id="l09824" name="l09824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 9824</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB            (0x00001000U)                      </span></div>
<div class="line"><a id="l09825" name="l09825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 9825</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC            (0x00002000U)                      </span></div>
<div class="line"><a id="l09826" name="l09826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d"> 9826</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD            (0x00003000U)                      </span></div>
<div class="line"><a id="l09827" name="l09827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412"> 9827</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE            (0x00004000U)                      </span></div>
<div class="line"><a id="l09828" name="l09828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64"> 9828</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF            (0x00005000U)                      </span></div>
<div class="line"><a id="l09830" name="l09830"></a><span class="lineno"> 9830</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span></div>
<div class="line"><a id="l09831" name="l09831"></a><span class="lineno"> 9831</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos       (0U)</span></div>
<div class="line"><a id="l09832" name="l09832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 9832</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos)   </span></div>
<div class="line"><a id="l09833" name="l09833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 9833</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           SYSCFG_EXTICR4_EXTI12_Msk              </span></div>
<div class="line"><a id="l09834" name="l09834"></a><span class="lineno"> 9834</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos       (4U)</span></div>
<div class="line"><a id="l09835" name="l09835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 9835</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos)   </span></div>
<div class="line"><a id="l09836" name="l09836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 9836</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           SYSCFG_EXTICR4_EXTI13_Msk              </span></div>
<div class="line"><a id="l09837" name="l09837"></a><span class="lineno"> 9837</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos       (8U)</span></div>
<div class="line"><a id="l09838" name="l09838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 9838</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos)   </span></div>
<div class="line"><a id="l09839" name="l09839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 9839</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           SYSCFG_EXTICR4_EXTI14_Msk              </span></div>
<div class="line"><a id="l09840" name="l09840"></a><span class="lineno"> 9840</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos       (12U)</span></div>
<div class="line"><a id="l09841" name="l09841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"> 9841</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk       (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos)   </span></div>
<div class="line"><a id="l09842" name="l09842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 9842</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           SYSCFG_EXTICR4_EXTI15_Msk              </span></div>
<div class="line"><a id="l09847" name="l09847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 9847</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA            (0x00000000U)                      </span></div>
<div class="line"><a id="l09848" name="l09848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 9848</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB            (0x00000001U)                      </span></div>
<div class="line"><a id="l09849" name="l09849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 9849</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC            (0x00000002U)                      </span></div>
<div class="line"><a id="l09850" name="l09850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 9850</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD            (0x00000003U)                      </span></div>
<div class="line"><a id="l09851" name="l09851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e"> 9851</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE            (0x00000004U)                      </span></div>
<div class="line"><a id="l09852" name="l09852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837"> 9852</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF            (0x00000005U)                      </span></div>
<div class="line"><a id="l09857" name="l09857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 9857</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA            (0x00000000U)                      </span></div>
<div class="line"><a id="l09858" name="l09858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 9858</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB            (0x00000010U)                      </span></div>
<div class="line"><a id="l09859" name="l09859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 9859</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC            (0x00000020U)                      </span></div>
<div class="line"><a id="l09860" name="l09860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 9860</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD            (0x00000030U)                      </span></div>
<div class="line"><a id="l09861" name="l09861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da"> 9861</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE            (0x00000040U)                      </span></div>
<div class="line"><a id="l09862" name="l09862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627"> 9862</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF            (0x00000050U)                      </span></div>
<div class="line"><a id="l09867" name="l09867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 9867</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA            (0x00000000U)                      </span></div>
<div class="line"><a id="l09868" name="l09868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 9868</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB            (0x00000100U)                      </span></div>
<div class="line"><a id="l09869" name="l09869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 9869</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC            (0x00000200U)                      </span></div>
<div class="line"><a id="l09870" name="l09870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 9870</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD            (0x00000300U)                      </span></div>
<div class="line"><a id="l09871" name="l09871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf"> 9871</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE            (0x00000400U)                      </span></div>
<div class="line"><a id="l09872" name="l09872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9"> 9872</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF            (0x00000500U)                      </span></div>
<div class="line"><a id="l09877" name="l09877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 9877</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA            (0x00000000U)                      </span></div>
<div class="line"><a id="l09878" name="l09878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 9878</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB            (0x00001000U)                      </span></div>
<div class="line"><a id="l09879" name="l09879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 9879</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC            (0x00002000U)                      </span></div>
<div class="line"><a id="l09880" name="l09880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 9880</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD            (0x00003000U)                      </span></div>
<div class="line"><a id="l09881" name="l09881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 9881</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE            (0x00004000U)                      </span></div>
<div class="line"><a id="l09882" name="l09882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54"> 9882</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF            (0x00005000U)                      </span></div>
<div class="line"><a id="l09884" name="l09884"></a><span class="lineno"> 9884</span><span class="comment">/******************  Bit definition for SYSCFG_SCSR register  ****************/</span></div>
<div class="line"><a id="l09885" name="l09885"></a><span class="lineno"> 9885</span><span class="preprocessor">#define SYSCFG_SCSR_CCMER_Pos         (0U)</span></div>
<div class="line"><a id="l09886" name="l09886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64e5059b5493a5471a1fb4458afaf3c2"> 9886</a></span><span class="preprocessor">#define SYSCFG_SCSR_CCMER_Msk         (0x1UL &lt;&lt; SYSCFG_SCSR_CCMER_Pos)      </span></div>
<div class="line"><a id="l09887" name="l09887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03ce77d50b0a70c5436ccdaac83a75d"> 9887</a></span><span class="preprocessor">#define SYSCFG_SCSR_CCMER             SYSCFG_SCSR_CCMER_Msk                 </span></div>
<div class="line"><a id="l09888" name="l09888"></a><span class="lineno"> 9888</span><span class="preprocessor">#define SYSCFG_SCSR_CCMBSY_Pos        (1U)</span></div>
<div class="line"><a id="l09889" name="l09889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68050be7b4519d80b6c3c52a035f215"> 9889</a></span><span class="preprocessor">#define SYSCFG_SCSR_CCMBSY_Msk        (0x1UL &lt;&lt; SYSCFG_SCSR_CCMBSY_Pos)     </span></div>
<div class="line"><a id="l09890" name="l09890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbbcb571cb43923c7237d3bceb4043d9"> 9890</a></span><span class="preprocessor">#define SYSCFG_SCSR_CCMBSY            SYSCFG_SCSR_CCMBSY_Msk                </span></div>
<div class="line"><a id="l09892" name="l09892"></a><span class="lineno"> 9892</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR2 register  ****************/</span></div>
<div class="line"><a id="l09893" name="l09893"></a><span class="lineno"> 9893</span><span class="preprocessor">#define SYSCFG_CFGR2_CLL_Pos            (0U)</span></div>
<div class="line"><a id="l09894" name="l09894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1fc0165248de4dad33629111e39a048"> 9894</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_CLL_Pos)        </span></div>
<div class="line"><a id="l09895" name="l09895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37867c85a6455883bf60424879a281f4"> 9895</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL                SYSCFG_CFGR2_CLL_Msk                   </span></div>
<div class="line"><a id="l09896" name="l09896"></a><span class="lineno"> 9896</span><span class="preprocessor">#define SYSCFG_CFGR2_SPL_Pos            (1U)</span></div>
<div class="line"><a id="l09897" name="l09897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8e9869fb0f6f6fa266974085ac312"> 9897</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_SPL_Pos)        </span></div>
<div class="line"><a id="l09898" name="l09898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbf387c6e12d90c012dd85636c5dc31b"> 9898</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL                SYSCFG_CFGR2_SPL_Msk                   </span></div>
<div class="line"><a id="l09899" name="l09899"></a><span class="lineno"> 9899</span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL_Pos           (2U)</span></div>
<div class="line"><a id="l09900" name="l09900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db1bfa9007424bbd53c468e0accd23d"> 9900</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR2_PVDL_Pos)       </span></div>
<div class="line"><a id="l09901" name="l09901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ca8fa7bb3ae856eb5fc3102cc0ff21"> 9901</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL               SYSCFG_CFGR2_PVDL_Msk                  </span></div>
<div class="line"><a id="l09902" name="l09902"></a><span class="lineno"> 9902</span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL_Pos           (3U)</span></div>
<div class="line"><a id="l09903" name="l09903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbcc01e11ce7e4606f73ef4ca5fb4c0"> 9903</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR2_ECCL_Pos)       </span></div>
<div class="line"><a id="l09904" name="l09904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae75e85c4c032560b4db88cd8fcb3aaf9"> 9904</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL               SYSCFG_CFGR2_ECCL_Msk                  </span></div>
<div class="line"><a id="l09905" name="l09905"></a><span class="lineno"> 9905</span><span class="preprocessor">#define SYSCFG_CFGR2_SPF_Pos            (8U)</span></div>
<div class="line"><a id="l09906" name="l09906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b73007bdcf65cdd09998fca7d298bc"> 9906</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_SPF_Pos)        </span></div>
<div class="line"><a id="l09907" name="l09907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155014fba33b6dc281892ec1ff27e4da"> 9907</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF                SYSCFG_CFGR2_SPF_Msk                   </span></div>
<div class="line"><a id="l09909" name="l09909"></a><span class="lineno"> 9909</span><span class="comment">/******************  Bit definition for SYSCFG_SWPR register  ****************/</span></div>
<div class="line"><a id="l09910" name="l09910"></a><span class="lineno"> 9910</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0_Pos          (0U)</span></div>
<div class="line"><a id="l09911" name="l09911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf802b94d62a0daa17fe5f980fbd438db"> 9911</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE0_Pos)       </span></div>
<div class="line"><a id="l09912" name="l09912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02e369a9d753a147d6edbc6561847bab"> 9912</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0              (SYSCFG_SWPR_PAGE0_Msk)                </span></div>
<div class="line"><a id="l09913" name="l09913"></a><span class="lineno"> 9913</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1_Pos          (1U)</span></div>
<div class="line"><a id="l09914" name="l09914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba1c5a48173a67e9f1dcb153edb05dd"> 9914</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE1_Pos)       </span></div>
<div class="line"><a id="l09915" name="l09915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f465abe61aeb9d54f96f61a26dbcba"> 9915</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1              (SYSCFG_SWPR_PAGE1_Msk)                </span></div>
<div class="line"><a id="l09916" name="l09916"></a><span class="lineno"> 9916</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2_Pos          (2U)</span></div>
<div class="line"><a id="l09917" name="l09917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb2331d466e56ee5db2aa409a91312"> 9917</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE2_Pos)       </span></div>
<div class="line"><a id="l09918" name="l09918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ab048295a0b4ee0900e91a41dc68fa"> 9918</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2              (SYSCFG_SWPR_PAGE2_Msk)                </span></div>
<div class="line"><a id="l09919" name="l09919"></a><span class="lineno"> 9919</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3_Pos          (3U)</span></div>
<div class="line"><a id="l09920" name="l09920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf31208298db0b202aee95c46df7d0db"> 9920</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE3_Pos)       </span></div>
<div class="line"><a id="l09921" name="l09921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978517b95be487a0b51c54cb04a5e1e4"> 9921</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3              (SYSCFG_SWPR_PAGE3_Msk)                </span></div>
<div class="line"><a id="l09922" name="l09922"></a><span class="lineno"> 9922</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4_Pos          (4U)</span></div>
<div class="line"><a id="l09923" name="l09923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab43b0ce28bfc0eeb65002f726c1f04"> 9923</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE4_Pos)       </span></div>
<div class="line"><a id="l09924" name="l09924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2436f2c3268b8cc74c1f92c8130fb6a7"> 9924</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4              (SYSCFG_SWPR_PAGE4_Msk)                </span></div>
<div class="line"><a id="l09925" name="l09925"></a><span class="lineno"> 9925</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5_Pos          (5U)</span></div>
<div class="line"><a id="l09926" name="l09926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf7ab83da2b8c807c41959ef54620db"> 9926</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE5_Pos)       </span></div>
<div class="line"><a id="l09927" name="l09927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9ab12f7ddde4d8932a2581ffac341f"> 9927</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5              (SYSCFG_SWPR_PAGE5_Msk)                </span></div>
<div class="line"><a id="l09928" name="l09928"></a><span class="lineno"> 9928</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6_Pos          (6U)</span></div>
<div class="line"><a id="l09929" name="l09929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga071c82ee34adb960c2ef6ffd00b13e4f"> 9929</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE6_Pos)       </span></div>
<div class="line"><a id="l09930" name="l09930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63c45b97c76927de3be62599c6057d5c"> 9930</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6              (SYSCFG_SWPR_PAGE6_Msk)                </span></div>
<div class="line"><a id="l09931" name="l09931"></a><span class="lineno"> 9931</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7_Pos          (7U)</span></div>
<div class="line"><a id="l09932" name="l09932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa18355d5dbdf8b060abd9fdbba7c00"> 9932</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE7_Pos)       </span></div>
<div class="line"><a id="l09933" name="l09933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910f8ca93c564c395a4292ef88b0cfc3"> 9933</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7              (SYSCFG_SWPR_PAGE7_Msk)                </span></div>
<div class="line"><a id="l09934" name="l09934"></a><span class="lineno"> 9934</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8_Pos          (8U)</span></div>
<div class="line"><a id="l09935" name="l09935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a4f5604474ba3496ae88d94e748b3c"> 9935</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE8_Pos)       </span></div>
<div class="line"><a id="l09936" name="l09936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81415c135dbdf0e231976ea32e46c9ab"> 9936</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8              (SYSCFG_SWPR_PAGE8_Msk)                </span></div>
<div class="line"><a id="l09937" name="l09937"></a><span class="lineno"> 9937</span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9_Pos          (9U)</span></div>
<div class="line"><a id="l09938" name="l09938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c6309282309bb6073fef76637a3dc7"> 9938</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9_Msk          (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE9_Pos)       </span></div>
<div class="line"><a id="l09939" name="l09939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b118edf79214c51c85b761ee65b8e"> 9939</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9              (SYSCFG_SWPR_PAGE9_Msk)                </span></div>
<div class="line"><a id="l09941" name="l09941"></a><span class="lineno"> 9941</span><span class="comment">/******************  Bit definition for SYSCFG_SKR register  ****************/</span></div>
<div class="line"><a id="l09942" name="l09942"></a><span class="lineno"> 9942</span><span class="preprocessor">#define SYSCFG_SKR_KEY_Pos              (0U)</span></div>
<div class="line"><a id="l09943" name="l09943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7c1b594125b1e9b0b112bfcaf3bcc4"> 9943</a></span><span class="preprocessor">#define SYSCFG_SKR_KEY_Msk              (0xFFUL &lt;&lt; SYSCFG_SKR_KEY_Pos)         </span></div>
<div class="line"><a id="l09944" name="l09944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67abbc594d34875b851dfaf9cb97e4ff"> 9944</a></span><span class="preprocessor">#define SYSCFG_SKR_KEY                  SYSCFG_SKR_KEY_Msk                     </span></div>
<div class="line"><a id="l09946" name="l09946"></a><span class="lineno"> 9946</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09947" name="l09947"></a><span class="lineno"> 9947</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09948" name="l09948"></a><span class="lineno"> 9948</span><span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a id="l09949" name="l09949"></a><span class="lineno"> 9949</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09950" name="l09950"></a><span class="lineno"> 9950</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09951" name="l09951"></a><span class="lineno"> 9951</span><span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a id="l09952" name="l09952"></a><span class="lineno"> 9952</span><span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)</span></div>
<div class="line"><a id="l09953" name="l09953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 9953</a></span><span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                   </span></div>
<div class="line"><a id="l09954" name="l09954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 9954</a></span><span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a id="l09955" name="l09955"></a><span class="lineno"> 9955</span><span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)</span></div>
<div class="line"><a id="l09956" name="l09956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 9956</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                  </span></div>
<div class="line"><a id="l09957" name="l09957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 9957</a></span><span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a id="l09958" name="l09958"></a><span class="lineno"> 9958</span><span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)</span></div>
<div class="line"><a id="l09959" name="l09959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 9959</a></span><span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                   </span></div>
<div class="line"><a id="l09960" name="l09960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 9960</a></span><span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a id="l09961" name="l09961"></a><span class="lineno"> 9961</span><span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)</span></div>
<div class="line"><a id="l09962" name="l09962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 9962</a></span><span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                   </span></div>
<div class="line"><a id="l09963" name="l09963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 9963</a></span><span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a id="l09964" name="l09964"></a><span class="lineno"> 9964</span><span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)</span></div>
<div class="line"><a id="l09965" name="l09965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 9965</a></span><span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                   </span></div>
<div class="line"><a id="l09966" name="l09966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 9966</a></span><span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a id="l09968" name="l09968"></a><span class="lineno"> 9968</span><span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)</span></div>
<div class="line"><a id="l09969" name="l09969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 9969</a></span><span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l09970" name="l09970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 9970</a></span><span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a id="l09971" name="l09971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 9971</a></span><span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l09972" name="l09972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 9972</a></span><span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l09974" name="l09974"></a><span class="lineno"> 9974</span><span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)</span></div>
<div class="line"><a id="l09975" name="l09975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 9975</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                  </span></div>
<div class="line"><a id="l09976" name="l09976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 9976</a></span><span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a id="l09978" name="l09978"></a><span class="lineno"> 9978</span><span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)</span></div>
<div class="line"><a id="l09979" name="l09979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 9979</a></span><span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l09980" name="l09980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 9980</a></span><span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a id="l09981" name="l09981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 9981</a></span><span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l09982" name="l09982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 9982</a></span><span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l09984" name="l09984"></a><span class="lineno"> 9984</span><span class="preprocessor">#define TIM_CR1_UIFREMAP_Pos      (11U)</span></div>
<div class="line"><a id="l09985" name="l09985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09b833467a8a80aea28716d5807c5d7"> 9985</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP_Msk      (0x1UL &lt;&lt; TIM_CR1_UIFREMAP_Pos)              </span></div>
<div class="line"><a id="l09986" name="l09986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7"> 9986</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         </span></div>
<div class="line"><a id="l09988" name="l09988"></a><span class="lineno"> 9988</span><span class="preprocessor">#define TIM_CR1_DITHEN_Pos      (12U)</span></div>
<div class="line"><a id="l09989" name="l09989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43ad8e6f628468d35a4ad711dced596"> 9989</a></span><span class="preprocessor">#define TIM_CR1_DITHEN_Msk      (0x1UL &lt;&lt; TIM_CR1_DITHEN_Pos)                  </span></div>
<div class="line"><a id="l09990" name="l09990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a"> 9990</a></span><span class="preprocessor">#define TIM_CR1_DITHEN          TIM_CR1_DITHEN_Msk                             </span></div>
<div class="line"><a id="l09992" name="l09992"></a><span class="lineno"> 9992</span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a id="l09993" name="l09993"></a><span class="lineno"> 9993</span><span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)</span></div>
<div class="line"><a id="l09994" name="l09994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 9994</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)                  </span></div>
<div class="line"><a id="l09995" name="l09995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 9995</a></span><span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div>
<div class="line"><a id="l09996" name="l09996"></a><span class="lineno"> 9996</span><span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)</span></div>
<div class="line"><a id="l09997" name="l09997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 9997</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)                  </span></div>
<div class="line"><a id="l09998" name="l09998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 9998</a></span><span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div>
<div class="line"><a id="l09999" name="l09999"></a><span class="lineno"> 9999</span><span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)</span></div>
<div class="line"><a id="l10000" name="l10000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">10000</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                  </span></div>
<div class="line"><a id="l10001" name="l10001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">10001</a></span><span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a id="l10003" name="l10003"></a><span class="lineno">10003</span><span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)</span></div>
<div class="line"><a id="l10004" name="l10004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">10004</a></span><span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x200007UL &lt;&lt; TIM_CR2_MMS_Pos)              </span></div>
<div class="line"><a id="l10005" name="l10005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">10005</a></span><span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a id="l10006" name="l10006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">10006</a></span><span class="preprocessor">#define TIM_CR2_MMS_0             (0x000001UL &lt;&lt; TIM_CR2_MMS_Pos)              </span></div>
<div class="line"><a id="l10007" name="l10007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">10007</a></span><span class="preprocessor">#define TIM_CR2_MMS_1             (0x000002UL &lt;&lt; TIM_CR2_MMS_Pos)              </span></div>
<div class="line"><a id="l10008" name="l10008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">10008</a></span><span class="preprocessor">#define TIM_CR2_MMS_2             (0x000004UL &lt;&lt; TIM_CR2_MMS_Pos)              </span></div>
<div class="line"><a id="l10009" name="l10009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0643ddd071d6bde0fb1559f5a2bc11">10009</a></span><span class="preprocessor">#define TIM_CR2_MMS_3             (0x200000UL &lt;&lt; TIM_CR2_MMS_Pos)              </span></div>
<div class="line"><a id="l10011" name="l10011"></a><span class="lineno">10011</span><span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)</span></div>
<div class="line"><a id="l10012" name="l10012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">10012</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                  </span></div>
<div class="line"><a id="l10013" name="l10013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">10013</a></span><span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a id="l10014" name="l10014"></a><span class="lineno">10014</span><span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)</span></div>
<div class="line"><a id="l10015" name="l10015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">10015</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)                  </span></div>
<div class="line"><a id="l10016" name="l10016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">10016</a></span><span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div>
<div class="line"><a id="l10017" name="l10017"></a><span class="lineno">10017</span><span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)</span></div>
<div class="line"><a id="l10018" name="l10018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">10018</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)                 </span></div>
<div class="line"><a id="l10019" name="l10019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">10019</a></span><span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div>
<div class="line"><a id="l10020" name="l10020"></a><span class="lineno">10020</span><span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)</span></div>
<div class="line"><a id="l10021" name="l10021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">10021</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)                  </span></div>
<div class="line"><a id="l10022" name="l10022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">10022</a></span><span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div>
<div class="line"><a id="l10023" name="l10023"></a><span class="lineno">10023</span><span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)</span></div>
<div class="line"><a id="l10024" name="l10024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">10024</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)                 </span></div>
<div class="line"><a id="l10025" name="l10025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">10025</a></span><span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div>
<div class="line"><a id="l10026" name="l10026"></a><span class="lineno">10026</span><span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)</span></div>
<div class="line"><a id="l10027" name="l10027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">10027</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)                  </span></div>
<div class="line"><a id="l10028" name="l10028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">10028</a></span><span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div>
<div class="line"><a id="l10029" name="l10029"></a><span class="lineno">10029</span><span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)</span></div>
<div class="line"><a id="l10030" name="l10030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">10030</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)                 </span></div>
<div class="line"><a id="l10031" name="l10031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">10031</a></span><span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div>
<div class="line"><a id="l10032" name="l10032"></a><span class="lineno">10032</span><span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)</span></div>
<div class="line"><a id="l10033" name="l10033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">10033</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)                  </span></div>
<div class="line"><a id="l10034" name="l10034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">10034</a></span><span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div>
<div class="line"><a id="l10035" name="l10035"></a><span class="lineno">10035</span><span class="preprocessor">#define TIM_CR2_OIS4N_Pos         (15U)</span></div>
<div class="line"><a id="l10036" name="l10036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d4f882cfb1d0c68804685be6402f7">10036</a></span><span class="preprocessor">#define TIM_CR2_OIS4N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS4N_Pos)                 </span></div>
<div class="line"><a id="l10037" name="l10037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d337c1f0c59fb9db1f5324e797aad74">10037</a></span><span class="preprocessor">#define TIM_CR2_OIS4N             TIM_CR2_OIS4N_Msk                            </span></div>
<div class="line"><a id="l10038" name="l10038"></a><span class="lineno">10038</span><span class="preprocessor">#define TIM_CR2_OIS5_Pos          (16U)</span></div>
<div class="line"><a id="l10039" name="l10039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3b0a193707e2d7ba1421a526a531e2">10039</a></span><span class="preprocessor">#define TIM_CR2_OIS5_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS5_Pos)                  </span></div>
<div class="line"><a id="l10040" name="l10040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c885772c50b24cbef001463b4d6d618">10040</a></span><span class="preprocessor">#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             </span></div>
<div class="line"><a id="l10041" name="l10041"></a><span class="lineno">10041</span><span class="preprocessor">#define TIM_CR2_OIS6_Pos          (18U)</span></div>
<div class="line"><a id="l10042" name="l10042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b38c4fd500502e9489ef59908d5633">10042</a></span><span class="preprocessor">#define TIM_CR2_OIS6_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS6_Pos)                  </span></div>
<div class="line"><a id="l10043" name="l10043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf1e1eb07347f77426b72990438c934">10043</a></span><span class="preprocessor">#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             </span></div>
<div class="line"><a id="l10045" name="l10045"></a><span class="lineno">10045</span><span class="preprocessor">#define TIM_CR2_MMS2_Pos          (20U)</span></div>
<div class="line"><a id="l10046" name="l10046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f56183c230729b98063b3f3876bad47">10046</a></span><span class="preprocessor">#define TIM_CR2_MMS2_Msk          (0xFUL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10047" name="l10047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">10047</a></span><span class="preprocessor">#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             </span></div>
<div class="line"><a id="l10048" name="l10048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">10048</a></span><span class="preprocessor">#define TIM_CR2_MMS2_0            (0x1UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10049" name="l10049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">10049</a></span><span class="preprocessor">#define TIM_CR2_MMS2_1            (0x2UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10050" name="l10050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">10050</a></span><span class="preprocessor">#define TIM_CR2_MMS2_2            (0x4UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10051" name="l10051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">10051</a></span><span class="preprocessor">#define TIM_CR2_MMS2_3            (0x8UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10053" name="l10053"></a><span class="lineno">10053</span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a id="l10054" name="l10054"></a><span class="lineno">10054</span><span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)</span></div>
<div class="line"><a id="l10055" name="l10055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">10055</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x10007UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10056" name="l10056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">10056</a></span><span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a id="l10057" name="l10057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">10057</a></span><span class="preprocessor">#define TIM_SMCR_SMS_0            (0x00001UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10058" name="l10058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">10058</a></span><span class="preprocessor">#define TIM_SMCR_SMS_1            (0x00002UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10059" name="l10059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">10059</a></span><span class="preprocessor">#define TIM_SMCR_SMS_2            (0x00004UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10060" name="l10060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf87a33432788ed16b0582056d03bc29">10060</a></span><span class="preprocessor">#define TIM_SMCR_SMS_3            (0x10000UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10062" name="l10062"></a><span class="lineno">10062</span><span class="preprocessor">#define TIM_SMCR_OCCS_Pos         (3U)</span></div>
<div class="line"><a id="l10063" name="l10063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">10063</a></span><span class="preprocessor">#define TIM_SMCR_OCCS_Msk         (0x1UL &lt;&lt; TIM_SMCR_OCCS_Pos)                 </span></div>
<div class="line"><a id="l10064" name="l10064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">10064</a></span><span class="preprocessor">#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            </span></div>
<div class="line"><a id="l10066" name="l10066"></a><span class="lineno">10066</span><span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)</span></div>
<div class="line"><a id="l10067" name="l10067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">10067</a></span><span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x30007UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10068" name="l10068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">10068</a></span><span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a id="l10069" name="l10069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">10069</a></span><span class="preprocessor">#define TIM_SMCR_TS_0             (0x00001UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10070" name="l10070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">10070</a></span><span class="preprocessor">#define TIM_SMCR_TS_1             (0x00002UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10071" name="l10071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">10071</a></span><span class="preprocessor">#define TIM_SMCR_TS_2             (0x00004UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10072" name="l10072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6abf2e23327e612d1363e664bf1e1221">10072</a></span><span class="preprocessor">#define TIM_SMCR_TS_3             (0x10000UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10073" name="l10073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf33c88c2d65cf2bcf20dbf80f4ea60">10073</a></span><span class="preprocessor">#define TIM_SMCR_TS_4             (0x20000UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10075" name="l10075"></a><span class="lineno">10075</span><span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)</span></div>
<div class="line"><a id="l10076" name="l10076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">10076</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                  </span></div>
<div class="line"><a id="l10077" name="l10077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">10077</a></span><span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a id="l10079" name="l10079"></a><span class="lineno">10079</span><span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)</span></div>
<div class="line"><a id="l10080" name="l10080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">10080</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10081" name="l10081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">10081</a></span><span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a id="l10082" name="l10082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">10082</a></span><span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10083" name="l10083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">10083</a></span><span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10084" name="l10084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">10084</a></span><span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10085" name="l10085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">10085</a></span><span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10087" name="l10087"></a><span class="lineno">10087</span><span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)</span></div>
<div class="line"><a id="l10088" name="l10088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">10088</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l10089" name="l10089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">10089</a></span><span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a id="l10090" name="l10090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">10090</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l10091" name="l10091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">10091</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l10093" name="l10093"></a><span class="lineno">10093</span><span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)</span></div>
<div class="line"><a id="l10094" name="l10094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">10094</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                  </span></div>
<div class="line"><a id="l10095" name="l10095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">10095</a></span><span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a id="l10096" name="l10096"></a><span class="lineno">10096</span><span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)</span></div>
<div class="line"><a id="l10097" name="l10097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">10097</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                  </span></div>
<div class="line"><a id="l10098" name="l10098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">10098</a></span><span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a id="l10100" name="l10100"></a><span class="lineno">10100</span><span class="preprocessor">#define TIM_SMCR_SMSPE_Pos        (24U)</span></div>
<div class="line"><a id="l10101" name="l10101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa680fc310be58617213dff19d89a086a">10101</a></span><span class="preprocessor">#define TIM_SMCR_SMSPE_Msk        (0x1UL &lt;&lt; TIM_SMCR_SMSPE_Pos)                </span></div>
<div class="line"><a id="l10102" name="l10102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">10102</a></span><span class="preprocessor">#define TIM_SMCR_SMSPE            TIM_SMCR_SMSPE_Msk                           </span></div>
<div class="line"><a id="l10104" name="l10104"></a><span class="lineno">10104</span><span class="preprocessor">#define TIM_SMCR_SMSPS_Pos        (25U)</span></div>
<div class="line"><a id="l10105" name="l10105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa62112b683e955ee94ccfcffaa67c77a">10105</a></span><span class="preprocessor">#define TIM_SMCR_SMSPS_Msk        (0x1UL &lt;&lt; TIM_SMCR_SMSPS_Pos)                </span></div>
<div class="line"><a id="l10106" name="l10106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64eab541f77871d45165ed3184bb2e08">10106</a></span><span class="preprocessor">#define TIM_SMCR_SMSPS            TIM_SMCR_SMSPS_Msk                           </span></div>
<div class="line"><a id="l10108" name="l10108"></a><span class="lineno">10108</span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a id="l10109" name="l10109"></a><span class="lineno">10109</span><span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)</span></div>
<div class="line"><a id="l10110" name="l10110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">10110</a></span><span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                  </span></div>
<div class="line"><a id="l10111" name="l10111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">10111</a></span><span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a id="l10112" name="l10112"></a><span class="lineno">10112</span><span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)</span></div>
<div class="line"><a id="l10113" name="l10113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">10113</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                </span></div>
<div class="line"><a id="l10114" name="l10114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">10114</a></span><span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a id="l10115" name="l10115"></a><span class="lineno">10115</span><span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)</span></div>
<div class="line"><a id="l10116" name="l10116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">10116</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                </span></div>
<div class="line"><a id="l10117" name="l10117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">10117</a></span><span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a id="l10118" name="l10118"></a><span class="lineno">10118</span><span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)</span></div>
<div class="line"><a id="l10119" name="l10119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">10119</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                </span></div>
<div class="line"><a id="l10120" name="l10120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">10120</a></span><span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a id="l10121" name="l10121"></a><span class="lineno">10121</span><span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)</span></div>
<div class="line"><a id="l10122" name="l10122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">10122</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                </span></div>
<div class="line"><a id="l10123" name="l10123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">10123</a></span><span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a id="l10124" name="l10124"></a><span class="lineno">10124</span><span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)</span></div>
<div class="line"><a id="l10125" name="l10125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">10125</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)                </span></div>
<div class="line"><a id="l10126" name="l10126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">10126</a></span><span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div>
<div class="line"><a id="l10127" name="l10127"></a><span class="lineno">10127</span><span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)</span></div>
<div class="line"><a id="l10128" name="l10128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">10128</a></span><span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                  </span></div>
<div class="line"><a id="l10129" name="l10129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">10129</a></span><span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a id="l10130" name="l10130"></a><span class="lineno">10130</span><span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)</span></div>
<div class="line"><a id="l10131" name="l10131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">10131</a></span><span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)                  </span></div>
<div class="line"><a id="l10132" name="l10132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">10132</a></span><span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div>
<div class="line"><a id="l10133" name="l10133"></a><span class="lineno">10133</span><span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)</span></div>
<div class="line"><a id="l10134" name="l10134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">10134</a></span><span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                  </span></div>
<div class="line"><a id="l10135" name="l10135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">10135</a></span><span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a id="l10136" name="l10136"></a><span class="lineno">10136</span><span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)</span></div>
<div class="line"><a id="l10137" name="l10137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">10137</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                </span></div>
<div class="line"><a id="l10138" name="l10138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">10138</a></span><span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a id="l10139" name="l10139"></a><span class="lineno">10139</span><span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)</span></div>
<div class="line"><a id="l10140" name="l10140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">10140</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                </span></div>
<div class="line"><a id="l10141" name="l10141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">10141</a></span><span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a id="l10142" name="l10142"></a><span class="lineno">10142</span><span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)</span></div>
<div class="line"><a id="l10143" name="l10143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">10143</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                </span></div>
<div class="line"><a id="l10144" name="l10144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">10144</a></span><span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a id="l10145" name="l10145"></a><span class="lineno">10145</span><span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)</span></div>
<div class="line"><a id="l10146" name="l10146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">10146</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                </span></div>
<div class="line"><a id="l10147" name="l10147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">10147</a></span><span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a id="l10148" name="l10148"></a><span class="lineno">10148</span><span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)</span></div>
<div class="line"><a id="l10149" name="l10149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">10149</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)                </span></div>
<div class="line"><a id="l10150" name="l10150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">10150</a></span><span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div>
<div class="line"><a id="l10151" name="l10151"></a><span class="lineno">10151</span><span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)</span></div>
<div class="line"><a id="l10152" name="l10152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">10152</a></span><span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                  </span></div>
<div class="line"><a id="l10153" name="l10153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">10153</a></span><span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a id="l10154" name="l10154"></a><span class="lineno">10154</span><span class="preprocessor">#define TIM_DIER_IDXIE_Pos        (20U)</span></div>
<div class="line"><a id="l10155" name="l10155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4974e25c1bc495c6005db436106f75b6">10155</a></span><span class="preprocessor">#define TIM_DIER_IDXIE_Msk        (0x1UL &lt;&lt; TIM_DIER_IDXIE_Pos)                </span></div>
<div class="line"><a id="l10156" name="l10156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">10156</a></span><span class="preprocessor">#define TIM_DIER_IDXIE            TIM_DIER_IDXIE_Msk                           </span></div>
<div class="line"><a id="l10157" name="l10157"></a><span class="lineno">10157</span><span class="preprocessor">#define TIM_DIER_DIRIE_Pos        (21U)</span></div>
<div class="line"><a id="l10158" name="l10158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga770651bef650c39b76dc058a15c6537b">10158</a></span><span class="preprocessor">#define TIM_DIER_DIRIE_Msk        (0x1UL &lt;&lt; TIM_DIER_DIRIE_Pos)                </span></div>
<div class="line"><a id="l10159" name="l10159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">10159</a></span><span class="preprocessor">#define TIM_DIER_DIRIE            TIM_DIER_DIRIE_Msk                           </span></div>
<div class="line"><a id="l10160" name="l10160"></a><span class="lineno">10160</span><span class="preprocessor">#define TIM_DIER_IERRIE_Pos       (22U)</span></div>
<div class="line"><a id="l10161" name="l10161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71837d28054c643601bd9092836026fa">10161</a></span><span class="preprocessor">#define TIM_DIER_IERRIE_Msk       (0x1UL &lt;&lt; TIM_DIER_IERRIE_Pos)               </span></div>
<div class="line"><a id="l10162" name="l10162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">10162</a></span><span class="preprocessor">#define TIM_DIER_IERRIE           TIM_DIER_IERRIE_Msk                          </span></div>
<div class="line"><a id="l10163" name="l10163"></a><span class="lineno">10163</span><span class="preprocessor">#define TIM_DIER_TERRIE_Pos       (23U)</span></div>
<div class="line"><a id="l10164" name="l10164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d97fc699e89eed67555ae801723034f">10164</a></span><span class="preprocessor">#define TIM_DIER_TERRIE_Msk       (0x1UL &lt;&lt; TIM_DIER_TERRIE_Pos)               </span></div>
<div class="line"><a id="l10165" name="l10165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">10165</a></span><span class="preprocessor">#define TIM_DIER_TERRIE           TIM_DIER_TERRIE_Msk                          </span></div>
<div class="line"><a id="l10167" name="l10167"></a><span class="lineno">10167</span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a id="l10168" name="l10168"></a><span class="lineno">10168</span><span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)</span></div>
<div class="line"><a id="l10169" name="l10169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">10169</a></span><span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                    </span></div>
<div class="line"><a id="l10170" name="l10170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">10170</a></span><span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a id="l10171" name="l10171"></a><span class="lineno">10171</span><span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)</span></div>
<div class="line"><a id="l10172" name="l10172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">10172</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                  </span></div>
<div class="line"><a id="l10173" name="l10173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">10173</a></span><span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a id="l10174" name="l10174"></a><span class="lineno">10174</span><span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)</span></div>
<div class="line"><a id="l10175" name="l10175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">10175</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                  </span></div>
<div class="line"><a id="l10176" name="l10176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">10176</a></span><span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a id="l10177" name="l10177"></a><span class="lineno">10177</span><span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)</span></div>
<div class="line"><a id="l10178" name="l10178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">10178</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                  </span></div>
<div class="line"><a id="l10179" name="l10179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">10179</a></span><span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a id="l10180" name="l10180"></a><span class="lineno">10180</span><span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)</span></div>
<div class="line"><a id="l10181" name="l10181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">10181</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                  </span></div>
<div class="line"><a id="l10182" name="l10182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">10182</a></span><span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a id="l10183" name="l10183"></a><span class="lineno">10183</span><span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)</span></div>
<div class="line"><a id="l10184" name="l10184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">10184</a></span><span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)                  </span></div>
<div class="line"><a id="l10185" name="l10185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">10185</a></span><span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div>
<div class="line"><a id="l10186" name="l10186"></a><span class="lineno">10186</span><span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)</span></div>
<div class="line"><a id="l10187" name="l10187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">10187</a></span><span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                    </span></div>
<div class="line"><a id="l10188" name="l10188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">10188</a></span><span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a id="l10189" name="l10189"></a><span class="lineno">10189</span><span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)</span></div>
<div class="line"><a id="l10190" name="l10190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">10190</a></span><span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1UL &lt;&lt; TIM_SR_BIF_Pos)                    </span></div>
<div class="line"><a id="l10191" name="l10191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">10191</a></span><span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div>
<div class="line"><a id="l10192" name="l10192"></a><span class="lineno">10192</span><span class="preprocessor">#define TIM_SR_B2IF_Pos           (8U)</span></div>
<div class="line"><a id="l10193" name="l10193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad64da46f96903b3c765a23c742523ceb">10193</a></span><span class="preprocessor">#define TIM_SR_B2IF_Msk           (0x1UL &lt;&lt; TIM_SR_B2IF_Pos)                   </span></div>
<div class="line"><a id="l10194" name="l10194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">10194</a></span><span class="preprocessor">#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              </span></div>
<div class="line"><a id="l10195" name="l10195"></a><span class="lineno">10195</span><span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)</span></div>
<div class="line"><a id="l10196" name="l10196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">10196</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                  </span></div>
<div class="line"><a id="l10197" name="l10197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">10197</a></span><span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a id="l10198" name="l10198"></a><span class="lineno">10198</span><span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)</span></div>
<div class="line"><a id="l10199" name="l10199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">10199</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                  </span></div>
<div class="line"><a id="l10200" name="l10200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">10200</a></span><span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a id="l10201" name="l10201"></a><span class="lineno">10201</span><span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)</span></div>
<div class="line"><a id="l10202" name="l10202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">10202</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                  </span></div>
<div class="line"><a id="l10203" name="l10203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">10203</a></span><span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a id="l10204" name="l10204"></a><span class="lineno">10204</span><span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)</span></div>
<div class="line"><a id="l10205" name="l10205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">10205</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                  </span></div>
<div class="line"><a id="l10206" name="l10206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">10206</a></span><span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a id="l10207" name="l10207"></a><span class="lineno">10207</span><span class="preprocessor">#define TIM_SR_SBIF_Pos           (13U)</span></div>
<div class="line"><a id="l10208" name="l10208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ac27a9dc42c76846ae62f4c9e10ac2">10208</a></span><span class="preprocessor">#define TIM_SR_SBIF_Msk           (0x1UL &lt;&lt; TIM_SR_SBIF_Pos)                   </span></div>
<div class="line"><a id="l10209" name="l10209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">10209</a></span><span class="preprocessor">#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              </span></div>
<div class="line"><a id="l10210" name="l10210"></a><span class="lineno">10210</span><span class="preprocessor">#define TIM_SR_CC5IF_Pos          (16U)</span></div>
<div class="line"><a id="l10211" name="l10211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03cd6a0a4254e5b25bcd29ef3261f65">10211</a></span><span class="preprocessor">#define TIM_SR_CC5IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC5IF_Pos)                  </span></div>
<div class="line"><a id="l10212" name="l10212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">10212</a></span><span class="preprocessor">#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             </span></div>
<div class="line"><a id="l10213" name="l10213"></a><span class="lineno">10213</span><span class="preprocessor">#define TIM_SR_CC6IF_Pos          (17U)</span></div>
<div class="line"><a id="l10214" name="l10214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3081500be344dacdcb4dfc6e4f7c3a1">10214</a></span><span class="preprocessor">#define TIM_SR_CC6IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC6IF_Pos)                  </span></div>
<div class="line"><a id="l10215" name="l10215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">10215</a></span><span class="preprocessor">#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             </span></div>
<div class="line"><a id="l10216" name="l10216"></a><span class="lineno">10216</span><span class="preprocessor">#define TIM_SR_IDXF_Pos           (20U)</span></div>
<div class="line"><a id="l10217" name="l10217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8e33c1d0671ed738a587f64d063e081">10217</a></span><span class="preprocessor">#define TIM_SR_IDXF_Msk           (0x1UL &lt;&lt; TIM_SR_IDXF_Pos)                   </span></div>
<div class="line"><a id="l10218" name="l10218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">10218</a></span><span class="preprocessor">#define TIM_SR_IDXF               TIM_SR_IDXF_Msk                              </span></div>
<div class="line"><a id="l10219" name="l10219"></a><span class="lineno">10219</span><span class="preprocessor">#define TIM_SR_DIRF_Pos           (21U)</span></div>
<div class="line"><a id="l10220" name="l10220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d943c1ff3bb9357c2956b2bdfdef15">10220</a></span><span class="preprocessor">#define TIM_SR_DIRF_Msk           (0x1UL &lt;&lt; TIM_SR_DIRF_Pos)                   </span></div>
<div class="line"><a id="l10221" name="l10221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">10221</a></span><span class="preprocessor">#define TIM_SR_DIRF               TIM_SR_DIRF_Msk                              </span></div>
<div class="line"><a id="l10222" name="l10222"></a><span class="lineno">10222</span><span class="preprocessor">#define TIM_SR_IERRF_Pos          (22U)</span></div>
<div class="line"><a id="l10223" name="l10223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab725c678e27b2d239d651b73bc53fb5e">10223</a></span><span class="preprocessor">#define TIM_SR_IERRF_Msk          (0x1UL &lt;&lt; TIM_SR_IERRF_Pos)                  </span></div>
<div class="line"><a id="l10224" name="l10224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">10224</a></span><span class="preprocessor">#define TIM_SR_IERRF              TIM_SR_IERRF_Msk                             </span></div>
<div class="line"><a id="l10225" name="l10225"></a><span class="lineno">10225</span><span class="preprocessor">#define TIM_SR_TERRF_Pos          (23U)</span></div>
<div class="line"><a id="l10226" name="l10226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56ea87cf19de6863138675b7fd6ae869">10226</a></span><span class="preprocessor">#define TIM_SR_TERRF_Msk          (0x1UL &lt;&lt; TIM_SR_TERRF_Pos)                  </span></div>
<div class="line"><a id="l10227" name="l10227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">10227</a></span><span class="preprocessor">#define TIM_SR_TERRF              TIM_SR_TERRF_Msk                             </span></div>
<div class="line"><a id="l10229" name="l10229"></a><span class="lineno">10229</span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a id="l10230" name="l10230"></a><span class="lineno">10230</span><span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)</span></div>
<div class="line"><a id="l10231" name="l10231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">10231</a></span><span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                    </span></div>
<div class="line"><a id="l10232" name="l10232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">10232</a></span><span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a id="l10233" name="l10233"></a><span class="lineno">10233</span><span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)</span></div>
<div class="line"><a id="l10234" name="l10234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">10234</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                  </span></div>
<div class="line"><a id="l10235" name="l10235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">10235</a></span><span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a id="l10236" name="l10236"></a><span class="lineno">10236</span><span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)</span></div>
<div class="line"><a id="l10237" name="l10237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">10237</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                  </span></div>
<div class="line"><a id="l10238" name="l10238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">10238</a></span><span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a id="l10239" name="l10239"></a><span class="lineno">10239</span><span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)</span></div>
<div class="line"><a id="l10240" name="l10240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">10240</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                  </span></div>
<div class="line"><a id="l10241" name="l10241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">10241</a></span><span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a id="l10242" name="l10242"></a><span class="lineno">10242</span><span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)</span></div>
<div class="line"><a id="l10243" name="l10243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">10243</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                  </span></div>
<div class="line"><a id="l10244" name="l10244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">10244</a></span><span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a id="l10245" name="l10245"></a><span class="lineno">10245</span><span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)</span></div>
<div class="line"><a id="l10246" name="l10246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">10246</a></span><span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)                  </span></div>
<div class="line"><a id="l10247" name="l10247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">10247</a></span><span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div>
<div class="line"><a id="l10248" name="l10248"></a><span class="lineno">10248</span><span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)</span></div>
<div class="line"><a id="l10249" name="l10249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">10249</a></span><span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                    </span></div>
<div class="line"><a id="l10250" name="l10250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">10250</a></span><span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a id="l10251" name="l10251"></a><span class="lineno">10251</span><span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)</span></div>
<div class="line"><a id="l10252" name="l10252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">10252</a></span><span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1UL &lt;&lt; TIM_EGR_BG_Pos)                    </span></div>
<div class="line"><a id="l10253" name="l10253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">10253</a></span><span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div>
<div class="line"><a id="l10254" name="l10254"></a><span class="lineno">10254</span><span class="preprocessor">#define TIM_EGR_B2G_Pos           (8U)</span></div>
<div class="line"><a id="l10255" name="l10255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab679f7e61fd5fed9512b4f0bdd1a81a3">10255</a></span><span class="preprocessor">#define TIM_EGR_B2G_Msk           (0x1UL &lt;&lt; TIM_EGR_B2G_Pos)                   </span></div>
<div class="line"><a id="l10256" name="l10256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2">10256</a></span><span class="preprocessor">#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              </span></div>
<div class="line"><a id="l10259" name="l10259"></a><span class="lineno">10259</span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a id="l10260" name="l10260"></a><span class="lineno">10260</span><span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)</span></div>
<div class="line"><a id="l10261" name="l10261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">10261</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l10262" name="l10262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">10262</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a id="l10263" name="l10263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">10263</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l10264" name="l10264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">10264</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l10266" name="l10266"></a><span class="lineno">10266</span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)</span></div>
<div class="line"><a id="l10267" name="l10267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">10267</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)               </span></div>
<div class="line"><a id="l10268" name="l10268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">10268</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a id="l10269" name="l10269"></a><span class="lineno">10269</span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)</span></div>
<div class="line"><a id="l10270" name="l10270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">10270</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)               </span></div>
<div class="line"><a id="l10271" name="l10271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">10271</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a id="l10273" name="l10273"></a><span class="lineno">10273</span><span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)</span></div>
<div class="line"><a id="l10274" name="l10274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">10274</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10275" name="l10275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">10275</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a id="l10276" name="l10276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">10276</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x0001UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10277" name="l10277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">10277</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x0002UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10278" name="l10278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">10278</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x0004UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10279" name="l10279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">10279</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_3          (0x1000UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10281" name="l10281"></a><span class="lineno">10281</span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)</span></div>
<div class="line"><a id="l10282" name="l10282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">10282</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)               </span></div>
<div class="line"><a id="l10283" name="l10283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">10283</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a id="l10285" name="l10285"></a><span class="lineno">10285</span><span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)</span></div>
<div class="line"><a id="l10286" name="l10286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">10286</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l10287" name="l10287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">10287</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a id="l10288" name="l10288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">10288</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l10289" name="l10289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">10289</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l10291" name="l10291"></a><span class="lineno">10291</span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)</span></div>
<div class="line"><a id="l10292" name="l10292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">10292</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)               </span></div>
<div class="line"><a id="l10293" name="l10293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">10293</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a id="l10294" name="l10294"></a><span class="lineno">10294</span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)</span></div>
<div class="line"><a id="l10295" name="l10295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">10295</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)               </span></div>
<div class="line"><a id="l10296" name="l10296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">10296</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a id="l10298" name="l10298"></a><span class="lineno">10298</span><span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)</span></div>
<div class="line"><a id="l10299" name="l10299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">10299</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10300" name="l10300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">10300</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a id="l10301" name="l10301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">10301</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x0001UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10302" name="l10302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">10302</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x0002UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10303" name="l10303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">10303</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x0004UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10304" name="l10304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afde805ac7d80768b0e8a94133cc108">10304</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_3          (0x1000UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10306" name="l10306"></a><span class="lineno">10306</span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)</span></div>
<div class="line"><a id="l10307" name="l10307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">10307</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)               </span></div>
<div class="line"><a id="l10308" name="l10308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">10308</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a id="l10310" name="l10310"></a><span class="lineno">10310</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l10311" name="l10311"></a><span class="lineno">10311</span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)</span></div>
<div class="line"><a id="l10312" name="l10312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">10312</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l10313" name="l10313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">10313</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a id="l10314" name="l10314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">10314</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l10315" name="l10315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">10315</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l10317" name="l10317"></a><span class="lineno">10317</span><span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)</span></div>
<div class="line"><a id="l10318" name="l10318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">10318</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10319" name="l10319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">10319</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a id="l10320" name="l10320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">10320</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10321" name="l10321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">10321</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10322" name="l10322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">10322</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10323" name="l10323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">10323</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10325" name="l10325"></a><span class="lineno">10325</span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)</span></div>
<div class="line"><a id="l10326" name="l10326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">10326</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l10327" name="l10327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">10327</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a id="l10328" name="l10328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">10328</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l10329" name="l10329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">10329</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l10331" name="l10331"></a><span class="lineno">10331</span><span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)</span></div>
<div class="line"><a id="l10332" name="l10332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">10332</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10333" name="l10333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">10333</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a id="l10334" name="l10334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">10334</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10335" name="l10335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">10335</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10336" name="l10336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">10336</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10337" name="l10337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">10337</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10339" name="l10339"></a><span class="lineno">10339</span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a id="l10340" name="l10340"></a><span class="lineno">10340</span><span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)</span></div>
<div class="line"><a id="l10341" name="l10341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">10341</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l10342" name="l10342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">10342</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a id="l10343" name="l10343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">10343</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l10344" name="l10344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">10344</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l10346" name="l10346"></a><span class="lineno">10346</span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)</span></div>
<div class="line"><a id="l10347" name="l10347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">10347</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)               </span></div>
<div class="line"><a id="l10348" name="l10348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">10348</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a id="l10349" name="l10349"></a><span class="lineno">10349</span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)</span></div>
<div class="line"><a id="l10350" name="l10350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">10350</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)               </span></div>
<div class="line"><a id="l10351" name="l10351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">10351</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a id="l10353" name="l10353"></a><span class="lineno">10353</span><span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)</span></div>
<div class="line"><a id="l10354" name="l10354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">10354</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10355" name="l10355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">10355</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a id="l10356" name="l10356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">10356</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x0001UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10357" name="l10357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">10357</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x0002UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10358" name="l10358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">10358</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x0004UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10359" name="l10359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa715c5b88b33870f6f8763f6df5dab4e">10359</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_3          (0x1000UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10361" name="l10361"></a><span class="lineno">10361</span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)</span></div>
<div class="line"><a id="l10362" name="l10362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">10362</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)               </span></div>
<div class="line"><a id="l10363" name="l10363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">10363</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a id="l10365" name="l10365"></a><span class="lineno">10365</span><span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)</span></div>
<div class="line"><a id="l10366" name="l10366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">10366</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l10367" name="l10367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">10367</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a id="l10368" name="l10368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">10368</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l10369" name="l10369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">10369</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l10371" name="l10371"></a><span class="lineno">10371</span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)</span></div>
<div class="line"><a id="l10372" name="l10372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">10372</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)               </span></div>
<div class="line"><a id="l10373" name="l10373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">10373</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a id="l10374" name="l10374"></a><span class="lineno">10374</span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)</span></div>
<div class="line"><a id="l10375" name="l10375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">10375</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)               </span></div>
<div class="line"><a id="l10376" name="l10376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">10376</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a id="l10378" name="l10378"></a><span class="lineno">10378</span><span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)</span></div>
<div class="line"><a id="l10379" name="l10379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">10379</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10380" name="l10380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">10380</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a id="l10381" name="l10381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">10381</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x0001UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10382" name="l10382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">10382</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x0002UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10383" name="l10383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">10383</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x0004UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10384" name="l10384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00088921276b0185b802397e30e45f6">10384</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_3          (0x1000UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10386" name="l10386"></a><span class="lineno">10386</span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)</span></div>
<div class="line"><a id="l10387" name="l10387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">10387</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)               </span></div>
<div class="line"><a id="l10388" name="l10388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">10388</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a id="l10390" name="l10390"></a><span class="lineno">10390</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l10391" name="l10391"></a><span class="lineno">10391</span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)</span></div>
<div class="line"><a id="l10392" name="l10392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">10392</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l10393" name="l10393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">10393</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a id="l10394" name="l10394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">10394</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l10395" name="l10395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">10395</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l10397" name="l10397"></a><span class="lineno">10397</span><span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)</span></div>
<div class="line"><a id="l10398" name="l10398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">10398</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10399" name="l10399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">10399</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a id="l10400" name="l10400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">10400</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10401" name="l10401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">10401</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10402" name="l10402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">10402</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10403" name="l10403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">10403</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10405" name="l10405"></a><span class="lineno">10405</span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)</span></div>
<div class="line"><a id="l10406" name="l10406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">10406</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l10407" name="l10407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">10407</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a id="l10408" name="l10408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">10408</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l10409" name="l10409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">10409</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l10411" name="l10411"></a><span class="lineno">10411</span><span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)</span></div>
<div class="line"><a id="l10412" name="l10412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">10412</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10413" name="l10413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">10413</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a id="l10414" name="l10414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">10414</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10415" name="l10415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">10415</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10416" name="l10416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">10416</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10417" name="l10417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">10417</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10419" name="l10419"></a><span class="lineno">10419</span><span class="comment">/******************  Bit definition for TIM_CCMR3 register  *******************/</span></div>
<div class="line"><a id="l10420" name="l10420"></a><span class="lineno">10420</span><span class="preprocessor">#define TIM_CCMR3_OC5FE_Pos       (2U)</span></div>
<div class="line"><a id="l10421" name="l10421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41440b5b66b657da3b56d964d5c98e6b">10421</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5FE_Pos)               </span></div>
<div class="line"><a id="l10422" name="l10422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bfc494938e6bc6cecf58fe5200956a">10422</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          </span></div>
<div class="line"><a id="l10423" name="l10423"></a><span class="lineno">10423</span><span class="preprocessor">#define TIM_CCMR3_OC5PE_Pos       (3U)</span></div>
<div class="line"><a id="l10424" name="l10424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9d1be96a903e2317f0fc926e74f2e0">10424</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5PE_Pos)               </span></div>
<div class="line"><a id="l10425" name="l10425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efaf0e7c00e772ba4662978f4793666">10425</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          </span></div>
<div class="line"><a id="l10427" name="l10427"></a><span class="lineno">10427</span><span class="preprocessor">#define TIM_CCMR3_OC5M_Pos        (4U)</span></div>
<div class="line"><a id="l10428" name="l10428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114d6b40d2a93c67e6d6e8b3544aeac">10428</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10429" name="l10429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9288ac5e548cd27131a8178dbb439148">10429</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           </span></div>
<div class="line"><a id="l10430" name="l10430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97fd07a7ae92aa6a6b2566d91cbe32fb">10430</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10431" name="l10431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba30d9baa5e308b080bc7c0bc20b388">10431</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10432" name="l10432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc049a5a0b8a82af4416e64229e5a478">10432</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10433" name="l10433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf78cb1c998cc7cf37399aa471e338ab0">10433</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10435" name="l10435"></a><span class="lineno">10435</span><span class="preprocessor">#define TIM_CCMR3_OC5CE_Pos       (7U)</span></div>
<div class="line"><a id="l10436" name="l10436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a806bf0c14b4a19f160feb99409e41a">10436</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5CE_Pos)               </span></div>
<div class="line"><a id="l10437" name="l10437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9317192d013659f6d1708faeeda26922">10437</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          </span></div>
<div class="line"><a id="l10439" name="l10439"></a><span class="lineno">10439</span><span class="preprocessor">#define TIM_CCMR3_OC6FE_Pos       (10U)</span></div>
<div class="line"><a id="l10440" name="l10440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ba362e1f4bb4f6e1cc441d2c66c8de">10440</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6FE_Pos)               </span></div>
<div class="line"><a id="l10441" name="l10441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edb08af3da878d46153477508fbbbf8">10441</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          </span></div>
<div class="line"><a id="l10442" name="l10442"></a><span class="lineno">10442</span><span class="preprocessor">#define TIM_CCMR3_OC6PE_Pos       (11U)</span></div>
<div class="line"><a id="l10443" name="l10443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1634df85bbd21e3be7b5d09164d961">10443</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6PE_Pos)               </span></div>
<div class="line"><a id="l10444" name="l10444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421f1263c2900e4c952424d5cb062476">10444</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          </span></div>
<div class="line"><a id="l10446" name="l10446"></a><span class="lineno">10446</span><span class="preprocessor">#define TIM_CCMR3_OC6M_Pos        (12U)</span></div>
<div class="line"><a id="l10447" name="l10447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf8ce57a967a976fa5a23029743d3cf">10447</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10448" name="l10448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41403a6becee1f75d12757fb922559cb">10448</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           </span></div>
<div class="line"><a id="l10449" name="l10449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bec0b0b21d7f999ac1296bff0d065ca">10449</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10450" name="l10450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918d4cefba958f09580585eb55e0c253">10450</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10451" name="l10451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7faa4f85b1118969ec7f596ed986cb56">10451</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10452" name="l10452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0202c101a1709dbf736a349995e7d1">10452</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10454" name="l10454"></a><span class="lineno">10454</span><span class="preprocessor">#define TIM_CCMR3_OC6CE_Pos       (15U)</span></div>
<div class="line"><a id="l10455" name="l10455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43e090b350a0cf1c09071d94970f5f9">10455</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6CE_Pos)               </span></div>
<div class="line"><a id="l10456" name="l10456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d91bdb4d4c027143628767929f996b9">10456</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          </span></div>
<div class="line"><a id="l10458" name="l10458"></a><span class="lineno">10458</span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a id="l10459" name="l10459"></a><span class="lineno">10459</span><span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)</span></div>
<div class="line"><a id="l10460" name="l10460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">10460</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                 </span></div>
<div class="line"><a id="l10461" name="l10461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">10461</a></span><span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a id="l10462" name="l10462"></a><span class="lineno">10462</span><span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)</span></div>
<div class="line"><a id="l10463" name="l10463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">10463</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                 </span></div>
<div class="line"><a id="l10464" name="l10464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">10464</a></span><span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a id="l10465" name="l10465"></a><span class="lineno">10465</span><span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)</span></div>
<div class="line"><a id="l10466" name="l10466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">10466</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)                </span></div>
<div class="line"><a id="l10467" name="l10467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">10467</a></span><span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div>
<div class="line"><a id="l10468" name="l10468"></a><span class="lineno">10468</span><span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)</span></div>
<div class="line"><a id="l10469" name="l10469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">10469</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                </span></div>
<div class="line"><a id="l10470" name="l10470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">10470</a></span><span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a id="l10471" name="l10471"></a><span class="lineno">10471</span><span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)</span></div>
<div class="line"><a id="l10472" name="l10472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">10472</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                 </span></div>
<div class="line"><a id="l10473" name="l10473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">10473</a></span><span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a id="l10474" name="l10474"></a><span class="lineno">10474</span><span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)</span></div>
<div class="line"><a id="l10475" name="l10475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">10475</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                 </span></div>
<div class="line"><a id="l10476" name="l10476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">10476</a></span><span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a id="l10477" name="l10477"></a><span class="lineno">10477</span><span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)</span></div>
<div class="line"><a id="l10478" name="l10478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">10478</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)                </span></div>
<div class="line"><a id="l10479" name="l10479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">10479</a></span><span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div>
<div class="line"><a id="l10480" name="l10480"></a><span class="lineno">10480</span><span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)</span></div>
<div class="line"><a id="l10481" name="l10481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">10481</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                </span></div>
<div class="line"><a id="l10482" name="l10482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">10482</a></span><span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a id="l10483" name="l10483"></a><span class="lineno">10483</span><span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)</span></div>
<div class="line"><a id="l10484" name="l10484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">10484</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                 </span></div>
<div class="line"><a id="l10485" name="l10485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">10485</a></span><span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a id="l10486" name="l10486"></a><span class="lineno">10486</span><span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)</span></div>
<div class="line"><a id="l10487" name="l10487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">10487</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                 </span></div>
<div class="line"><a id="l10488" name="l10488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">10488</a></span><span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a id="l10489" name="l10489"></a><span class="lineno">10489</span><span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)</span></div>
<div class="line"><a id="l10490" name="l10490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">10490</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)                </span></div>
<div class="line"><a id="l10491" name="l10491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">10491</a></span><span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div>
<div class="line"><a id="l10492" name="l10492"></a><span class="lineno">10492</span><span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)</span></div>
<div class="line"><a id="l10493" name="l10493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">10493</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                </span></div>
<div class="line"><a id="l10494" name="l10494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">10494</a></span><span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a id="l10495" name="l10495"></a><span class="lineno">10495</span><span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)</span></div>
<div class="line"><a id="l10496" name="l10496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">10496</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                 </span></div>
<div class="line"><a id="l10497" name="l10497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">10497</a></span><span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a id="l10498" name="l10498"></a><span class="lineno">10498</span><span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)</span></div>
<div class="line"><a id="l10499" name="l10499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">10499</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                 </span></div>
<div class="line"><a id="l10500" name="l10500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">10500</a></span><span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a id="l10501" name="l10501"></a><span class="lineno">10501</span><span class="preprocessor">#define TIM_CCER_CC4NE_Pos        (14U)</span></div>
<div class="line"><a id="l10502" name="l10502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae25c6726320eec90886b075186c1c665">10502</a></span><span class="preprocessor">#define TIM_CCER_CC4NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NE_Pos)                </span></div>
<div class="line"><a id="l10503" name="l10503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga023b1cd835883b626422cc9f20cb69c0">10503</a></span><span class="preprocessor">#define TIM_CCER_CC4NE            TIM_CCER_CC4NE_Msk                           </span></div>
<div class="line"><a id="l10504" name="l10504"></a><span class="lineno">10504</span><span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)</span></div>
<div class="line"><a id="l10505" name="l10505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">10505</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                </span></div>
<div class="line"><a id="l10506" name="l10506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">10506</a></span><span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a id="l10507" name="l10507"></a><span class="lineno">10507</span><span class="preprocessor">#define TIM_CCER_CC5E_Pos         (16U)</span></div>
<div class="line"><a id="l10508" name="l10508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aabdb39bf8e7840ea4aa0a6a342650e">10508</a></span><span class="preprocessor">#define TIM_CCER_CC5E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5E_Pos)                 </span></div>
<div class="line"><a id="l10509" name="l10509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ee3a244dfa78f27f9e248f142defd0">10509</a></span><span class="preprocessor">#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            </span></div>
<div class="line"><a id="l10510" name="l10510"></a><span class="lineno">10510</span><span class="preprocessor">#define TIM_CCER_CC5P_Pos         (17U)</span></div>
<div class="line"><a id="l10511" name="l10511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb78c4138706b523ac3a879782702c7">10511</a></span><span class="preprocessor">#define TIM_CCER_CC5P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5P_Pos)                 </span></div>
<div class="line"><a id="l10512" name="l10512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016">10512</a></span><span class="preprocessor">#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            </span></div>
<div class="line"><a id="l10513" name="l10513"></a><span class="lineno">10513</span><span class="preprocessor">#define TIM_CCER_CC6E_Pos         (20U)</span></div>
<div class="line"><a id="l10514" name="l10514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef4ea79463170df9a037e2582631e03">10514</a></span><span class="preprocessor">#define TIM_CCER_CC6E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6E_Pos)                 </span></div>
<div class="line"><a id="l10515" name="l10515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325a9db5038e4031b332099f9a0c990d">10515</a></span><span class="preprocessor">#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            </span></div>
<div class="line"><a id="l10516" name="l10516"></a><span class="lineno">10516</span><span class="preprocessor">#define TIM_CCER_CC6P_Pos         (21U)</span></div>
<div class="line"><a id="l10517" name="l10517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ce2c07d9587bf60ca858a9d14b555c">10517</a></span><span class="preprocessor">#define TIM_CCER_CC6P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6P_Pos)                 </span></div>
<div class="line"><a id="l10518" name="l10518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80cc5355d63f2bcf28a31921e2a165e7">10518</a></span><span class="preprocessor">#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            </span></div>
<div class="line"><a id="l10520" name="l10520"></a><span class="lineno">10520</span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a id="l10521" name="l10521"></a><span class="lineno">10521</span><span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l10522" name="l10522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">10522</a></span><span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)            </span></div>
<div class="line"><a id="l10523" name="l10523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">10523</a></span><span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div>
<div class="line"><a id="l10524" name="l10524"></a><span class="lineno">10524</span><span class="preprocessor">#define TIM_CNT_UIFCPY_Pos        (31U)</span></div>
<div class="line"><a id="l10525" name="l10525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31400d488e545a45eba6e90e0958c069">10525</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY_Msk        (0x1UL &lt;&lt; TIM_CNT_UIFCPY_Pos)                </span></div>
<div class="line"><a id="l10526" name="l10526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">10526</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           </span></div>
<div class="line"><a id="l10528" name="l10528"></a><span class="lineno">10528</span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a id="l10529" name="l10529"></a><span class="lineno">10529</span><span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l10530" name="l10530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">10530</a></span><span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                </span></div>
<div class="line"><a id="l10531" name="l10531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">10531</a></span><span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a id="l10533" name="l10533"></a><span class="lineno">10533</span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a id="l10534" name="l10534"></a><span class="lineno">10534</span><span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l10535" name="l10535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">10535</a></span><span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)            </span></div>
<div class="line"><a id="l10536" name="l10536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">10536</a></span><span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a id="l10538" name="l10538"></a><span class="lineno">10538</span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a id="l10539" name="l10539"></a><span class="lineno">10539</span><span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)</span></div>
<div class="line"><a id="l10540" name="l10540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">10540</a></span><span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFFFUL &lt;&lt; TIM_RCR_REP_Pos)                </span></div>
<div class="line"><a id="l10541" name="l10541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">10541</a></span><span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div>
<div class="line"><a id="l10543" name="l10543"></a><span class="lineno">10543</span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a id="l10544" name="l10544"></a><span class="lineno">10544</span><span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)</span></div>
<div class="line"><a id="l10545" name="l10545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">10545</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)              </span></div>
<div class="line"><a id="l10546" name="l10546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">10546</a></span><span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a id="l10548" name="l10548"></a><span class="lineno">10548</span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a id="l10549" name="l10549"></a><span class="lineno">10549</span><span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)</span></div>
<div class="line"><a id="l10550" name="l10550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">10550</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)              </span></div>
<div class="line"><a id="l10551" name="l10551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">10551</a></span><span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a id="l10553" name="l10553"></a><span class="lineno">10553</span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a id="l10554" name="l10554"></a><span class="lineno">10554</span><span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)</span></div>
<div class="line"><a id="l10555" name="l10555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">10555</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)              </span></div>
<div class="line"><a id="l10556" name="l10556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">10556</a></span><span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a id="l10558" name="l10558"></a><span class="lineno">10558</span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a id="l10559" name="l10559"></a><span class="lineno">10559</span><span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)</span></div>
<div class="line"><a id="l10560" name="l10560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">10560</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)              </span></div>
<div class="line"><a id="l10561" name="l10561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">10561</a></span><span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a id="l10563" name="l10563"></a><span class="lineno">10563</span><span class="comment">/*******************  Bit definition for TIM_CCR5 register  *******************/</span></div>
<div class="line"><a id="l10564" name="l10564"></a><span class="lineno">10564</span><span class="preprocessor">#define TIM_CCR5_CCR5_Pos         (0U)</span></div>
<div class="line"><a id="l10565" name="l10565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f5145f8b7d32afc9558b07c0dc5e4a">10565</a></span><span class="preprocessor">#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_CCR5_CCR5_Pos)          </span></div>
<div class="line"><a id="l10566" name="l10566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">10566</a></span><span class="preprocessor">#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            </span></div>
<div class="line"><a id="l10567" name="l10567"></a><span class="lineno">10567</span><span class="preprocessor">#define TIM_CCR5_GC5C1_Pos        (29U)</span></div>
<div class="line"><a id="l10568" name="l10568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7707fe708a5d704159008c77655f7b">10568</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C1_Pos)                </span></div>
<div class="line"><a id="l10569" name="l10569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">10569</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           </span></div>
<div class="line"><a id="l10570" name="l10570"></a><span class="lineno">10570</span><span class="preprocessor">#define TIM_CCR5_GC5C2_Pos        (30U)</span></div>
<div class="line"><a id="l10571" name="l10571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b6fd57d6e5600ce69a758e54ffdb98">10571</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C2_Pos)                </span></div>
<div class="line"><a id="l10572" name="l10572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">10572</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           </span></div>
<div class="line"><a id="l10573" name="l10573"></a><span class="lineno">10573</span><span class="preprocessor">#define TIM_CCR5_GC5C3_Pos        (31U)</span></div>
<div class="line"><a id="l10574" name="l10574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea9e79e0528eefb3b45918774246531">10574</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C3_Pos)                </span></div>
<div class="line"><a id="l10575" name="l10575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">10575</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           </span></div>
<div class="line"><a id="l10577" name="l10577"></a><span class="lineno">10577</span><span class="comment">/*******************  Bit definition for TIM_CCR6 register  *******************/</span></div>
<div class="line"><a id="l10578" name="l10578"></a><span class="lineno">10578</span><span class="preprocessor">#define TIM_CCR6_CCR6_Pos         (0U)</span></div>
<div class="line"><a id="l10579" name="l10579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf3f84efc6a97c06036734752c90b890">10579</a></span><span class="preprocessor">#define TIM_CCR6_CCR6_Msk         (0xFFFFUL &lt;&lt; TIM_CCR6_CCR6_Pos)              </span></div>
<div class="line"><a id="l10580" name="l10580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac811f82d51257abd39a3ade0b7e2d990">10580</a></span><span class="preprocessor">#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            </span></div>
<div class="line"><a id="l10582" name="l10582"></a><span class="lineno">10582</span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a id="l10583" name="l10583"></a><span class="lineno">10583</span><span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)</span></div>
<div class="line"><a id="l10584" name="l10584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">10584</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10585" name="l10585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">10585</a></span><span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div>
<div class="line"><a id="l10586" name="l10586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">10586</a></span><span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10587" name="l10587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">10587</a></span><span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10588" name="l10588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">10588</a></span><span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10589" name="l10589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">10589</a></span><span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10590" name="l10590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">10590</a></span><span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10591" name="l10591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">10591</a></span><span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10592" name="l10592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">10592</a></span><span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10593" name="l10593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">10593</a></span><span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10595" name="l10595"></a><span class="lineno">10595</span><span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)</span></div>
<div class="line"><a id="l10596" name="l10596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">10596</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l10597" name="l10597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">10597</a></span><span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div>
<div class="line"><a id="l10598" name="l10598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">10598</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l10599" name="l10599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">10599</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l10601" name="l10601"></a><span class="lineno">10601</span><span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)</span></div>
<div class="line"><a id="l10602" name="l10602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">10602</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)                 </span></div>
<div class="line"><a id="l10603" name="l10603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">10603</a></span><span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div>
<div class="line"><a id="l10604" name="l10604"></a><span class="lineno">10604</span><span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)</span></div>
<div class="line"><a id="l10605" name="l10605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">10605</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)                 </span></div>
<div class="line"><a id="l10606" name="l10606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">10606</a></span><span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div>
<div class="line"><a id="l10607" name="l10607"></a><span class="lineno">10607</span><span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)</span></div>
<div class="line"><a id="l10608" name="l10608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">10608</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)                  </span></div>
<div class="line"><a id="l10609" name="l10609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">10609</a></span><span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div>
<div class="line"><a id="l10610" name="l10610"></a><span class="lineno">10610</span><span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)</span></div>
<div class="line"><a id="l10611" name="l10611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">10611</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)                  </span></div>
<div class="line"><a id="l10612" name="l10612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">10612</a></span><span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div>
<div class="line"><a id="l10613" name="l10613"></a><span class="lineno">10613</span><span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)</span></div>
<div class="line"><a id="l10614" name="l10614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">10614</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)                  </span></div>
<div class="line"><a id="l10615" name="l10615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">10615</a></span><span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div>
<div class="line"><a id="l10616" name="l10616"></a><span class="lineno">10616</span><span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)</span></div>
<div class="line"><a id="l10617" name="l10617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">10617</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)                  </span></div>
<div class="line"><a id="l10618" name="l10618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">10618</a></span><span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div>
<div class="line"><a id="l10620" name="l10620"></a><span class="lineno">10620</span><span class="preprocessor">#define TIM_BDTR_BKF_Pos          (16U)</span></div>
<div class="line"><a id="l10621" name="l10621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7d2ec92bc1d9f2380f35ec05f17b4">10621</a></span><span class="preprocessor">#define TIM_BDTR_BKF_Msk          (0xFUL &lt;&lt; TIM_BDTR_BKF_Pos)                  </span></div>
<div class="line"><a id="l10622" name="l10622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">10622</a></span><span class="preprocessor">#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             </span></div>
<div class="line"><a id="l10623" name="l10623"></a><span class="lineno">10623</span><span class="preprocessor">#define TIM_BDTR_BK2F_Pos         (20U)</span></div>
<div class="line"><a id="l10624" name="l10624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5227d19ecfa2559de4271672ed8c3e75">10624</a></span><span class="preprocessor">#define TIM_BDTR_BK2F_Msk         (0xFUL &lt;&lt; TIM_BDTR_BK2F_Pos)                 </span></div>
<div class="line"><a id="l10625" name="l10625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">10625</a></span><span class="preprocessor">#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            </span></div>
<div class="line"><a id="l10627" name="l10627"></a><span class="lineno">10627</span><span class="preprocessor">#define TIM_BDTR_BK2E_Pos         (24U)</span></div>
<div class="line"><a id="l10628" name="l10628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910d00d0c755277ce1f85e74cdd2ef93">10628</a></span><span class="preprocessor">#define TIM_BDTR_BK2E_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2E_Pos)                 </span></div>
<div class="line"><a id="l10629" name="l10629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">10629</a></span><span class="preprocessor">#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            </span></div>
<div class="line"><a id="l10630" name="l10630"></a><span class="lineno">10630</span><span class="preprocessor">#define TIM_BDTR_BK2P_Pos         (25U)</span></div>
<div class="line"><a id="l10631" name="l10631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1760db2566652821d0c0853b898049">10631</a></span><span class="preprocessor">#define TIM_BDTR_BK2P_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2P_Pos)                 </span></div>
<div class="line"><a id="l10632" name="l10632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">10632</a></span><span class="preprocessor">#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            </span></div>
<div class="line"><a id="l10634" name="l10634"></a><span class="lineno">10634</span><span class="preprocessor">#define TIM_BDTR_BKDSRM_Pos       (26U)</span></div>
<div class="line"><a id="l10635" name="l10635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b6f0983b98efad36bba7aa5868f5df">10635</a></span><span class="preprocessor">#define TIM_BDTR_BKDSRM_Msk       (0x1UL &lt;&lt; TIM_BDTR_BKDSRM_Pos)               </span></div>
<div class="line"><a id="l10636" name="l10636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed336e59081fe830617f97dcb71678b">10636</a></span><span class="preprocessor">#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          </span></div>
<div class="line"><a id="l10637" name="l10637"></a><span class="lineno">10637</span><span class="preprocessor">#define TIM_BDTR_BK2DSRM_Pos      (27U)</span></div>
<div class="line"><a id="l10638" name="l10638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978f2466e3874ec0b0a0eafeb8b05620">10638</a></span><span class="preprocessor">#define TIM_BDTR_BK2DSRM_Msk      (0x1UL &lt;&lt; TIM_BDTR_BK2DSRM_Pos)              </span></div>
<div class="line"><a id="l10639" name="l10639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga759883f669298c750d8dbf3d2fd2fab2">10639</a></span><span class="preprocessor">#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         </span></div>
<div class="line"><a id="l10641" name="l10641"></a><span class="lineno">10641</span><span class="preprocessor">#define TIM_BDTR_BKBID_Pos        (28U)</span></div>
<div class="line"><a id="l10642" name="l10642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1bf3263a1093fd5fc7d64532ef5d46">10642</a></span><span class="preprocessor">#define TIM_BDTR_BKBID_Msk        (0x1UL &lt;&lt; TIM_BDTR_BKBID_Pos)                </span></div>
<div class="line"><a id="l10643" name="l10643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c65231de95b67cb2d115064ab57f60">10643</a></span><span class="preprocessor">#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           </span></div>
<div class="line"><a id="l10644" name="l10644"></a><span class="lineno">10644</span><span class="preprocessor">#define TIM_BDTR_BK2BID_Pos       (29U)</span></div>
<div class="line"><a id="l10645" name="l10645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72088db15cb4b988545ebadb85bf2">10645</a></span><span class="preprocessor">#define TIM_BDTR_BK2BID_Msk       (0x1UL &lt;&lt; TIM_BDTR_BK2BID_Pos)               </span></div>
<div class="line"><a id="l10646" name="l10646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c8126b8cc13f3338b59f1e91202d43">10646</a></span><span class="preprocessor">#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          </span></div>
<div class="line"><a id="l10648" name="l10648"></a><span class="lineno">10648</span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a id="l10649" name="l10649"></a><span class="lineno">10649</span><span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)</span></div>
<div class="line"><a id="l10650" name="l10650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">10650</a></span><span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10651" name="l10651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">10651</a></span><span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a id="l10652" name="l10652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">10652</a></span><span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10653" name="l10653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">10653</a></span><span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10654" name="l10654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">10654</a></span><span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10655" name="l10655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">10655</a></span><span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10656" name="l10656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">10656</a></span><span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10658" name="l10658"></a><span class="lineno">10658</span><span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)</span></div>
<div class="line"><a id="l10659" name="l10659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">10659</a></span><span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10660" name="l10660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">10660</a></span><span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a id="l10661" name="l10661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">10661</a></span><span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10662" name="l10662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">10662</a></span><span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10663" name="l10663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">10663</a></span><span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10664" name="l10664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">10664</a></span><span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10665" name="l10665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">10665</a></span><span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10667" name="l10667"></a><span class="lineno">10667</span><span class="comment">/*******************  Bit definition for TIM1_AF1 register  *******************/</span></div>
<div class="line"><a id="l10668" name="l10668"></a><span class="lineno">10668</span><span class="preprocessor">#define TIM1_AF1_BKINE_Pos        (0U)</span></div>
<div class="line"><a id="l10669" name="l10669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ee0049b8df69119f14139645af6b35">10669</a></span><span class="preprocessor">#define TIM1_AF1_BKINE_Msk        (0x1UL &lt;&lt; TIM1_AF1_BKINE_Pos)                </span></div>
<div class="line"><a id="l10670" name="l10670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf57bc819e4bbae6a1a797ee450ca47b">10670</a></span><span class="preprocessor">#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           </span></div>
<div class="line"><a id="l10671" name="l10671"></a><span class="lineno">10671</span><span class="preprocessor">#define TIM1_AF1_BKCMP1E_Pos      (1U)</span></div>
<div class="line"><a id="l10672" name="l10672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5471d0e33d3064325df00e364c56a88b">10672</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1E_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP1E_Pos)              </span></div>
<div class="line"><a id="l10673" name="l10673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6399c9c24e9b6e1ff6cabd1592143668">10673</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         </span></div>
<div class="line"><a id="l10674" name="l10674"></a><span class="lineno">10674</span><span class="preprocessor">#define TIM1_AF1_BKCMP2E_Pos      (2U)</span></div>
<div class="line"><a id="l10675" name="l10675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93fc7d19d888dda408c14a6475e2076f">10675</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2E_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP2E_Pos)              </span></div>
<div class="line"><a id="l10676" name="l10676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f736982f07370994aef89395917cea8">10676</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         </span></div>
<div class="line"><a id="l10677" name="l10677"></a><span class="lineno">10677</span><span class="preprocessor">#define TIM1_AF1_BKCMP3E_Pos      (3U)</span></div>
<div class="line"><a id="l10678" name="l10678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1ebfed1a98db346e5cbb5b2e125c8d">10678</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP3E_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP3E_Pos)              </span></div>
<div class="line"><a id="l10679" name="l10679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaf4a1b60b2d5613a689cc1a61846f1e">10679</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP3E          TIM1_AF1_BKCMP3E_Msk                         </span></div>
<div class="line"><a id="l10680" name="l10680"></a><span class="lineno">10680</span><span class="preprocessor">#define TIM1_AF1_BKCMP4E_Pos      (4U)</span></div>
<div class="line"><a id="l10681" name="l10681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e2e8b6b25cec3a1666cde20f15828a">10681</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP4E_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP4E_Pos)              </span></div>
<div class="line"><a id="l10682" name="l10682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1430b2ed9d337895b5be21eccffe992f">10682</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP4E          TIM1_AF1_BKCMP4E_Msk                         </span></div>
<div class="line"><a id="l10683" name="l10683"></a><span class="lineno">10683</span><span class="preprocessor">#define TIM1_AF1_BKINP_Pos        (9U)</span></div>
<div class="line"><a id="l10684" name="l10684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f3e5646d07373a18e2fd4d25a30f50">10684</a></span><span class="preprocessor">#define TIM1_AF1_BKINP_Msk        (0x1UL &lt;&lt; TIM1_AF1_BKINP_Pos)                </span></div>
<div class="line"><a id="l10685" name="l10685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a36ab915b60400a91c98ee58954b58">10685</a></span><span class="preprocessor">#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           </span></div>
<div class="line"><a id="l10686" name="l10686"></a><span class="lineno">10686</span><span class="preprocessor">#define TIM1_AF1_BKCMP1P_Pos      (10U)</span></div>
<div class="line"><a id="l10687" name="l10687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf777667ea69156bf65616087e1739a4">10687</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1P_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP1P_Pos)              </span></div>
<div class="line"><a id="l10688" name="l10688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga075fca200013e9d58737dab7e829fdbf">10688</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         </span></div>
<div class="line"><a id="l10689" name="l10689"></a><span class="lineno">10689</span><span class="preprocessor">#define TIM1_AF1_BKCMP2P_Pos      (11U)</span></div>
<div class="line"><a id="l10690" name="l10690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619dfd825321a33aa414de0a255cd31e">10690</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2P_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP2P_Pos)              </span></div>
<div class="line"><a id="l10691" name="l10691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa4b524885c20bf3e4c796383e2c917">10691</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         </span></div>
<div class="line"><a id="l10692" name="l10692"></a><span class="lineno">10692</span><span class="preprocessor">#define TIM1_AF1_BKCMP3P_Pos      (12U)</span></div>
<div class="line"><a id="l10693" name="l10693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f0fa87a297bfb0f735ea9176887336a">10693</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP3P_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP3P_Pos)              </span></div>
<div class="line"><a id="l10694" name="l10694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bcf62a606dc39bde9626e9edd8ea131">10694</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP3P          TIM1_AF1_BKCMP3P_Msk                         </span></div>
<div class="line"><a id="l10695" name="l10695"></a><span class="lineno">10695</span><span class="preprocessor">#define TIM1_AF1_BKCMP4P_Pos      (13U)</span></div>
<div class="line"><a id="l10696" name="l10696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafda29b36f86af8e26a5d7bd9ca735804">10696</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP4P_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP4P_Pos)              </span></div>
<div class="line"><a id="l10697" name="l10697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348e3a80ce884215a5ad6bfd67d224c">10697</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP4P          TIM1_AF1_BKCMP4P_Msk                         </span></div>
<div class="line"><a id="l10698" name="l10698"></a><span class="lineno">10698</span><span class="preprocessor">#define TIM1_AF1_ETRSEL_Pos       (14U)</span></div>
<div class="line"><a id="l10699" name="l10699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8a9f934b4338484cb0260dc2944dba">10699</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_Msk       (0xFUL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10700" name="l10700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c1167c4290d2312a3f3500cc514f2f">10700</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          </span></div>
<div class="line"><a id="l10701" name="l10701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">10701</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_0         (0x1UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10702" name="l10702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">10702</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_1         (0x2UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10703" name="l10703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">10703</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_2         (0x4UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10704" name="l10704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">10704</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_3         (0x8UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10706" name="l10706"></a><span class="lineno">10706</span><span class="comment">/*******************  Bit definition for TIM1_AF2 register  *********************/</span></div>
<div class="line"><a id="l10707" name="l10707"></a><span class="lineno">10707</span><span class="preprocessor">#define TIM1_AF2_BK2INE_Pos        (0U)</span></div>
<div class="line"><a id="l10708" name="l10708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182745436a70d9bdc070c70d617b9397">10708</a></span><span class="preprocessor">#define TIM1_AF2_BK2INE_Msk        (0x1UL &lt;&lt; TIM1_AF2_BK2INE_Pos)                </span></div>
<div class="line"><a id="l10709" name="l10709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17600cf5d71dd85e964f69fd1242f4fc">10709</a></span><span class="preprocessor">#define TIM1_AF2_BK2INE            TIM1_AF2_BK2INE_Msk                           </span></div>
<div class="line"><a id="l10710" name="l10710"></a><span class="lineno">10710</span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E_Pos      (1U)</span></div>
<div class="line"><a id="l10711" name="l10711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3088620df5c506be8bddc9c59ea85808">10711</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E_Msk      (0x1UL &lt;&lt; TIM1_AF2_BK2CMP1E_Pos)              </span></div>
<div class="line"><a id="l10712" name="l10712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab34af298b16e0ee8725bb15117fcde16">10712</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E          TIM1_AF2_BK2CMP1E_Msk                         </span></div>
<div class="line"><a id="l10713" name="l10713"></a><span class="lineno">10713</span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E_Pos      (2U)</span></div>
<div class="line"><a id="l10714" name="l10714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d68660be2bf13088befdec7812b2cad">10714</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E_Msk      (0x1UL &lt;&lt; TIM1_AF2_BK2CMP2E_Pos)              </span></div>
<div class="line"><a id="l10715" name="l10715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3db5b472095c6cb069628f0906d89e">10715</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E          TIM1_AF2_BK2CMP2E_Msk                         </span></div>
<div class="line"><a id="l10716" name="l10716"></a><span class="lineno">10716</span><span class="preprocessor">#define TIM1_AF2_BK2CMP3E_Pos      (3U)</span></div>
<div class="line"><a id="l10717" name="l10717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6ae4bcd4f48d84feb45f862c2401b9">10717</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP3E_Msk      (0x1UL &lt;&lt; TIM1_AF2_BK2CMP3E_Pos)              </span></div>
<div class="line"><a id="l10718" name="l10718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47337aef216cb5622a7efb92a20be726">10718</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP3E          TIM1_AF2_BK2CMP3E_Msk                         </span></div>
<div class="line"><a id="l10719" name="l10719"></a><span class="lineno">10719</span><span class="preprocessor">#define TIM1_AF2_BK2CMP4E_Pos      (4U)</span></div>
<div class="line"><a id="l10720" name="l10720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d7e84c1cbbe214e5981877bd340f86">10720</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP4E_Msk      (0x1UL &lt;&lt; TIM1_AF2_BK2CMP4E_Pos)              </span></div>
<div class="line"><a id="l10721" name="l10721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79bea2b6a69936ba88c8189901e00310">10721</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP4E          TIM1_AF2_BK2CMP4E_Msk                         </span></div>
<div class="line"><a id="l10722" name="l10722"></a><span class="lineno">10722</span><span class="preprocessor">#define TIM1_AF2_BK2INP_Pos        (9U)</span></div>
<div class="line"><a id="l10723" name="l10723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c16d5098cc269a12ee29ca98e19a952">10723</a></span><span class="preprocessor">#define TIM1_AF2_BK2INP_Msk        (0x1UL &lt;&lt; TIM1_AF2_BK2INP_Pos)                </span></div>
<div class="line"><a id="l10724" name="l10724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7b34a4506a128eea0c4a6e1adb76fc">10724</a></span><span class="preprocessor">#define TIM1_AF2_BK2INP            TIM1_AF2_BK2INP_Msk                           </span></div>
<div class="line"><a id="l10725" name="l10725"></a><span class="lineno">10725</span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P_Pos      (10U)</span></div>
<div class="line"><a id="l10726" name="l10726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73201b6468785d4d7b1bfae8410fe0a5">10726</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P_Msk      (0x1UL &lt;&lt; TIM1_AF2_BK2CMP1P_Pos)              </span></div>
<div class="line"><a id="l10727" name="l10727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c63826c16a444589bde2347eb50d91">10727</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P          TIM1_AF2_BK2CMP1P_Msk                         </span></div>
<div class="line"><a id="l10728" name="l10728"></a><span class="lineno">10728</span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P_Pos      (11U)</span></div>
<div class="line"><a id="l10729" name="l10729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a421ad91cc7d458b4b2c0bab2df5014">10729</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P_Msk      (0x1UL &lt;&lt; TIM1_AF2_BK2CMP2P_Pos)              </span></div>
<div class="line"><a id="l10730" name="l10730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6612065423ecb49ccbadd6df73f4f543">10730</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P          TIM1_AF2_BK2CMP2P_Msk                         </span></div>
<div class="line"><a id="l10731" name="l10731"></a><span class="lineno">10731</span><span class="preprocessor">#define TIM1_AF2_BK2CMP3P_Pos      (12U)</span></div>
<div class="line"><a id="l10732" name="l10732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f7c2aa5a8053c1c215b9835e05846c">10732</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP3P_Msk      (0x1UL &lt;&lt; TIM1_AF2_BK2CMP3P_Pos)              </span></div>
<div class="line"><a id="l10733" name="l10733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0410e9e245b96f25958b6b292f015974">10733</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP3P          TIM1_AF2_BK2CMP3P_Msk                         </span></div>
<div class="line"><a id="l10734" name="l10734"></a><span class="lineno">10734</span><span class="preprocessor">#define TIM1_AF2_BK2CMP4P_Pos      (13U)</span></div>
<div class="line"><a id="l10735" name="l10735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52092f7a3644fc07a343831b2bff04a6">10735</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP4P_Msk      (0x1UL &lt;&lt; TIM1_AF2_BK2CMP4P_Pos)              </span></div>
<div class="line"><a id="l10736" name="l10736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa26073aa9e037754c0746cf550291484">10736</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP4P          TIM1_AF2_BK2CMP4P_Msk                         </span></div>
<div class="line"><a id="l10737" name="l10737"></a><span class="lineno">10737</span><span class="preprocessor">#define TIM1_AF2_OCRSEL_Pos        (16U)</span></div>
<div class="line"><a id="l10738" name="l10738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab71531005595d5a615d3c86de454f238">10738</a></span><span class="preprocessor">#define TIM1_AF2_OCRSEL_Msk        (0x7UL &lt;&lt; TIM1_AF2_OCRSEL_Pos)                </span></div>
<div class="line"><a id="l10739" name="l10739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb1198b575c7b91ec696f449bb7ba5f">10739</a></span><span class="preprocessor">#define TIM1_AF2_OCRSEL            TIM1_AF2_OCRSEL_Msk                           </span></div>
<div class="line"><a id="l10740" name="l10740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c62ca2909442e1ff8a387f02e7dd63">10740</a></span><span class="preprocessor">#define TIM1_AF2_OCRSEL_0         (0x1UL &lt;&lt; TIM1_AF2_OCRSEL_Pos)                 </span></div>
<div class="line"><a id="l10741" name="l10741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a3bf7d695fcdbbe816687c5d888c71">10741</a></span><span class="preprocessor">#define TIM1_AF2_OCRSEL_1         (0x2UL &lt;&lt; TIM1_AF2_OCRSEL_Pos)                 </span></div>
<div class="line"><a id="l10742" name="l10742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9677c9b6b66397d75b8571c18b6f377e">10742</a></span><span class="preprocessor">#define TIM1_AF2_OCRSEL_2         (0x4UL &lt;&lt; TIM1_AF2_OCRSEL_Pos)                 </span></div>
<div class="line"><a id="l10744" name="l10744"></a><span class="lineno">10744</span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span></div>
<div class="line"><a id="l10745" name="l10745"></a><span class="lineno">10745</span><span class="preprocessor">#define TIM_OR_HSE32EN_Pos       (0U)</span></div>
<div class="line"><a id="l10746" name="l10746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84e44dcb0094206a9e77f7d61fcc0ec">10746</a></span><span class="preprocessor">#define TIM_OR_HSE32EN_Msk       (0x1UL &lt;&lt; TIM_OR_HSE32EN_Pos)                  </span></div>
<div class="line"><a id="l10747" name="l10747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">10747</a></span><span class="preprocessor">#define TIM_OR_HSE32EN           TIM_OR_HSE32EN_Msk                             </span></div>
<div class="line"><a id="l10749" name="l10749"></a><span class="lineno">10749</span><span class="comment">/*******************  Bit definition for TIM_TISEL register  *********************/</span></div>
<div class="line"><a id="l10750" name="l10750"></a><span class="lineno">10750</span><span class="preprocessor">#define TIM_TISEL_TI1SEL_Pos      (0U)</span></div>
<div class="line"><a id="l10751" name="l10751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8915cb47ed508fdb2f101592ba95d0c4">10751</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_Msk      (0xFUL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l10752" name="l10752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5168e7f269c569c733b656bb86b5c3a5">10752</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         </span></div>
<div class="line"><a id="l10753" name="l10753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">10753</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_0        (0x1UL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l10754" name="l10754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">10754</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_1        (0x2UL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l10755" name="l10755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">10755</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_2        (0x4UL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l10756" name="l10756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf087e796eda8039e10ddd819886d7bb5">10756</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_3        (0x8UL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l10758" name="l10758"></a><span class="lineno">10758</span><span class="preprocessor">#define TIM_TISEL_TI2SEL_Pos      (8U)</span></div>
<div class="line"><a id="l10759" name="l10759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2444901e35b58b44e93e8d5becbe41a9">10759</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_Msk      (0xFUL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l10760" name="l10760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4d8ae0f229b42960fe34be62a3b499">10760</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         </span></div>
<div class="line"><a id="l10761" name="l10761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">10761</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_0        (0x1UL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l10762" name="l10762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">10762</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_1        (0x2UL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l10763" name="l10763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">10763</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_2        (0x4UL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l10764" name="l10764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bfe7ca7dfeccdf669b10d9f38a2cc3">10764</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_3        (0x8UL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l10766" name="l10766"></a><span class="lineno">10766</span><span class="preprocessor">#define TIM_TISEL_TI3SEL_Pos      (16U)</span></div>
<div class="line"><a id="l10767" name="l10767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c7691289fe369fe66cdfc88269f610">10767</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_Msk      (0xFUL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l10768" name="l10768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1">10768</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         </span></div>
<div class="line"><a id="l10769" name="l10769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590">10769</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_0        (0x1UL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l10770" name="l10770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8efb1835c07ece431e7dd9983babf23">10770</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_1        (0x2UL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l10771" name="l10771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90b4e8f53137929ce486beea98d834a6">10771</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_2        (0x4UL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l10772" name="l10772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bde81d7c849f05ad8b03baa22929e4">10772</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_3        (0x8UL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l10774" name="l10774"></a><span class="lineno">10774</span><span class="preprocessor">#define TIM_TISEL_TI4SEL_Pos      (24U)</span></div>
<div class="line"><a id="l10775" name="l10775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc54315dda6bd85b7b3c378f2279a89">10775</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_Msk      (0xFUL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l10776" name="l10776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595">10776</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         </span></div>
<div class="line"><a id="l10777" name="l10777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">10777</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_0        (0x1UL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l10778" name="l10778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">10778</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_1        (0x2UL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l10779" name="l10779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad079354984d07effaacf2ab3a27d92db">10779</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_2        (0x4UL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l10780" name="l10780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0300181c25de2b9790eeb4fe0976cb52">10780</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_3        (0x8UL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l10782" name="l10782"></a><span class="lineno">10782</span><span class="comment">/*******************  Bit definition for TIM_DTR2 register  *********************/</span></div>
<div class="line"><a id="l10783" name="l10783"></a><span class="lineno">10783</span><span class="preprocessor">#define TIM_DTR2_DTGF_Pos      (0U)</span></div>
<div class="line"><a id="l10784" name="l10784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141dd090b981d04e54d505c25e7c8e6c">10784</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_Msk      (0xFFUL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10785" name="l10785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">10785</a></span><span class="preprocessor">#define TIM_DTR2_DTGF          TIM_DTR2_DTGF_Msk                            </span></div>
<div class="line"><a id="l10786" name="l10786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633255b135683aeba45f168f79913f94">10786</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_0        (0x01UL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10787" name="l10787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14bb4a3e80ed3c48e0b5e764c6a8b610">10787</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_1        (0x02UL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10788" name="l10788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e80397c51847264da9753e1adc96cb">10788</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_2        (0x04UL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10789" name="l10789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1d4fb84ba32846af1d363f3823be21">10789</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_3        (0x08UL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10790" name="l10790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341d06a466b80222a8573c46a08f9630">10790</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_4        (0x10UL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10791" name="l10791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa73fc4de53ec5bbef801edc3d74294a">10791</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_5        (0x20UL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10792" name="l10792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90df650c26bd39ca6c3009e0a7939f4c">10792</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_6        (0x40UL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10793" name="l10793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2733867f28e2940c59e4f78ef97e7f72">10793</a></span><span class="preprocessor">#define TIM_DTR2_DTGF_7        (0x80UL &lt;&lt; TIM_DTR2_DTGF_Pos)                </span></div>
<div class="line"><a id="l10795" name="l10795"></a><span class="lineno">10795</span><span class="preprocessor">#define TIM_DTR2_DTAE_Pos      (16U)</span></div>
<div class="line"><a id="l10796" name="l10796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9641e3cf6d8f0a39751f1fffd8823fa">10796</a></span><span class="preprocessor">#define TIM_DTR2_DTAE_Msk      (0x1UL &lt;&lt; TIM_DTR2_DTAE_Pos)                 </span></div>
<div class="line"><a id="l10797" name="l10797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">10797</a></span><span class="preprocessor">#define TIM_DTR2_DTAE          TIM_DTR2_DTAE_Msk                            </span></div>
<div class="line"><a id="l10798" name="l10798"></a><span class="lineno">10798</span><span class="preprocessor">#define TIM_DTR2_DTPE_Pos      (17U)</span></div>
<div class="line"><a id="l10799" name="l10799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e3e10971ab230fb1eef252877a144a">10799</a></span><span class="preprocessor">#define TIM_DTR2_DTPE_Msk      (0x1UL &lt;&lt; TIM_DTR2_DTPE_Pos)                 </span></div>
<div class="line"><a id="l10800" name="l10800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">10800</a></span><span class="preprocessor">#define TIM_DTR2_DTPE          TIM_DTR2_DTPE_Msk                            </span></div>
<div class="line"><a id="l10802" name="l10802"></a><span class="lineno">10802</span><span class="comment">/*******************  Bit definition for TIM_ECR register  *********************/</span></div>
<div class="line"><a id="l10803" name="l10803"></a><span class="lineno">10803</span><span class="preprocessor">#define TIM_ECR_IE_Pos       (0U)</span></div>
<div class="line"><a id="l10804" name="l10804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac91832495e775244d6c171d041f4fd9f">10804</a></span><span class="preprocessor">#define TIM_ECR_IE_Msk       (0x1UL &lt;&lt; TIM_ECR_IE_Pos)                   </span></div>
<div class="line"><a id="l10805" name="l10805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">10805</a></span><span class="preprocessor">#define TIM_ECR_IE           TIM_ECR_IE_Msk                              </span></div>
<div class="line"><a id="l10807" name="l10807"></a><span class="lineno">10807</span><span class="preprocessor">#define TIM_ECR_IDIR_Pos      (1U)</span></div>
<div class="line"><a id="l10808" name="l10808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab6978a4d2d06f90e38e0f12459b473">10808</a></span><span class="preprocessor">#define TIM_ECR_IDIR_Msk      (0x3UL &lt;&lt; TIM_ECR_IDIR_Pos)                 </span></div>
<div class="line"><a id="l10809" name="l10809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">10809</a></span><span class="preprocessor">#define TIM_ECR_IDIR          TIM_ECR_IDIR_Msk                            </span></div>
<div class="line"><a id="l10810" name="l10810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab616550d42bcf7468396f449034aa462">10810</a></span><span class="preprocessor">#define TIM_ECR_IDIR_0        (0x01UL &lt;&lt; TIM_ECR_IDIR_Pos)                </span></div>
<div class="line"><a id="l10811" name="l10811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb994c4f808b47a0bc49a967c69102fd">10811</a></span><span class="preprocessor">#define TIM_ECR_IDIR_1        (0x02UL &lt;&lt; TIM_ECR_IDIR_Pos)                </span></div>
<div class="line"><a id="l10813" name="l10813"></a><span class="lineno">10813</span><span class="preprocessor">#define TIM_ECR_FIDX_Pos      (5U)</span></div>
<div class="line"><a id="l10814" name="l10814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga240a6910f0d63215879befd94050e99a">10814</a></span><span class="preprocessor">#define TIM_ECR_FIDX_Msk      (0x1UL &lt;&lt; TIM_ECR_FIDX_Pos)                 </span></div>
<div class="line"><a id="l10815" name="l10815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">10815</a></span><span class="preprocessor">#define TIM_ECR_FIDX          TIM_ECR_FIDX_Msk                            </span></div>
<div class="line"><a id="l10817" name="l10817"></a><span class="lineno">10817</span><span class="preprocessor">#define TIM_ECR_IPOS_Pos      (6U)</span></div>
<div class="line"><a id="l10818" name="l10818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193894ff1d8ef93cc74c5f79c085e3c8">10818</a></span><span class="preprocessor">#define TIM_ECR_IPOS_Msk      (0x3UL &lt;&lt; TIM_ECR_IPOS_Pos)                 </span></div>
<div class="line"><a id="l10819" name="l10819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">10819</a></span><span class="preprocessor">#define TIM_ECR_IPOS          TIM_ECR_IPOS_Msk                            </span></div>
<div class="line"><a id="l10820" name="l10820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fe8a5e015ddb958b98dcd02b78b2d2">10820</a></span><span class="preprocessor">#define TIM_ECR_IPOS_0        (0x01UL &lt;&lt; TIM_ECR_IPOS_Pos)                </span></div>
<div class="line"><a id="l10821" name="l10821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa068888571c719dac35f866f5c61697">10821</a></span><span class="preprocessor">#define TIM_ECR_IPOS_1        (0x02UL &lt;&lt; TIM_ECR_IPOS_Pos)                </span></div>
<div class="line"><a id="l10823" name="l10823"></a><span class="lineno">10823</span><span class="preprocessor">#define TIM_ECR_PW_Pos        (16U)</span></div>
<div class="line"><a id="l10824" name="l10824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60be16be123831c361e952741a5f1086">10824</a></span><span class="preprocessor">#define TIM_ECR_PW_Msk        (0xFFUL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10825" name="l10825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">10825</a></span><span class="preprocessor">#define TIM_ECR_PW            TIM_ECR_PW_Msk                              </span></div>
<div class="line"><a id="l10826" name="l10826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2bb7c1d8bd14c10a0b1c6ba13eb3b20">10826</a></span><span class="preprocessor">#define TIM_ECR_PW_0          (0x01UL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10827" name="l10827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb4f84bb5947cf7a03240ed4215bc66">10827</a></span><span class="preprocessor">#define TIM_ECR_PW_1          (0x02UL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10828" name="l10828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ec5ea4710d7876487eac784853f1a1d">10828</a></span><span class="preprocessor">#define TIM_ECR_PW_2          (0x04UL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10829" name="l10829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3101e91b5872cb8e36f113405cb3cb3">10829</a></span><span class="preprocessor">#define TIM_ECR_PW_3          (0x08UL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10830" name="l10830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae294e1901b9c5ac86acab217899359c2">10830</a></span><span class="preprocessor">#define TIM_ECR_PW_4          (0x10UL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10831" name="l10831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d9e3ae07f7c7d8e6083d4c6e450172">10831</a></span><span class="preprocessor">#define TIM_ECR_PW_5          (0x20UL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10832" name="l10832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6865f19ebf1378a1eec16068c0f2bac6">10832</a></span><span class="preprocessor">#define TIM_ECR_PW_6          (0x40UL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10833" name="l10833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0b54662cb5b54970dd82980ad0b85c6">10833</a></span><span class="preprocessor">#define TIM_ECR_PW_7          (0x80UL &lt;&lt; TIM_ECR_PW_Pos)                  </span></div>
<div class="line"><a id="l10835" name="l10835"></a><span class="lineno">10835</span><span class="preprocessor">#define TIM_ECR_PWPRSC_Pos    (24U)</span></div>
<div class="line"><a id="l10836" name="l10836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50ff4638058e5323ee5150b83ef305">10836</a></span><span class="preprocessor">#define TIM_ECR_PWPRSC_Msk    (0x7UL &lt;&lt; TIM_ECR_PWPRSC_Pos)               </span></div>
<div class="line"><a id="l10837" name="l10837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8158f6fa80ed75131acce883f7341571">10837</a></span><span class="preprocessor">#define TIM_ECR_PWPRSC        TIM_ECR_PWPRSC_Msk                          </span></div>
<div class="line"><a id="l10838" name="l10838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab597cdec2831c02b6a53ed0cf9402968">10838</a></span><span class="preprocessor">#define TIM_ECR_PWPRSC_0      (0x01UL &lt;&lt; TIM_ECR_PWPRSC_Pos)              </span></div>
<div class="line"><a id="l10839" name="l10839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca7994e06bba822d6cac394c55715a0">10839</a></span><span class="preprocessor">#define TIM_ECR_PWPRSC_1      (0x02UL &lt;&lt; TIM_ECR_PWPRSC_Pos)              </span></div>
<div class="line"><a id="l10840" name="l10840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8d09f7bde3df901ff85f97303b346d5">10840</a></span><span class="preprocessor">#define TIM_ECR_PWPRSC_2      (0x04UL &lt;&lt; TIM_ECR_PWPRSC_Pos)              </span></div>
<div class="line"><a id="l10842" name="l10842"></a><span class="lineno">10842</span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a id="l10843" name="l10843"></a><span class="lineno">10843</span><span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)</span></div>
<div class="line"><a id="l10844" name="l10844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">10844</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)     </span></div>
<div class="line"><a id="l10845" name="l10845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">10845</a></span><span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                       </span></div>
<div class="line"><a id="l10847" name="l10847"></a><span class="lineno">10847</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10848" name="l10848"></a><span class="lineno">10848</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10849" name="l10849"></a><span class="lineno">10849</span><span class="comment">/*                         Low Power Timer (LPTIM)                           */</span></div>
<div class="line"><a id="l10850" name="l10850"></a><span class="lineno">10850</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10851" name="l10851"></a><span class="lineno">10851</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10852" name="l10852"></a><span class="lineno">10852</span><span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div>
<div class="line"><a id="l10853" name="l10853"></a><span class="lineno">10853</span><span class="preprocessor">#define LPTIM_ISR_CMPM_Pos          (0U)</span></div>
<div class="line"><a id="l10854" name="l10854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293">10854</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM_Msk          (0x1UL &lt;&lt; LPTIM_ISR_CMPM_Pos)              </span></div>
<div class="line"><a id="l10855" name="l10855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29">10855</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         </span></div>
<div class="line"><a id="l10856" name="l10856"></a><span class="lineno">10856</span><span class="preprocessor">#define LPTIM_ISR_ARRM_Pos          (1U)</span></div>
<div class="line"><a id="l10857" name="l10857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b">10857</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM_Msk          (0x1UL &lt;&lt; LPTIM_ISR_ARRM_Pos)              </span></div>
<div class="line"><a id="l10858" name="l10858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7">10858</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         </span></div>
<div class="line"><a id="l10859" name="l10859"></a><span class="lineno">10859</span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Pos       (2U)</span></div>
<div class="line"><a id="l10860" name="l10860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032">10860</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL &lt;&lt; LPTIM_ISR_EXTTRIG_Pos)           </span></div>
<div class="line"><a id="l10861" name="l10861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014">10861</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      </span></div>
<div class="line"><a id="l10862" name="l10862"></a><span class="lineno">10862</span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Pos         (3U)</span></div>
<div class="line"><a id="l10863" name="l10863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81">10863</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_CMPOK_Pos)             </span></div>
<div class="line"><a id="l10864" name="l10864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870">10864</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        </span></div>
<div class="line"><a id="l10865" name="l10865"></a><span class="lineno">10865</span><span class="preprocessor">#define LPTIM_ISR_ARROK_Pos         (4U)</span></div>
<div class="line"><a id="l10866" name="l10866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a">10866</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_ARROK_Pos)             </span></div>
<div class="line"><a id="l10867" name="l10867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1">10867</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        </span></div>
<div class="line"><a id="l10868" name="l10868"></a><span class="lineno">10868</span><span class="preprocessor">#define LPTIM_ISR_UP_Pos            (5U)</span></div>
<div class="line"><a id="l10869" name="l10869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7">10869</a></span><span class="preprocessor">#define LPTIM_ISR_UP_Msk            (0x1UL &lt;&lt; LPTIM_ISR_UP_Pos)                </span></div>
<div class="line"><a id="l10870" name="l10870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609">10870</a></span><span class="preprocessor">#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           </span></div>
<div class="line"><a id="l10871" name="l10871"></a><span class="lineno">10871</span><span class="preprocessor">#define LPTIM_ISR_DOWN_Pos          (6U)</span></div>
<div class="line"><a id="l10872" name="l10872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd">10872</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN_Msk          (0x1UL &lt;&lt; LPTIM_ISR_DOWN_Pos)              </span></div>
<div class="line"><a id="l10873" name="l10873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223">10873</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         </span></div>
<div class="line"><a id="l10875" name="l10875"></a><span class="lineno">10875</span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span></div>
<div class="line"><a id="l10876" name="l10876"></a><span class="lineno">10876</span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Pos        (0U)</span></div>
<div class="line"><a id="l10877" name="l10877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8">10877</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_CMPMCF_Pos)            </span></div>
<div class="line"><a id="l10878" name="l10878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e">10878</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       </span></div>
<div class="line"><a id="l10879" name="l10879"></a><span class="lineno">10879</span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Pos        (1U)</span></div>
<div class="line"><a id="l10880" name="l10880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc">10880</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_ARRMCF_Pos)            </span></div>
<div class="line"><a id="l10881" name="l10881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c">10881</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       </span></div>
<div class="line"><a id="l10882" name="l10882"></a><span class="lineno">10882</span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)</span></div>
<div class="line"><a id="l10883" name="l10883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63">10883</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL &lt;&lt; LPTIM_ICR_EXTTRIGCF_Pos)         </span></div>
<div class="line"><a id="l10884" name="l10884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f">10884</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    </span></div>
<div class="line"><a id="l10885" name="l10885"></a><span class="lineno">10885</span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Pos       (3U)</span></div>
<div class="line"><a id="l10886" name="l10886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6">10886</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_CMPOKCF_Pos)           </span></div>
<div class="line"><a id="l10887" name="l10887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d">10887</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      </span></div>
<div class="line"><a id="l10888" name="l10888"></a><span class="lineno">10888</span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Pos       (4U)</span></div>
<div class="line"><a id="l10889" name="l10889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226">10889</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_ARROKCF_Pos)           </span></div>
<div class="line"><a id="l10890" name="l10890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d">10890</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      </span></div>
<div class="line"><a id="l10891" name="l10891"></a><span class="lineno">10891</span><span class="preprocessor">#define LPTIM_ICR_UPCF_Pos          (5U)</span></div>
<div class="line"><a id="l10892" name="l10892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d">10892</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF_Msk          (0x1UL &lt;&lt; LPTIM_ICR_UPCF_Pos)              </span></div>
<div class="line"><a id="l10893" name="l10893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969">10893</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         </span></div>
<div class="line"><a id="l10894" name="l10894"></a><span class="lineno">10894</span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Pos        (6U)</span></div>
<div class="line"><a id="l10895" name="l10895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73">10895</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_DOWNCF_Pos)            </span></div>
<div class="line"><a id="l10896" name="l10896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe">10896</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       </span></div>
<div class="line"><a id="l10898" name="l10898"></a><span class="lineno">10898</span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span></div>
<div class="line"><a id="l10899" name="l10899"></a><span class="lineno">10899</span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Pos        (0U)</span></div>
<div class="line"><a id="l10900" name="l10900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3">10900</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_CMPMIE_Pos)            </span></div>
<div class="line"><a id="l10901" name="l10901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057">10901</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       </span></div>
<div class="line"><a id="l10902" name="l10902"></a><span class="lineno">10902</span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Pos        (1U)</span></div>
<div class="line"><a id="l10903" name="l10903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d">10903</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_ARRMIE_Pos)            </span></div>
<div class="line"><a id="l10904" name="l10904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7">10904</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       </span></div>
<div class="line"><a id="l10905" name="l10905"></a><span class="lineno">10905</span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Pos     (2U)</span></div>
<div class="line"><a id="l10906" name="l10906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56">10906</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL &lt;&lt; LPTIM_IER_EXTTRIGIE_Pos)         </span></div>
<div class="line"><a id="l10907" name="l10907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1">10907</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    </span></div>
<div class="line"><a id="l10908" name="l10908"></a><span class="lineno">10908</span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Pos       (3U)</span></div>
<div class="line"><a id="l10909" name="l10909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7">10909</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_CMPOKIE_Pos)           </span></div>
<div class="line"><a id="l10910" name="l10910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684">10910</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      </span></div>
<div class="line"><a id="l10911" name="l10911"></a><span class="lineno">10911</span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Pos       (4U)</span></div>
<div class="line"><a id="l10912" name="l10912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3">10912</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_ARROKIE_Pos)           </span></div>
<div class="line"><a id="l10913" name="l10913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119">10913</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      </span></div>
<div class="line"><a id="l10914" name="l10914"></a><span class="lineno">10914</span><span class="preprocessor">#define LPTIM_IER_UPIE_Pos          (5U)</span></div>
<div class="line"><a id="l10915" name="l10915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3">10915</a></span><span class="preprocessor">#define LPTIM_IER_UPIE_Msk          (0x1UL &lt;&lt; LPTIM_IER_UPIE_Pos)              </span></div>
<div class="line"><a id="l10916" name="l10916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211">10916</a></span><span class="preprocessor">#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         </span></div>
<div class="line"><a id="l10917" name="l10917"></a><span class="lineno">10917</span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Pos        (6U)</span></div>
<div class="line"><a id="l10918" name="l10918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30">10918</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_DOWNIE_Pos)            </span></div>
<div class="line"><a id="l10919" name="l10919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4">10919</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       </span></div>
<div class="line"><a id="l10921" name="l10921"></a><span class="lineno">10921</span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span></div>
<div class="line"><a id="l10922" name="l10922"></a><span class="lineno">10922</span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Pos        (0U)</span></div>
<div class="line"><a id="l10923" name="l10923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2">10923</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Msk        (0x1UL &lt;&lt; LPTIM_CFGR_CKSEL_Pos)            </span></div>
<div class="line"><a id="l10924" name="l10924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a">10924</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       </span></div>
<div class="line"><a id="l10926" name="l10926"></a><span class="lineno">10926</span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Pos        (1U)</span></div>
<div class="line"><a id="l10927" name="l10927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93">10927</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Msk        (0x3UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l10928" name="l10928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff">10928</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       </span></div>
<div class="line"><a id="l10929" name="l10929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5">10929</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_0          (0x1UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l10930" name="l10930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605">10930</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_1          (0x2UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l10932" name="l10932"></a><span class="lineno">10932</span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Pos        (3U)</span></div>
<div class="line"><a id="l10933" name="l10933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef">10933</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Msk        (0x3UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l10934" name="l10934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5">10934</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       </span></div>
<div class="line"><a id="l10935" name="l10935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d">10935</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_0          (0x1UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l10936" name="l10936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9">10936</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_1          (0x2UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l10938" name="l10938"></a><span class="lineno">10938</span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Pos       (6U)</span></div>
<div class="line"><a id="l10939" name="l10939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1">10939</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l10940" name="l10940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c">10940</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      </span></div>
<div class="line"><a id="l10941" name="l10941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d">10941</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_0         (0x1UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l10942" name="l10942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce">10942</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_1         (0x2UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l10944" name="l10944"></a><span class="lineno">10944</span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Pos        (9U)</span></div>
<div class="line"><a id="l10945" name="l10945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5">10945</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Msk        (0x7UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l10946" name="l10946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c">10946</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       </span></div>
<div class="line"><a id="l10947" name="l10947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16">10947</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_0          (0x1UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l10948" name="l10948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a">10948</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_1          (0x2UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l10949" name="l10949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74">10949</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_2          (0x4UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l10951" name="l10951"></a><span class="lineno">10951</span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Pos      (13U)</span></div>
<div class="line"><a id="l10952" name="l10952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15">10952</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Msk      (0x10007UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)      </span></div>
<div class="line"><a id="l10953" name="l10953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634">10953</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     </span></div>
<div class="line"><a id="l10954" name="l10954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d">10954</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_0        (0x00001UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)      </span></div>
<div class="line"><a id="l10955" name="l10955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88">10955</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_1        (0x00002UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)      </span></div>
<div class="line"><a id="l10956" name="l10956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc">10956</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_2        (0x00004UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)      </span></div>
<div class="line"><a id="l10957" name="l10957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd65be1a3d582464ee211ce0e6f7f5e1">10957</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_3        (0x10000UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)      </span></div>
<div class="line"><a id="l10959" name="l10959"></a><span class="lineno">10959</span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Pos       (17U)</span></div>
<div class="line"><a id="l10960" name="l10960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d">10960</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l10961" name="l10961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4">10961</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      </span></div>
<div class="line"><a id="l10962" name="l10962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f">10962</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_0         (0x1UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l10963" name="l10963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9">10963</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_1         (0x2UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l10965" name="l10965"></a><span class="lineno">10965</span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Pos       (19U)</span></div>
<div class="line"><a id="l10966" name="l10966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76">10966</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL &lt;&lt; LPTIM_CFGR_TIMOUT_Pos)           </span></div>
<div class="line"><a id="l10967" name="l10967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da">10967</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      </span></div>
<div class="line"><a id="l10968" name="l10968"></a><span class="lineno">10968</span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Pos         (20U)</span></div>
<div class="line"><a id="l10969" name="l10969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3">10969</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Msk         (0x1UL &lt;&lt; LPTIM_CFGR_WAVE_Pos)             </span></div>
<div class="line"><a id="l10970" name="l10970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c">10970</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        </span></div>
<div class="line"><a id="l10971" name="l10971"></a><span class="lineno">10971</span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Pos       (21U)</span></div>
<div class="line"><a id="l10972" name="l10972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7">10972</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL &lt;&lt; LPTIM_CFGR_WAVPOL_Pos)           </span></div>
<div class="line"><a id="l10973" name="l10973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e">10973</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      </span></div>
<div class="line"><a id="l10974" name="l10974"></a><span class="lineno">10974</span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Pos      (22U)</span></div>
<div class="line"><a id="l10975" name="l10975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51">10975</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL &lt;&lt; LPTIM_CFGR_PRELOAD_Pos)          </span></div>
<div class="line"><a id="l10976" name="l10976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d">10976</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     </span></div>
<div class="line"><a id="l10977" name="l10977"></a><span class="lineno">10977</span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Pos    (23U)</span></div>
<div class="line"><a id="l10978" name="l10978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a">10978</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL &lt;&lt; LPTIM_CFGR_COUNTMODE_Pos)        </span></div>
<div class="line"><a id="l10979" name="l10979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0">10979</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   </span></div>
<div class="line"><a id="l10980" name="l10980"></a><span class="lineno">10980</span><span class="preprocessor">#define LPTIM_CFGR_ENC_Pos          (24U)</span></div>
<div class="line"><a id="l10981" name="l10981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab">10981</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC_Msk          (0x1UL &lt;&lt; LPTIM_CFGR_ENC_Pos)              </span></div>
<div class="line"><a id="l10982" name="l10982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172">10982</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         </span></div>
<div class="line"><a id="l10984" name="l10984"></a><span class="lineno">10984</span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span></div>
<div class="line"><a id="l10985" name="l10985"></a><span class="lineno">10985</span><span class="preprocessor">#define LPTIM_CR_ENABLE_Pos         (0U)</span></div>
<div class="line"><a id="l10986" name="l10986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a">10986</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE_Msk         (0x1UL &lt;&lt; LPTIM_CR_ENABLE_Pos)             </span></div>
<div class="line"><a id="l10987" name="l10987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73">10987</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        </span></div>
<div class="line"><a id="l10988" name="l10988"></a><span class="lineno">10988</span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Pos        (1U)</span></div>
<div class="line"><a id="l10989" name="l10989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8">10989</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Msk        (0x1UL &lt;&lt; LPTIM_CR_SNGSTRT_Pos)            </span></div>
<div class="line"><a id="l10990" name="l10990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514">10990</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       </span></div>
<div class="line"><a id="l10991" name="l10991"></a><span class="lineno">10991</span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Pos        (2U)</span></div>
<div class="line"><a id="l10992" name="l10992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1">10992</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Msk        (0x1UL &lt;&lt; LPTIM_CR_CNTSTRT_Pos)            </span></div>
<div class="line"><a id="l10993" name="l10993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3">10993</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       </span></div>
<div class="line"><a id="l10994" name="l10994"></a><span class="lineno">10994</span><span class="preprocessor">#define LPTIM_CR_COUNTRST_Pos       (3U)</span></div>
<div class="line"><a id="l10995" name="l10995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871458d48beb71336cdf837c155169c8">10995</a></span><span class="preprocessor">#define LPTIM_CR_COUNTRST_Msk       (0x1UL &lt;&lt; LPTIM_CR_COUNTRST_Pos)           </span></div>
<div class="line"><a id="l10996" name="l10996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493e399b4f94654c27f1b5344797bf25">10996</a></span><span class="preprocessor">#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      </span></div>
<div class="line"><a id="l10997" name="l10997"></a><span class="lineno">10997</span><span class="preprocessor">#define LPTIM_CR_RSTARE_Pos         (4U)</span></div>
<div class="line"><a id="l10998" name="l10998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd49d0f65b1112db24a6271b76450378">10998</a></span><span class="preprocessor">#define LPTIM_CR_RSTARE_Msk         (0x1UL &lt;&lt; LPTIM_CR_RSTARE_Pos)             </span></div>
<div class="line"><a id="l10999" name="l10999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15507e781b5f2c336ad57823c8b02a1f">10999</a></span><span class="preprocessor">#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        </span></div>
<div class="line"><a id="l11001" name="l11001"></a><span class="lineno">11001</span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span></div>
<div class="line"><a id="l11002" name="l11002"></a><span class="lineno">11002</span><span class="preprocessor">#define LPTIM_CMP_CMP_Pos           (0U)</span></div>
<div class="line"><a id="l11003" name="l11003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394">11003</a></span><span class="preprocessor">#define LPTIM_CMP_CMP_Msk           (0xFFFFUL &lt;&lt; LPTIM_CMP_CMP_Pos)            </span></div>
<div class="line"><a id="l11004" name="l11004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f">11004</a></span><span class="preprocessor">#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          </span></div>
<div class="line"><a id="l11006" name="l11006"></a><span class="lineno">11006</span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span></div>
<div class="line"><a id="l11007" name="l11007"></a><span class="lineno">11007</span><span class="preprocessor">#define LPTIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l11008" name="l11008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a">11008</a></span><span class="preprocessor">#define LPTIM_ARR_ARR_Msk           (0xFFFFUL &lt;&lt; LPTIM_ARR_ARR_Pos)            </span></div>
<div class="line"><a id="l11009" name="l11009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb">11009</a></span><span class="preprocessor">#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          </span></div>
<div class="line"><a id="l11011" name="l11011"></a><span class="lineno">11011</span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span></div>
<div class="line"><a id="l11012" name="l11012"></a><span class="lineno">11012</span><span class="preprocessor">#define LPTIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l11013" name="l11013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8">11013</a></span><span class="preprocessor">#define LPTIM_CNT_CNT_Msk           (0xFFFFUL &lt;&lt; LPTIM_CNT_CNT_Pos)            </span></div>
<div class="line"><a id="l11014" name="l11014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae">11014</a></span><span class="preprocessor">#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          </span></div>
<div class="line"><a id="l11016" name="l11016"></a><span class="lineno">11016</span><span class="comment">/******************  Bit definition for LPTIM_OR register  *******************/</span></div>
<div class="line"><a id="l11017" name="l11017"></a><span class="lineno">11017</span><span class="preprocessor">#define LPTIM_OR_IN1_Pos             (0U)</span></div>
<div class="line"><a id="l11018" name="l11018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80122b51868ebc430c87b13189bd6d93">11018</a></span><span class="preprocessor">#define LPTIM_OR_IN1_Msk             (0xDUL &lt;&lt; LPTIM_OR_IN1_Pos)                 </span></div>
<div class="line"><a id="l11019" name="l11019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94ad8c86fbb8361bdafd84f40ee9a1ca">11019</a></span><span class="preprocessor">#define LPTIM_OR_IN1                 LPTIM_OR_IN1_Msk                            </span></div>
<div class="line"><a id="l11020" name="l11020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136d89997624f1188cc438bdfedcfbb">11020</a></span><span class="preprocessor">#define LPTIM_OR_IN1_0               (0x1UL &lt;&lt; LPTIM_OR_IN1_Pos)                 </span></div>
<div class="line"><a id="l11021" name="l11021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7094dae6e6288eaac5810f102a5d5b3e">11021</a></span><span class="preprocessor">#define LPTIM_OR_IN1_1               (0x4UL &lt;&lt; LPTIM_OR_IN1_Pos)                 </span></div>
<div class="line"><a id="l11022" name="l11022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d25531e02ee0f5e5036024f1744547">11022</a></span><span class="preprocessor">#define LPTIM_OR_IN1_2               (0x8UL &lt;&lt; LPTIM_OR_IN1_Pos)                 </span></div>
<div class="line"><a id="l11024" name="l11024"></a><span class="lineno">11024</span><span class="preprocessor">#define LPTIM_OR_IN2_Pos             (1U)</span></div>
<div class="line"><a id="l11025" name="l11025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55345c95f5ed2a9a1fc93402b5a43514">11025</a></span><span class="preprocessor">#define LPTIM_OR_IN2_Msk             (0x19UL &lt;&lt; LPTIM_OR_IN2_Pos)                 </span></div>
<div class="line"><a id="l11026" name="l11026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3073d4f98bab82ce98e9012530f8e9d2">11026</a></span><span class="preprocessor">#define LPTIM_OR_IN2                 LPTIM_OR_IN2_Msk                            </span></div>
<div class="line"><a id="l11027" name="l11027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3001de666f67bee177d47bafb8c6464">11027</a></span><span class="preprocessor">#define LPTIM_OR_IN2_0               (0x1UL &lt;&lt; LPTIM_OR_IN2_Pos)                 </span></div>
<div class="line"><a id="l11028" name="l11028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9b0ea8d007fc414c6aff466da9d522a">11028</a></span><span class="preprocessor">#define LPTIM_OR_IN2_1               (0x8UL &lt;&lt; LPTIM_OR_IN2_Pos)                 </span></div>
<div class="line"><a id="l11029" name="l11029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d77da0a82d6339b61d351bf347ae4e5">11029</a></span><span class="preprocessor">#define LPTIM_OR_IN2_2               (0x10UL &lt;&lt; LPTIM_OR_IN2_Pos)                 </span></div>
<div class="line"><a id="l11030" name="l11030"></a><span class="lineno">11030</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11031" name="l11031"></a><span class="lineno">11031</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11032" name="l11032"></a><span class="lineno">11032</span><span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div>
<div class="line"><a id="l11033" name="l11033"></a><span class="lineno">11033</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11034" name="l11034"></a><span class="lineno">11034</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11035" name="l11035"></a><span class="lineno">11035</span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a id="l11036" name="l11036"></a><span class="lineno">11036</span><span class="preprocessor">#define USART_CR1_UE_Pos             (0U)</span></div>
<div class="line"><a id="l11037" name="l11037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">11037</a></span><span class="preprocessor">#define USART_CR1_UE_Msk             (0x1UL &lt;&lt; USART_CR1_UE_Pos)               </span></div>
<div class="line"><a id="l11038" name="l11038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">11038</a></span><span class="preprocessor">#define USART_CR1_UE                 USART_CR1_UE_Msk                          </span></div>
<div class="line"><a id="l11039" name="l11039"></a><span class="lineno">11039</span><span class="preprocessor">#define USART_CR1_UESM_Pos           (1U)</span></div>
<div class="line"><a id="l11040" name="l11040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">11040</a></span><span class="preprocessor">#define USART_CR1_UESM_Msk           (0x1UL &lt;&lt; USART_CR1_UESM_Pos)             </span></div>
<div class="line"><a id="l11041" name="l11041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">11041</a></span><span class="preprocessor">#define USART_CR1_UESM               USART_CR1_UESM_Msk                        </span></div>
<div class="line"><a id="l11042" name="l11042"></a><span class="lineno">11042</span><span class="preprocessor">#define USART_CR1_RE_Pos             (2U)</span></div>
<div class="line"><a id="l11043" name="l11043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">11043</a></span><span class="preprocessor">#define USART_CR1_RE_Msk             (0x1UL &lt;&lt; USART_CR1_RE_Pos)               </span></div>
<div class="line"><a id="l11044" name="l11044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">11044</a></span><span class="preprocessor">#define USART_CR1_RE                 USART_CR1_RE_Msk                          </span></div>
<div class="line"><a id="l11045" name="l11045"></a><span class="lineno">11045</span><span class="preprocessor">#define USART_CR1_TE_Pos             (3U)</span></div>
<div class="line"><a id="l11046" name="l11046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">11046</a></span><span class="preprocessor">#define USART_CR1_TE_Msk             (0x1UL &lt;&lt; USART_CR1_TE_Pos)               </span></div>
<div class="line"><a id="l11047" name="l11047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">11047</a></span><span class="preprocessor">#define USART_CR1_TE                 USART_CR1_TE_Msk                          </span></div>
<div class="line"><a id="l11048" name="l11048"></a><span class="lineno">11048</span><span class="preprocessor">#define USART_CR1_IDLEIE_Pos         (4U)</span></div>
<div class="line"><a id="l11049" name="l11049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">11049</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Msk         (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div>
<div class="line"><a id="l11050" name="l11050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">11050</a></span><span class="preprocessor">#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      </span></div>
<div class="line"><a id="l11051" name="l11051"></a><span class="lineno">11051</span><span class="preprocessor">#define USART_CR1_RXNEIE_Pos         (5U)</span></div>
<div class="line"><a id="l11052" name="l11052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">11052</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_Msk         (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div>
<div class="line"><a id="l11053" name="l11053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">11053</a></span><span class="preprocessor">#define USART_CR1_RXNEIE             USART_CR1_RXNEIE_Msk                      </span></div>
<div class="line"><a id="l11054" name="l11054"></a><span class="lineno">11054</span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE_Pos USART_CR1_RXNEIE_Pos</span></div>
<div class="line"><a id="l11055" name="l11055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9429c0ab60d7c8e4430465d4c0fc1ec8">11055</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE_Msk USART_CR1_RXNEIE_Msk                      </span></div>
<div class="line"><a id="l11056" name="l11056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8342cbdabe2a5ae03ee73452a9ebf935">11056</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE     USART_CR1_RXNEIE_Msk                      </span></div>
<div class="line"><a id="l11057" name="l11057"></a><span class="lineno">11057</span><span class="preprocessor">#define USART_CR1_TCIE_Pos           (6U)</span></div>
<div class="line"><a id="l11058" name="l11058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">11058</a></span><span class="preprocessor">#define USART_CR1_TCIE_Msk           (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)             </span></div>
<div class="line"><a id="l11059" name="l11059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">11059</a></span><span class="preprocessor">#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        </span></div>
<div class="line"><a id="l11060" name="l11060"></a><span class="lineno">11060</span><span class="preprocessor">#define USART_CR1_TXEIE_Pos          (7U)</span></div>
<div class="line"><a id="l11061" name="l11061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">11061</a></span><span class="preprocessor">#define USART_CR1_TXEIE_Msk          (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div>
<div class="line"><a id="l11062" name="l11062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">11062</a></span><span class="preprocessor">#define USART_CR1_TXEIE              USART_CR1_TXEIE_Msk                       </span></div>
<div class="line"><a id="l11063" name="l11063"></a><span class="lineno">11063</span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE_Pos  USART_CR1_TXEIE_Pos</span></div>
<div class="line"><a id="l11064" name="l11064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dab3533476c5c6e30d8316963053b4">11064</a></span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE_Msk  USART_CR1_TXEIE_Msk                       </span></div>
<div class="line"><a id="l11065" name="l11065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ad128d8b96d94461290e19164bbfc3">11065</a></span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE      USART_CR1_TXEIE_Msk                       </span></div>
<div class="line"><a id="l11066" name="l11066"></a><span class="lineno">11066</span><span class="preprocessor">#define USART_CR1_PEIE_Pos           (8U)</span></div>
<div class="line"><a id="l11067" name="l11067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">11067</a></span><span class="preprocessor">#define USART_CR1_PEIE_Msk           (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)             </span></div>
<div class="line"><a id="l11068" name="l11068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">11068</a></span><span class="preprocessor">#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        </span></div>
<div class="line"><a id="l11069" name="l11069"></a><span class="lineno">11069</span><span class="preprocessor">#define USART_CR1_PS_Pos             (9U)</span></div>
<div class="line"><a id="l11070" name="l11070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">11070</a></span><span class="preprocessor">#define USART_CR1_PS_Msk             (0x1UL &lt;&lt; USART_CR1_PS_Pos)               </span></div>
<div class="line"><a id="l11071" name="l11071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">11071</a></span><span class="preprocessor">#define USART_CR1_PS                 USART_CR1_PS_Msk                          </span></div>
<div class="line"><a id="l11072" name="l11072"></a><span class="lineno">11072</span><span class="preprocessor">#define USART_CR1_PCE_Pos            (10U)</span></div>
<div class="line"><a id="l11073" name="l11073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">11073</a></span><span class="preprocessor">#define USART_CR1_PCE_Msk            (0x1UL &lt;&lt; USART_CR1_PCE_Pos)              </span></div>
<div class="line"><a id="l11074" name="l11074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">11074</a></span><span class="preprocessor">#define USART_CR1_PCE                USART_CR1_PCE_Msk                         </span></div>
<div class="line"><a id="l11075" name="l11075"></a><span class="lineno">11075</span><span class="preprocessor">#define USART_CR1_WAKE_Pos           (11U)</span></div>
<div class="line"><a id="l11076" name="l11076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">11076</a></span><span class="preprocessor">#define USART_CR1_WAKE_Msk           (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)             </span></div>
<div class="line"><a id="l11077" name="l11077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">11077</a></span><span class="preprocessor">#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        </span></div>
<div class="line"><a id="l11078" name="l11078"></a><span class="lineno">11078</span><span class="preprocessor">#define USART_CR1_M_Pos              (12U)</span></div>
<div class="line"><a id="l11079" name="l11079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">11079</a></span><span class="preprocessor">#define USART_CR1_M_Msk              (0x10001UL &lt;&lt; USART_CR1_M_Pos)            </span></div>
<div class="line"><a id="l11080" name="l11080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">11080</a></span><span class="preprocessor">#define USART_CR1_M                  USART_CR1_M_Msk                           </span></div>
<div class="line"><a id="l11081" name="l11081"></a><span class="lineno">11081</span><span class="preprocessor">#define USART_CR1_M0_Pos             (12U)</span></div>
<div class="line"><a id="l11082" name="l11082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">11082</a></span><span class="preprocessor">#define USART_CR1_M0_Msk             (0x1UL &lt;&lt; USART_CR1_M0_Pos)               </span></div>
<div class="line"><a id="l11083" name="l11083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">11083</a></span><span class="preprocessor">#define USART_CR1_M0                 USART_CR1_M0_Msk                          </span></div>
<div class="line"><a id="l11084" name="l11084"></a><span class="lineno">11084</span><span class="preprocessor">#define USART_CR1_MME_Pos            (13U)</span></div>
<div class="line"><a id="l11085" name="l11085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">11085</a></span><span class="preprocessor">#define USART_CR1_MME_Msk            (0x1UL &lt;&lt; USART_CR1_MME_Pos)              </span></div>
<div class="line"><a id="l11086" name="l11086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">11086</a></span><span class="preprocessor">#define USART_CR1_MME                USART_CR1_MME_Msk                         </span></div>
<div class="line"><a id="l11087" name="l11087"></a><span class="lineno">11087</span><span class="preprocessor">#define USART_CR1_CMIE_Pos           (14U)</span></div>
<div class="line"><a id="l11088" name="l11088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">11088</a></span><span class="preprocessor">#define USART_CR1_CMIE_Msk           (0x1UL &lt;&lt; USART_CR1_CMIE_Pos)             </span></div>
<div class="line"><a id="l11089" name="l11089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">11089</a></span><span class="preprocessor">#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        </span></div>
<div class="line"><a id="l11090" name="l11090"></a><span class="lineno">11090</span><span class="preprocessor">#define USART_CR1_OVER8_Pos          (15U)</span></div>
<div class="line"><a id="l11091" name="l11091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">11091</a></span><span class="preprocessor">#define USART_CR1_OVER8_Msk          (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)            </span></div>
<div class="line"><a id="l11092" name="l11092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">11092</a></span><span class="preprocessor">#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       </span></div>
<div class="line"><a id="l11093" name="l11093"></a><span class="lineno">11093</span><span class="preprocessor">#define USART_CR1_DEDT_Pos           (16U)</span></div>
<div class="line"><a id="l11094" name="l11094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">11094</a></span><span class="preprocessor">#define USART_CR1_DEDT_Msk           (0x1FUL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l11095" name="l11095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">11095</a></span><span class="preprocessor">#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        </span></div>
<div class="line"><a id="l11096" name="l11096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">11096</a></span><span class="preprocessor">#define USART_CR1_DEDT_0             (0x01UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l11097" name="l11097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">11097</a></span><span class="preprocessor">#define USART_CR1_DEDT_1             (0x02UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l11098" name="l11098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">11098</a></span><span class="preprocessor">#define USART_CR1_DEDT_2             (0x04UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l11099" name="l11099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">11099</a></span><span class="preprocessor">#define USART_CR1_DEDT_3             (0x08UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l11100" name="l11100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">11100</a></span><span class="preprocessor">#define USART_CR1_DEDT_4             (0x10UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l11101" name="l11101"></a><span class="lineno">11101</span><span class="preprocessor">#define USART_CR1_DEAT_Pos           (21U)</span></div>
<div class="line"><a id="l11102" name="l11102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">11102</a></span><span class="preprocessor">#define USART_CR1_DEAT_Msk           (0x1FUL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l11103" name="l11103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">11103</a></span><span class="preprocessor">#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        </span></div>
<div class="line"><a id="l11104" name="l11104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">11104</a></span><span class="preprocessor">#define USART_CR1_DEAT_0             (0x01UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l11105" name="l11105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">11105</a></span><span class="preprocessor">#define USART_CR1_DEAT_1             (0x02UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l11106" name="l11106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">11106</a></span><span class="preprocessor">#define USART_CR1_DEAT_2             (0x04UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l11107" name="l11107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">11107</a></span><span class="preprocessor">#define USART_CR1_DEAT_3             (0x08UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l11108" name="l11108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">11108</a></span><span class="preprocessor">#define USART_CR1_DEAT_4             (0x10UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l11109" name="l11109"></a><span class="lineno">11109</span><span class="preprocessor">#define USART_CR1_RTOIE_Pos          (26U)</span></div>
<div class="line"><a id="l11110" name="l11110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">11110</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Msk          (0x1UL &lt;&lt; USART_CR1_RTOIE_Pos)            </span></div>
<div class="line"><a id="l11111" name="l11111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">11111</a></span><span class="preprocessor">#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       </span></div>
<div class="line"><a id="l11112" name="l11112"></a><span class="lineno">11112</span><span class="preprocessor">#define USART_CR1_EOBIE_Pos          (27U)</span></div>
<div class="line"><a id="l11113" name="l11113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">11113</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Msk          (0x1UL &lt;&lt; USART_CR1_EOBIE_Pos)            </span></div>
<div class="line"><a id="l11114" name="l11114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">11114</a></span><span class="preprocessor">#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       </span></div>
<div class="line"><a id="l11115" name="l11115"></a><span class="lineno">11115</span><span class="preprocessor">#define USART_CR1_M1_Pos             (28U)</span></div>
<div class="line"><a id="l11116" name="l11116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">11116</a></span><span class="preprocessor">#define USART_CR1_M1_Msk             (0x1UL &lt;&lt; USART_CR1_M1_Pos)               </span></div>
<div class="line"><a id="l11117" name="l11117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949">11117</a></span><span class="preprocessor">#define USART_CR1_M1                 USART_CR1_M1_Msk                          </span></div>
<div class="line"><a id="l11118" name="l11118"></a><span class="lineno">11118</span><span class="preprocessor">#define USART_CR1_FIFOEN_Pos         (29U)</span></div>
<div class="line"><a id="l11119" name="l11119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df13e70aaef03c9f1f387b9f7225bd6">11119</a></span><span class="preprocessor">#define USART_CR1_FIFOEN_Msk         (0x1UL &lt;&lt; USART_CR1_FIFOEN_Pos)           </span></div>
<div class="line"><a id="l11120" name="l11120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5e9fc4111b0159c65811f6a206c192">11120</a></span><span class="preprocessor">#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      </span></div>
<div class="line"><a id="l11121" name="l11121"></a><span class="lineno">11121</span><span class="preprocessor">#define USART_CR1_TXFEIE_Pos         (30U)</span></div>
<div class="line"><a id="l11122" name="l11122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034591062f99513ae1cc055e4d1c6364">11122</a></span><span class="preprocessor">#define USART_CR1_TXFEIE_Msk         (0x1UL &lt;&lt; USART_CR1_TXFEIE_Pos)           </span></div>
<div class="line"><a id="l11123" name="l11123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80e139b33533a335a75c58ef2e3ca3c">11123</a></span><span class="preprocessor">#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      </span></div>
<div class="line"><a id="l11124" name="l11124"></a><span class="lineno">11124</span><span class="preprocessor">#define USART_CR1_RXFFIE_Pos         (31U)</span></div>
<div class="line"><a id="l11125" name="l11125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a93d3dee1458add2e7d2dd694128cd">11125</a></span><span class="preprocessor">#define USART_CR1_RXFFIE_Msk         (0x1UL &lt;&lt; USART_CR1_RXFFIE_Pos)           </span></div>
<div class="line"><a id="l11126" name="l11126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d438200ec45e5fe92171128fcf48437">11126</a></span><span class="preprocessor">#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      </span></div>
<div class="line"><a id="l11128" name="l11128"></a><span class="lineno">11128</span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a id="l11129" name="l11129"></a><span class="lineno">11129</span><span class="preprocessor">#define USART_CR2_SLVEN_Pos          (0U)</span></div>
<div class="line"><a id="l11130" name="l11130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf899752e02436dbe09822a53ec11fcf">11130</a></span><span class="preprocessor">#define USART_CR2_SLVEN_Msk          (0x1UL &lt;&lt; USART_CR2_SLVEN_Pos)            </span></div>
<div class="line"><a id="l11131" name="l11131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134485f9d7bc55e1e42ed5b9ad2aa63c">11131</a></span><span class="preprocessor">#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       </span></div>
<div class="line"><a id="l11132" name="l11132"></a><span class="lineno">11132</span><span class="preprocessor">#define USART_CR2_DIS_NSS_Pos        (3U)</span></div>
<div class="line"><a id="l11133" name="l11133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750047210c68047fa0f47ed4a229185a">11133</a></span><span class="preprocessor">#define USART_CR2_DIS_NSS_Msk        (0x1UL &lt;&lt; USART_CR2_DIS_NSS_Pos)          </span></div>
<div class="line"><a id="l11134" name="l11134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2def80ad9addd71c47ae109056bd19b">11134</a></span><span class="preprocessor">#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     </span></div>
<div class="line"><a id="l11135" name="l11135"></a><span class="lineno">11135</span><span class="preprocessor">#define USART_CR2_ADDM7_Pos          (4U)</span></div>
<div class="line"><a id="l11136" name="l11136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">11136</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Msk          (0x1UL &lt;&lt; USART_CR2_ADDM7_Pos)            </span></div>
<div class="line"><a id="l11137" name="l11137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">11137</a></span><span class="preprocessor">#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       </span></div>
<div class="line"><a id="l11138" name="l11138"></a><span class="lineno">11138</span><span class="preprocessor">#define USART_CR2_LBDL_Pos           (5U)</span></div>
<div class="line"><a id="l11139" name="l11139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">11139</a></span><span class="preprocessor">#define USART_CR2_LBDL_Msk           (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)             </span></div>
<div class="line"><a id="l11140" name="l11140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">11140</a></span><span class="preprocessor">#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        </span></div>
<div class="line"><a id="l11141" name="l11141"></a><span class="lineno">11141</span><span class="preprocessor">#define USART_CR2_LBDIE_Pos          (6U)</span></div>
<div class="line"><a id="l11142" name="l11142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">11142</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Msk          (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div>
<div class="line"><a id="l11143" name="l11143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">11143</a></span><span class="preprocessor">#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       </span></div>
<div class="line"><a id="l11144" name="l11144"></a><span class="lineno">11144</span><span class="preprocessor">#define USART_CR2_LBCL_Pos           (8U)</span></div>
<div class="line"><a id="l11145" name="l11145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">11145</a></span><span class="preprocessor">#define USART_CR2_LBCL_Msk           (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)             </span></div>
<div class="line"><a id="l11146" name="l11146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">11146</a></span><span class="preprocessor">#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        </span></div>
<div class="line"><a id="l11147" name="l11147"></a><span class="lineno">11147</span><span class="preprocessor">#define USART_CR2_CPHA_Pos           (9U)</span></div>
<div class="line"><a id="l11148" name="l11148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">11148</a></span><span class="preprocessor">#define USART_CR2_CPHA_Msk           (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)             </span></div>
<div class="line"><a id="l11149" name="l11149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">11149</a></span><span class="preprocessor">#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        </span></div>
<div class="line"><a id="l11150" name="l11150"></a><span class="lineno">11150</span><span class="preprocessor">#define USART_CR2_CPOL_Pos           (10U)</span></div>
<div class="line"><a id="l11151" name="l11151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">11151</a></span><span class="preprocessor">#define USART_CR2_CPOL_Msk           (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)             </span></div>
<div class="line"><a id="l11152" name="l11152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">11152</a></span><span class="preprocessor">#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        </span></div>
<div class="line"><a id="l11153" name="l11153"></a><span class="lineno">11153</span><span class="preprocessor">#define USART_CR2_CLKEN_Pos          (11U)</span></div>
<div class="line"><a id="l11154" name="l11154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">11154</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Msk          (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div>
<div class="line"><a id="l11155" name="l11155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">11155</a></span><span class="preprocessor">#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       </span></div>
<div class="line"><a id="l11156" name="l11156"></a><span class="lineno">11156</span><span class="preprocessor">#define USART_CR2_STOP_Pos           (12U)</span></div>
<div class="line"><a id="l11157" name="l11157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">11157</a></span><span class="preprocessor">#define USART_CR2_STOP_Msk           (0x3UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l11158" name="l11158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">11158</a></span><span class="preprocessor">#define USART_CR2_STOP               USART_CR2_STOP_Msk                        </span></div>
<div class="line"><a id="l11159" name="l11159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">11159</a></span><span class="preprocessor">#define USART_CR2_STOP_0             (0x1UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l11160" name="l11160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">11160</a></span><span class="preprocessor">#define USART_CR2_STOP_1             (0x2UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l11161" name="l11161"></a><span class="lineno">11161</span><span class="preprocessor">#define USART_CR2_LINEN_Pos          (14U)</span></div>
<div class="line"><a id="l11162" name="l11162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">11162</a></span><span class="preprocessor">#define USART_CR2_LINEN_Msk          (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)            </span></div>
<div class="line"><a id="l11163" name="l11163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">11163</a></span><span class="preprocessor">#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       </span></div>
<div class="line"><a id="l11164" name="l11164"></a><span class="lineno">11164</span><span class="preprocessor">#define USART_CR2_SWAP_Pos           (15U)</span></div>
<div class="line"><a id="l11165" name="l11165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">11165</a></span><span class="preprocessor">#define USART_CR2_SWAP_Msk           (0x1UL &lt;&lt; USART_CR2_SWAP_Pos)             </span></div>
<div class="line"><a id="l11166" name="l11166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">11166</a></span><span class="preprocessor">#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        </span></div>
<div class="line"><a id="l11167" name="l11167"></a><span class="lineno">11167</span><span class="preprocessor">#define USART_CR2_RXINV_Pos          (16U)</span></div>
<div class="line"><a id="l11168" name="l11168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">11168</a></span><span class="preprocessor">#define USART_CR2_RXINV_Msk          (0x1UL &lt;&lt; USART_CR2_RXINV_Pos)            </span></div>
<div class="line"><a id="l11169" name="l11169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">11169</a></span><span class="preprocessor">#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       </span></div>
<div class="line"><a id="l11170" name="l11170"></a><span class="lineno">11170</span><span class="preprocessor">#define USART_CR2_TXINV_Pos          (17U)</span></div>
<div class="line"><a id="l11171" name="l11171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">11171</a></span><span class="preprocessor">#define USART_CR2_TXINV_Msk          (0x1UL &lt;&lt; USART_CR2_TXINV_Pos)            </span></div>
<div class="line"><a id="l11172" name="l11172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">11172</a></span><span class="preprocessor">#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       </span></div>
<div class="line"><a id="l11173" name="l11173"></a><span class="lineno">11173</span><span class="preprocessor">#define USART_CR2_DATAINV_Pos        (18U)</span></div>
<div class="line"><a id="l11174" name="l11174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">11174</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Msk        (0x1UL &lt;&lt; USART_CR2_DATAINV_Pos)          </span></div>
<div class="line"><a id="l11175" name="l11175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">11175</a></span><span class="preprocessor">#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     </span></div>
<div class="line"><a id="l11176" name="l11176"></a><span class="lineno">11176</span><span class="preprocessor">#define USART_CR2_MSBFIRST_Pos       (19U)</span></div>
<div class="line"><a id="l11177" name="l11177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">11177</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Msk       (0x1UL &lt;&lt; USART_CR2_MSBFIRST_Pos)         </span></div>
<div class="line"><a id="l11178" name="l11178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">11178</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    </span></div>
<div class="line"><a id="l11179" name="l11179"></a><span class="lineno">11179</span><span class="preprocessor">#define USART_CR2_ABREN_Pos          (20U)</span></div>
<div class="line"><a id="l11180" name="l11180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">11180</a></span><span class="preprocessor">#define USART_CR2_ABREN_Msk          (0x1UL &lt;&lt; USART_CR2_ABREN_Pos)            </span></div>
<div class="line"><a id="l11181" name="l11181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">11181</a></span><span class="preprocessor">#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       </span></div>
<div class="line"><a id="l11182" name="l11182"></a><span class="lineno">11182</span><span class="preprocessor">#define USART_CR2_ABRMODE_Pos        (21U)</span></div>
<div class="line"><a id="l11183" name="l11183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">11183</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Msk        (0x3UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l11184" name="l11184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">11184</a></span><span class="preprocessor">#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     </span></div>
<div class="line"><a id="l11185" name="l11185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">11185</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_0          (0x1UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l11186" name="l11186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">11186</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_1          (0x2UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l11187" name="l11187"></a><span class="lineno">11187</span><span class="preprocessor">#define USART_CR2_RTOEN_Pos          (23U)</span></div>
<div class="line"><a id="l11188" name="l11188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">11188</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Msk          (0x1UL &lt;&lt; USART_CR2_RTOEN_Pos)            </span></div>
<div class="line"><a id="l11189" name="l11189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">11189</a></span><span class="preprocessor">#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       </span></div>
<div class="line"><a id="l11190" name="l11190"></a><span class="lineno">11190</span><span class="preprocessor">#define USART_CR2_ADD_Pos            (24U)</span></div>
<div class="line"><a id="l11191" name="l11191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">11191</a></span><span class="preprocessor">#define USART_CR2_ADD_Msk            (0xFFUL &lt;&lt; USART_CR2_ADD_Pos)             </span></div>
<div class="line"><a id="l11192" name="l11192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">11192</a></span><span class="preprocessor">#define USART_CR2_ADD                USART_CR2_ADD_Msk                         </span></div>
<div class="line"><a id="l11194" name="l11194"></a><span class="lineno">11194</span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a id="l11195" name="l11195"></a><span class="lineno">11195</span><span class="preprocessor">#define USART_CR3_EIE_Pos            (0U)</span></div>
<div class="line"><a id="l11196" name="l11196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">11196</a></span><span class="preprocessor">#define USART_CR3_EIE_Msk            (0x1UL &lt;&lt; USART_CR3_EIE_Pos)              </span></div>
<div class="line"><a id="l11197" name="l11197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">11197</a></span><span class="preprocessor">#define USART_CR3_EIE                USART_CR3_EIE_Msk                         </span></div>
<div class="line"><a id="l11198" name="l11198"></a><span class="lineno">11198</span><span class="preprocessor">#define USART_CR3_IREN_Pos           (1U)</span></div>
<div class="line"><a id="l11199" name="l11199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">11199</a></span><span class="preprocessor">#define USART_CR3_IREN_Msk           (0x1UL &lt;&lt; USART_CR3_IREN_Pos)             </span></div>
<div class="line"><a id="l11200" name="l11200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">11200</a></span><span class="preprocessor">#define USART_CR3_IREN               USART_CR3_IREN_Msk                        </span></div>
<div class="line"><a id="l11201" name="l11201"></a><span class="lineno">11201</span><span class="preprocessor">#define USART_CR3_IRLP_Pos           (2U)</span></div>
<div class="line"><a id="l11202" name="l11202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">11202</a></span><span class="preprocessor">#define USART_CR3_IRLP_Msk           (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)             </span></div>
<div class="line"><a id="l11203" name="l11203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">11203</a></span><span class="preprocessor">#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        </span></div>
<div class="line"><a id="l11204" name="l11204"></a><span class="lineno">11204</span><span class="preprocessor">#define USART_CR3_HDSEL_Pos          (3U)</span></div>
<div class="line"><a id="l11205" name="l11205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">11205</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Msk          (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div>
<div class="line"><a id="l11206" name="l11206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">11206</a></span><span class="preprocessor">#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       </span></div>
<div class="line"><a id="l11207" name="l11207"></a><span class="lineno">11207</span><span class="preprocessor">#define USART_CR3_NACK_Pos           (4U)</span></div>
<div class="line"><a id="l11208" name="l11208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">11208</a></span><span class="preprocessor">#define USART_CR3_NACK_Msk           (0x1UL &lt;&lt; USART_CR3_NACK_Pos)             </span></div>
<div class="line"><a id="l11209" name="l11209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">11209</a></span><span class="preprocessor">#define USART_CR3_NACK               USART_CR3_NACK_Msk                        </span></div>
<div class="line"><a id="l11210" name="l11210"></a><span class="lineno">11210</span><span class="preprocessor">#define USART_CR3_SCEN_Pos           (5U)</span></div>
<div class="line"><a id="l11211" name="l11211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">11211</a></span><span class="preprocessor">#define USART_CR3_SCEN_Msk           (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)             </span></div>
<div class="line"><a id="l11212" name="l11212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">11212</a></span><span class="preprocessor">#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        </span></div>
<div class="line"><a id="l11213" name="l11213"></a><span class="lineno">11213</span><span class="preprocessor">#define USART_CR3_DMAR_Pos           (6U)</span></div>
<div class="line"><a id="l11214" name="l11214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">11214</a></span><span class="preprocessor">#define USART_CR3_DMAR_Msk           (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)             </span></div>
<div class="line"><a id="l11215" name="l11215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">11215</a></span><span class="preprocessor">#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        </span></div>
<div class="line"><a id="l11216" name="l11216"></a><span class="lineno">11216</span><span class="preprocessor">#define USART_CR3_DMAT_Pos           (7U)</span></div>
<div class="line"><a id="l11217" name="l11217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">11217</a></span><span class="preprocessor">#define USART_CR3_DMAT_Msk           (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)             </span></div>
<div class="line"><a id="l11218" name="l11218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">11218</a></span><span class="preprocessor">#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        </span></div>
<div class="line"><a id="l11219" name="l11219"></a><span class="lineno">11219</span><span class="preprocessor">#define USART_CR3_RTSE_Pos           (8U)</span></div>
<div class="line"><a id="l11220" name="l11220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">11220</a></span><span class="preprocessor">#define USART_CR3_RTSE_Msk           (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)             </span></div>
<div class="line"><a id="l11221" name="l11221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">11221</a></span><span class="preprocessor">#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        </span></div>
<div class="line"><a id="l11222" name="l11222"></a><span class="lineno">11222</span><span class="preprocessor">#define USART_CR3_CTSE_Pos           (9U)</span></div>
<div class="line"><a id="l11223" name="l11223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">11223</a></span><span class="preprocessor">#define USART_CR3_CTSE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)             </span></div>
<div class="line"><a id="l11224" name="l11224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">11224</a></span><span class="preprocessor">#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        </span></div>
<div class="line"><a id="l11225" name="l11225"></a><span class="lineno">11225</span><span class="preprocessor">#define USART_CR3_CTSIE_Pos          (10U)</span></div>
<div class="line"><a id="l11226" name="l11226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">11226</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Msk          (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div>
<div class="line"><a id="l11227" name="l11227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">11227</a></span><span class="preprocessor">#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       </span></div>
<div class="line"><a id="l11228" name="l11228"></a><span class="lineno">11228</span><span class="preprocessor">#define USART_CR3_ONEBIT_Pos         (11U)</span></div>
<div class="line"><a id="l11229" name="l11229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">11229</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Msk         (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div>
<div class="line"><a id="l11230" name="l11230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">11230</a></span><span class="preprocessor">#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      </span></div>
<div class="line"><a id="l11231" name="l11231"></a><span class="lineno">11231</span><span class="preprocessor">#define USART_CR3_OVRDIS_Pos         (12U)</span></div>
<div class="line"><a id="l11232" name="l11232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">11232</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Msk         (0x1UL &lt;&lt; USART_CR3_OVRDIS_Pos)           </span></div>
<div class="line"><a id="l11233" name="l11233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">11233</a></span><span class="preprocessor">#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      </span></div>
<div class="line"><a id="l11234" name="l11234"></a><span class="lineno">11234</span><span class="preprocessor">#define USART_CR3_DDRE_Pos           (13U)</span></div>
<div class="line"><a id="l11235" name="l11235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">11235</a></span><span class="preprocessor">#define USART_CR3_DDRE_Msk           (0x1UL &lt;&lt; USART_CR3_DDRE_Pos)             </span></div>
<div class="line"><a id="l11236" name="l11236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">11236</a></span><span class="preprocessor">#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        </span></div>
<div class="line"><a id="l11237" name="l11237"></a><span class="lineno">11237</span><span class="preprocessor">#define USART_CR3_DEM_Pos            (14U)</span></div>
<div class="line"><a id="l11238" name="l11238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">11238</a></span><span class="preprocessor">#define USART_CR3_DEM_Msk            (0x1UL &lt;&lt; USART_CR3_DEM_Pos)              </span></div>
<div class="line"><a id="l11239" name="l11239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">11239</a></span><span class="preprocessor">#define USART_CR3_DEM                USART_CR3_DEM_Msk                         </span></div>
<div class="line"><a id="l11240" name="l11240"></a><span class="lineno">11240</span><span class="preprocessor">#define USART_CR3_DEP_Pos            (15U)</span></div>
<div class="line"><a id="l11241" name="l11241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">11241</a></span><span class="preprocessor">#define USART_CR3_DEP_Msk            (0x1UL &lt;&lt; USART_CR3_DEP_Pos)              </span></div>
<div class="line"><a id="l11242" name="l11242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">11242</a></span><span class="preprocessor">#define USART_CR3_DEP                USART_CR3_DEP_Msk                         </span></div>
<div class="line"><a id="l11243" name="l11243"></a><span class="lineno">11243</span><span class="preprocessor">#define USART_CR3_SCARCNT_Pos        (17U)</span></div>
<div class="line"><a id="l11244" name="l11244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">11244</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Msk        (0x7UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l11245" name="l11245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">11245</a></span><span class="preprocessor">#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     </span></div>
<div class="line"><a id="l11246" name="l11246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">11246</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_0          (0x1UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l11247" name="l11247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">11247</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_1          (0x2UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l11248" name="l11248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">11248</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_2          (0x4UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l11249" name="l11249"></a><span class="lineno">11249</span><span class="preprocessor">#define USART_CR3_WUS_Pos            (20U)</span></div>
<div class="line"><a id="l11250" name="l11250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">11250</a></span><span class="preprocessor">#define USART_CR3_WUS_Msk            (0x3UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l11251" name="l11251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">11251</a></span><span class="preprocessor">#define USART_CR3_WUS                USART_CR3_WUS_Msk                         </span></div>
<div class="line"><a id="l11252" name="l11252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">11252</a></span><span class="preprocessor">#define USART_CR3_WUS_0              (0x1UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l11253" name="l11253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">11253</a></span><span class="preprocessor">#define USART_CR3_WUS_1              (0x2UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l11254" name="l11254"></a><span class="lineno">11254</span><span class="preprocessor">#define USART_CR3_WUFIE_Pos          (22U)</span></div>
<div class="line"><a id="l11255" name="l11255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15">11255</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Msk          (0x1UL &lt;&lt; USART_CR3_WUFIE_Pos)            </span></div>
<div class="line"><a id="l11256" name="l11256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">11256</a></span><span class="preprocessor">#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       </span></div>
<div class="line"><a id="l11257" name="l11257"></a><span class="lineno">11257</span><span class="preprocessor">#define USART_CR3_TXFTIE_Pos         (23U)</span></div>
<div class="line"><a id="l11258" name="l11258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac924ee84c84daaa8b58a438a528b8c03">11258</a></span><span class="preprocessor">#define USART_CR3_TXFTIE_Msk         (0x1UL &lt;&lt; USART_CR3_TXFTIE_Pos)           </span></div>
<div class="line"><a id="l11259" name="l11259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55ca97ca5a14b5dfd06424324a35550f">11259</a></span><span class="preprocessor">#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      </span></div>
<div class="line"><a id="l11260" name="l11260"></a><span class="lineno">11260</span><span class="preprocessor">#define USART_CR3_TCBGTIE_Pos        (24U)</span></div>
<div class="line"><a id="l11261" name="l11261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da055779e9c573b7de6d88df4d74b36">11261</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE_Msk        (0x1UL &lt;&lt; USART_CR3_TCBGTIE_Pos)          </span></div>
<div class="line"><a id="l11262" name="l11262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4eac3d2b24fce9c627825571823ec4">11262</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     </span></div>
<div class="line"><a id="l11263" name="l11263"></a><span class="lineno">11263</span><span class="preprocessor">#define USART_CR3_RXFTCFG_Pos        (25U)</span></div>
<div class="line"><a id="l11264" name="l11264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa20a31b23fbcb8e47ba4526562212c">11264</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_Msk        (0x7UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l11265" name="l11265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90e1ecd73a2286ea1e5f056fb2b51d3">11265</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     </span></div>
<div class="line"><a id="l11266" name="l11266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b113e8d794dc256745b970cc2e4704">11266</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_0          (0x1UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l11267" name="l11267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga216b1b9afd21e8e4ba132605aacf7534">11267</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_1          (0x2UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l11268" name="l11268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24cb2175b76382753462bed1d36d518c">11268</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_2          (0x4UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l11269" name="l11269"></a><span class="lineno">11269</span><span class="preprocessor">#define USART_CR3_RXFTIE_Pos         (28U)</span></div>
<div class="line"><a id="l11270" name="l11270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19090b545d3531a914151d215b7b3b92">11270</a></span><span class="preprocessor">#define USART_CR3_RXFTIE_Msk         (0x1UL &lt;&lt; USART_CR3_RXFTIE_Pos)           </span></div>
<div class="line"><a id="l11271" name="l11271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49fc035fafb880dadb6a60fdf2ba8795">11271</a></span><span class="preprocessor">#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      </span></div>
<div class="line"><a id="l11272" name="l11272"></a><span class="lineno">11272</span><span class="preprocessor">#define USART_CR3_TXFTCFG_Pos        (29U)</span></div>
<div class="line"><a id="l11273" name="l11273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe57ac1c6b9bce8b456e8eeba6220f3e">11273</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_Msk        (0x7UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l11274" name="l11274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fcfeb5d260242461009770e93fe5d63">11274</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     </span></div>
<div class="line"><a id="l11275" name="l11275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc91bacf5659188d4ef8d13fc48b5c3">11275</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_0          (0x1UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l11276" name="l11276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4651a05997c8bef8485185f7c8874142">11276</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_1          (0x2UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l11277" name="l11277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2683f01784119560144bd0c7fd8d85e">11277</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_2          (0x4UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l11279" name="l11279"></a><span class="lineno">11279</span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a id="l11280" name="l11280"></a><span class="lineno">11280</span><span class="preprocessor">#define USART_BRR_LPUART_Pos         (0U)</span></div>
<div class="line"><a id="l11281" name="l11281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga753a786b609697eda7e81c4838d2b469">11281</a></span><span class="preprocessor">#define USART_BRR_LPUART_Msk         (0xFFFFFUL &lt;&lt; USART_BRR_LPUART_Pos)       </span></div>
<div class="line"><a id="l11282" name="l11282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bcb27b7a429c6dabb6bc8c0f01e6ff8">11282</a></span><span class="preprocessor">#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      </span></div>
<div class="line"><a id="l11283" name="l11283"></a><span class="lineno">11283</span><span class="preprocessor">#define USART_BRR_BRR_Pos            (0U)</span></div>
<div class="line"><a id="l11284" name="l11284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e29230cb2324472dba76fabe7d5fd0b">11284</a></span><span class="preprocessor">#define USART_BRR_BRR_Msk            (0xFFFFUL &lt;&lt; USART_BRR_BRR_Pos)           </span></div>
<div class="line"><a id="l11285" name="l11285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8873778bab3ffdb6117712f0b08429">11285</a></span><span class="preprocessor">#define USART_BRR_BRR                USART_BRR_BRR_Msk                         </span></div>
<div class="line"><a id="l11287" name="l11287"></a><span class="lineno">11287</span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a id="l11288" name="l11288"></a><span class="lineno">11288</span><span class="preprocessor">#define USART_GTPR_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l11289" name="l11289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">11289</a></span><span class="preprocessor">#define USART_GTPR_PSC_Msk           (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l11290" name="l11290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">11290</a></span><span class="preprocessor">#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        </span></div>
<div class="line"><a id="l11291" name="l11291"></a><span class="lineno">11291</span><span class="preprocessor">#define USART_GTPR_GT_Pos            (8U)</span></div>
<div class="line"><a id="l11292" name="l11292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">11292</a></span><span class="preprocessor">#define USART_GTPR_GT_Msk            (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)             </span></div>
<div class="line"><a id="l11293" name="l11293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">11293</a></span><span class="preprocessor">#define USART_GTPR_GT                USART_GTPR_GT_Msk                         </span></div>
<div class="line"><a id="l11295" name="l11295"></a><span class="lineno">11295</span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span></div>
<div class="line"><a id="l11296" name="l11296"></a><span class="lineno">11296</span><span class="preprocessor">#define USART_RTOR_RTO_Pos           (0U)</span></div>
<div class="line"><a id="l11297" name="l11297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">11297</a></span><span class="preprocessor">#define USART_RTOR_RTO_Msk           (0xFFFFFFUL &lt;&lt; USART_RTOR_RTO_Pos)        </span></div>
<div class="line"><a id="l11298" name="l11298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">11298</a></span><span class="preprocessor">#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        </span></div>
<div class="line"><a id="l11299" name="l11299"></a><span class="lineno">11299</span><span class="preprocessor">#define USART_RTOR_BLEN_Pos          (24U)</span></div>
<div class="line"><a id="l11300" name="l11300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">11300</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Msk          (0xFFUL &lt;&lt; USART_RTOR_BLEN_Pos)           </span></div>
<div class="line"><a id="l11301" name="l11301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">11301</a></span><span class="preprocessor">#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       </span></div>
<div class="line"><a id="l11303" name="l11303"></a><span class="lineno">11303</span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span></div>
<div class="line"><a id="l11304" name="l11304"></a><span class="lineno">11304</span><span class="preprocessor">#define USART_RQR_ABRRQ_Pos          (0U)</span></div>
<div class="line"><a id="l11305" name="l11305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">11305</a></span><span class="preprocessor">#define USART_RQR_ABRRQ_Msk          (0x1UL &lt;&lt; USART_RQR_ABRRQ_Pos)            </span></div>
<div class="line"><a id="l11306" name="l11306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">11306</a></span><span class="preprocessor">#define USART_RQR_ABRRQ              USART_RQR_ABRRQ_Msk                       </span></div>
<div class="line"><a id="l11307" name="l11307"></a><span class="lineno">11307</span><span class="preprocessor">#define USART_RQR_SBKRQ_Pos          (1U)</span></div>
<div class="line"><a id="l11308" name="l11308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">11308</a></span><span class="preprocessor">#define USART_RQR_SBKRQ_Msk          (0x1UL &lt;&lt; USART_RQR_SBKRQ_Pos)            </span></div>
<div class="line"><a id="l11309" name="l11309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">11309</a></span><span class="preprocessor">#define USART_RQR_SBKRQ              USART_RQR_SBKRQ_Msk                       </span></div>
<div class="line"><a id="l11310" name="l11310"></a><span class="lineno">11310</span><span class="preprocessor">#define USART_RQR_MMRQ_Pos           (2U)</span></div>
<div class="line"><a id="l11311" name="l11311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">11311</a></span><span class="preprocessor">#define USART_RQR_MMRQ_Msk           (0x1UL &lt;&lt; USART_RQR_MMRQ_Pos)             </span></div>
<div class="line"><a id="l11312" name="l11312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">11312</a></span><span class="preprocessor">#define USART_RQR_MMRQ               USART_RQR_MMRQ_Msk                        </span></div>
<div class="line"><a id="l11313" name="l11313"></a><span class="lineno">11313</span><span class="preprocessor">#define USART_RQR_RXFRQ_Pos          (3U)</span></div>
<div class="line"><a id="l11314" name="l11314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">11314</a></span><span class="preprocessor">#define USART_RQR_RXFRQ_Msk          (0x1UL &lt;&lt; USART_RQR_RXFRQ_Pos)            </span></div>
<div class="line"><a id="l11315" name="l11315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">11315</a></span><span class="preprocessor">#define USART_RQR_RXFRQ              USART_RQR_RXFRQ_Msk                       </span></div>
<div class="line"><a id="l11316" name="l11316"></a><span class="lineno">11316</span><span class="preprocessor">#define USART_RQR_TXFRQ_Pos          (4U)</span></div>
<div class="line"><a id="l11317" name="l11317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83">11317</a></span><span class="preprocessor">#define USART_RQR_TXFRQ_Msk          (0x1UL &lt;&lt; USART_RQR_TXFRQ_Pos)            </span></div>
<div class="line"><a id="l11318" name="l11318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">11318</a></span><span class="preprocessor">#define USART_RQR_TXFRQ              USART_RQR_TXFRQ_Msk                       </span></div>
<div class="line"><a id="l11320" name="l11320"></a><span class="lineno">11320</span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span></div>
<div class="line"><a id="l11321" name="l11321"></a><span class="lineno">11321</span><span class="preprocessor">#define USART_ISR_PE_Pos             (0U)</span></div>
<div class="line"><a id="l11322" name="l11322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">11322</a></span><span class="preprocessor">#define USART_ISR_PE_Msk             (0x1UL &lt;&lt; USART_ISR_PE_Pos)               </span></div>
<div class="line"><a id="l11323" name="l11323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">11323</a></span><span class="preprocessor">#define USART_ISR_PE                 USART_ISR_PE_Msk                          </span></div>
<div class="line"><a id="l11324" name="l11324"></a><span class="lineno">11324</span><span class="preprocessor">#define USART_ISR_FE_Pos             (1U)</span></div>
<div class="line"><a id="l11325" name="l11325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">11325</a></span><span class="preprocessor">#define USART_ISR_FE_Msk             (0x1UL &lt;&lt; USART_ISR_FE_Pos)               </span></div>
<div class="line"><a id="l11326" name="l11326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">11326</a></span><span class="preprocessor">#define USART_ISR_FE                 USART_ISR_FE_Msk                          </span></div>
<div class="line"><a id="l11327" name="l11327"></a><span class="lineno">11327</span><span class="preprocessor">#define USART_ISR_NE_Pos             (2U)</span></div>
<div class="line"><a id="l11328" name="l11328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">11328</a></span><span class="preprocessor">#define USART_ISR_NE_Msk             (0x1UL &lt;&lt; USART_ISR_NE_Pos)               </span></div>
<div class="line"><a id="l11329" name="l11329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">11329</a></span><span class="preprocessor">#define USART_ISR_NE                 USART_ISR_NE_Msk                          </span></div>
<div class="line"><a id="l11330" name="l11330"></a><span class="lineno">11330</span><span class="preprocessor">#define USART_ISR_ORE_Pos            (3U)</span></div>
<div class="line"><a id="l11331" name="l11331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">11331</a></span><span class="preprocessor">#define USART_ISR_ORE_Msk            (0x1UL &lt;&lt; USART_ISR_ORE_Pos)              </span></div>
<div class="line"><a id="l11332" name="l11332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">11332</a></span><span class="preprocessor">#define USART_ISR_ORE                USART_ISR_ORE_Msk                         </span></div>
<div class="line"><a id="l11333" name="l11333"></a><span class="lineno">11333</span><span class="preprocessor">#define USART_ISR_IDLE_Pos           (4U)</span></div>
<div class="line"><a id="l11334" name="l11334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">11334</a></span><span class="preprocessor">#define USART_ISR_IDLE_Msk           (0x1UL &lt;&lt; USART_ISR_IDLE_Pos)             </span></div>
<div class="line"><a id="l11335" name="l11335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">11335</a></span><span class="preprocessor">#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        </span></div>
<div class="line"><a id="l11336" name="l11336"></a><span class="lineno">11336</span><span class="preprocessor">#define USART_ISR_RXNE_Pos           (5U)</span></div>
<div class="line"><a id="l11337" name="l11337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">11337</a></span><span class="preprocessor">#define USART_ISR_RXNE_Msk           (0x1UL &lt;&lt; USART_ISR_RXNE_Pos)             </span></div>
<div class="line"><a id="l11338" name="l11338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">11338</a></span><span class="preprocessor">#define USART_ISR_RXNE               USART_ISR_RXNE_Msk                        </span></div>
<div class="line"><a id="l11339" name="l11339"></a><span class="lineno">11339</span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE_Pos     USART_ISR_RXNE_Pos</span></div>
<div class="line"><a id="l11340" name="l11340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa26f637db52d8f73b1bcd9c74b224924">11340</a></span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE_Msk     USART_ISR_RXNE_Msk                        </span></div>
<div class="line"><a id="l11341" name="l11341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe52544cefa3642d3d1b3db7473bdbf2">11341</a></span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_Msk                        </span></div>
<div class="line"><a id="l11342" name="l11342"></a><span class="lineno">11342</span><span class="preprocessor">#define USART_ISR_TC_Pos             (6U)</span></div>
<div class="line"><a id="l11343" name="l11343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">11343</a></span><span class="preprocessor">#define USART_ISR_TC_Msk             (0x1UL &lt;&lt; USART_ISR_TC_Pos)               </span></div>
<div class="line"><a id="l11344" name="l11344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">11344</a></span><span class="preprocessor">#define USART_ISR_TC                 USART_ISR_TC_Msk                          </span></div>
<div class="line"><a id="l11345" name="l11345"></a><span class="lineno">11345</span><span class="preprocessor">#define USART_ISR_TXE_Pos            (7U)</span></div>
<div class="line"><a id="l11346" name="l11346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">11346</a></span><span class="preprocessor">#define USART_ISR_TXE_Msk            (0x1UL &lt;&lt; USART_ISR_TXE_Pos)              </span></div>
<div class="line"><a id="l11347" name="l11347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">11347</a></span><span class="preprocessor">#define USART_ISR_TXE                USART_ISR_TXE_Msk                         </span></div>
<div class="line"><a id="l11348" name="l11348"></a><span class="lineno">11348</span><span class="preprocessor">#define USART_ISR_TXE_TXFNF_Pos      USART_ISR_TXE_Pos</span></div>
<div class="line"><a id="l11349" name="l11349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6548a56e2956bbd19ed65b52bff4d4db">11349</a></span><span class="preprocessor">#define USART_ISR_TXE_TXFNF_Msk      USART_ISR_TXE_Msk                       </span></div>
<div class="line"><a id="l11350" name="l11350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18793a28000fe6bf23a08265951eb3e5">11350</a></span><span class="preprocessor">#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_Msk                       </span></div>
<div class="line"><a id="l11351" name="l11351"></a><span class="lineno">11351</span><span class="preprocessor">#define USART_ISR_LBDF_Pos           (8U)</span></div>
<div class="line"><a id="l11352" name="l11352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">11352</a></span><span class="preprocessor">#define USART_ISR_LBDF_Msk           (0x1UL &lt;&lt; USART_ISR_LBDF_Pos)             </span></div>
<div class="line"><a id="l11353" name="l11353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">11353</a></span><span class="preprocessor">#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        </span></div>
<div class="line"><a id="l11354" name="l11354"></a><span class="lineno">11354</span><span class="preprocessor">#define USART_ISR_CTSIF_Pos          (9U)</span></div>
<div class="line"><a id="l11355" name="l11355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">11355</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Msk          (0x1UL &lt;&lt; USART_ISR_CTSIF_Pos)            </span></div>
<div class="line"><a id="l11356" name="l11356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">11356</a></span><span class="preprocessor">#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       </span></div>
<div class="line"><a id="l11357" name="l11357"></a><span class="lineno">11357</span><span class="preprocessor">#define USART_ISR_CTS_Pos            (10U)</span></div>
<div class="line"><a id="l11358" name="l11358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">11358</a></span><span class="preprocessor">#define USART_ISR_CTS_Msk            (0x1UL &lt;&lt; USART_ISR_CTS_Pos)              </span></div>
<div class="line"><a id="l11359" name="l11359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">11359</a></span><span class="preprocessor">#define USART_ISR_CTS                USART_ISR_CTS_Msk                         </span></div>
<div class="line"><a id="l11360" name="l11360"></a><span class="lineno">11360</span><span class="preprocessor">#define USART_ISR_RTOF_Pos           (11U)</span></div>
<div class="line"><a id="l11361" name="l11361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">11361</a></span><span class="preprocessor">#define USART_ISR_RTOF_Msk           (0x1UL &lt;&lt; USART_ISR_RTOF_Pos)             </span></div>
<div class="line"><a id="l11362" name="l11362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">11362</a></span><span class="preprocessor">#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        </span></div>
<div class="line"><a id="l11363" name="l11363"></a><span class="lineno">11363</span><span class="preprocessor">#define USART_ISR_EOBF_Pos           (12U)</span></div>
<div class="line"><a id="l11364" name="l11364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">11364</a></span><span class="preprocessor">#define USART_ISR_EOBF_Msk           (0x1UL &lt;&lt; USART_ISR_EOBF_Pos)             </span></div>
<div class="line"><a id="l11365" name="l11365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">11365</a></span><span class="preprocessor">#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        </span></div>
<div class="line"><a id="l11366" name="l11366"></a><span class="lineno">11366</span><span class="preprocessor">#define USART_ISR_UDR_Pos            (13U)</span></div>
<div class="line"><a id="l11367" name="l11367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d375d77ff6e11b1b0e64d9602bc7e3e">11367</a></span><span class="preprocessor">#define USART_ISR_UDR_Msk            (0x1UL &lt;&lt; USART_ISR_UDR_Pos)              </span></div>
<div class="line"><a id="l11368" name="l11368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5b4369d11e4acaf9a672947102534c">11368</a></span><span class="preprocessor">#define USART_ISR_UDR                USART_ISR_UDR_Msk                         </span></div>
<div class="line"><a id="l11369" name="l11369"></a><span class="lineno">11369</span><span class="preprocessor">#define USART_ISR_ABRE_Pos           (14U)</span></div>
<div class="line"><a id="l11370" name="l11370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">11370</a></span><span class="preprocessor">#define USART_ISR_ABRE_Msk           (0x1UL &lt;&lt; USART_ISR_ABRE_Pos)             </span></div>
<div class="line"><a id="l11371" name="l11371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">11371</a></span><span class="preprocessor">#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        </span></div>
<div class="line"><a id="l11372" name="l11372"></a><span class="lineno">11372</span><span class="preprocessor">#define USART_ISR_ABRF_Pos           (15U)</span></div>
<div class="line"><a id="l11373" name="l11373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">11373</a></span><span class="preprocessor">#define USART_ISR_ABRF_Msk           (0x1UL &lt;&lt; USART_ISR_ABRF_Pos)             </span></div>
<div class="line"><a id="l11374" name="l11374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">11374</a></span><span class="preprocessor">#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        </span></div>
<div class="line"><a id="l11375" name="l11375"></a><span class="lineno">11375</span><span class="preprocessor">#define USART_ISR_BUSY_Pos           (16U)</span></div>
<div class="line"><a id="l11376" name="l11376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">11376</a></span><span class="preprocessor">#define USART_ISR_BUSY_Msk           (0x1UL &lt;&lt; USART_ISR_BUSY_Pos)             </span></div>
<div class="line"><a id="l11377" name="l11377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">11377</a></span><span class="preprocessor">#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        </span></div>
<div class="line"><a id="l11378" name="l11378"></a><span class="lineno">11378</span><span class="preprocessor">#define USART_ISR_CMF_Pos            (17U)</span></div>
<div class="line"><a id="l11379" name="l11379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">11379</a></span><span class="preprocessor">#define USART_ISR_CMF_Msk            (0x1UL &lt;&lt; USART_ISR_CMF_Pos)              </span></div>
<div class="line"><a id="l11380" name="l11380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">11380</a></span><span class="preprocessor">#define USART_ISR_CMF                USART_ISR_CMF_Msk                         </span></div>
<div class="line"><a id="l11381" name="l11381"></a><span class="lineno">11381</span><span class="preprocessor">#define USART_ISR_SBKF_Pos           (18U)</span></div>
<div class="line"><a id="l11382" name="l11382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">11382</a></span><span class="preprocessor">#define USART_ISR_SBKF_Msk           (0x1UL &lt;&lt; USART_ISR_SBKF_Pos)             </span></div>
<div class="line"><a id="l11383" name="l11383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">11383</a></span><span class="preprocessor">#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        </span></div>
<div class="line"><a id="l11384" name="l11384"></a><span class="lineno">11384</span><span class="preprocessor">#define USART_ISR_RWU_Pos            (19U)</span></div>
<div class="line"><a id="l11385" name="l11385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">11385</a></span><span class="preprocessor">#define USART_ISR_RWU_Msk            (0x1UL &lt;&lt; USART_ISR_RWU_Pos)              </span></div>
<div class="line"><a id="l11386" name="l11386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">11386</a></span><span class="preprocessor">#define USART_ISR_RWU                USART_ISR_RWU_Msk                         </span></div>
<div class="line"><a id="l11387" name="l11387"></a><span class="lineno">11387</span><span class="preprocessor">#define USART_ISR_WUF_Pos            (20U)</span></div>
<div class="line"><a id="l11388" name="l11388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">11388</a></span><span class="preprocessor">#define USART_ISR_WUF_Msk            (0x1UL &lt;&lt; USART_ISR_WUF_Pos)              </span></div>
<div class="line"><a id="l11389" name="l11389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">11389</a></span><span class="preprocessor">#define USART_ISR_WUF                USART_ISR_WUF_Msk                         </span></div>
<div class="line"><a id="l11390" name="l11390"></a><span class="lineno">11390</span><span class="preprocessor">#define USART_ISR_TEACK_Pos          (21U)</span></div>
<div class="line"><a id="l11391" name="l11391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">11391</a></span><span class="preprocessor">#define USART_ISR_TEACK_Msk          (0x1UL &lt;&lt; USART_ISR_TEACK_Pos)            </span></div>
<div class="line"><a id="l11392" name="l11392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">11392</a></span><span class="preprocessor">#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       </span></div>
<div class="line"><a id="l11393" name="l11393"></a><span class="lineno">11393</span><span class="preprocessor">#define USART_ISR_REACK_Pos          (22U)</span></div>
<div class="line"><a id="l11394" name="l11394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">11394</a></span><span class="preprocessor">#define USART_ISR_REACK_Msk          (0x1UL &lt;&lt; USART_ISR_REACK_Pos)            </span></div>
<div class="line"><a id="l11395" name="l11395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">11395</a></span><span class="preprocessor">#define USART_ISR_REACK              USART_ISR_REACK_Msk                       </span></div>
<div class="line"><a id="l11396" name="l11396"></a><span class="lineno">11396</span><span class="preprocessor">#define USART_ISR_TXFE_Pos           (23U)</span></div>
<div class="line"><a id="l11397" name="l11397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b7932194cd92ea8ae66308167428f0c">11397</a></span><span class="preprocessor">#define USART_ISR_TXFE_Msk           (0x1UL &lt;&lt; USART_ISR_TXFE_Pos)             </span></div>
<div class="line"><a id="l11398" name="l11398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf322143841cafcdbc2f46b0a99c8c7c5">11398</a></span><span class="preprocessor">#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        </span></div>
<div class="line"><a id="l11399" name="l11399"></a><span class="lineno">11399</span><span class="preprocessor">#define USART_ISR_RXFF_Pos           (24U)</span></div>
<div class="line"><a id="l11400" name="l11400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07af5d09b3fbbe7798bfbf56f6a5d0c3">11400</a></span><span class="preprocessor">#define USART_ISR_RXFF_Msk           (0x1UL &lt;&lt; USART_ISR_RXFF_Pos)             </span></div>
<div class="line"><a id="l11401" name="l11401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf5a3b29c38098274947c0b8782997f">11401</a></span><span class="preprocessor">#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        </span></div>
<div class="line"><a id="l11402" name="l11402"></a><span class="lineno">11402</span><span class="preprocessor">#define USART_ISR_TCBGT_Pos          (25U)</span></div>
<div class="line"><a id="l11403" name="l11403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78aa85c1c9c3e1862bb0480b4111b30f">11403</a></span><span class="preprocessor">#define USART_ISR_TCBGT_Msk          (0x1UL &lt;&lt; USART_ISR_TCBGT_Pos)            </span></div>
<div class="line"><a id="l11404" name="l11404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c861daca1188e562fc2cda3a434e15">11404</a></span><span class="preprocessor">#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       </span></div>
<div class="line"><a id="l11405" name="l11405"></a><span class="lineno">11405</span><span class="preprocessor">#define USART_ISR_RXFT_Pos           (26U)</span></div>
<div class="line"><a id="l11406" name="l11406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbcdf696b394c0c4b071d5776626f50">11406</a></span><span class="preprocessor">#define USART_ISR_RXFT_Msk           (0x1UL &lt;&lt; USART_ISR_RXFT_Pos)             </span></div>
<div class="line"><a id="l11407" name="l11407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ab0ae314fb7a4b72f5cfa9ea870673">11407</a></span><span class="preprocessor">#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        </span></div>
<div class="line"><a id="l11408" name="l11408"></a><span class="lineno">11408</span><span class="preprocessor">#define USART_ISR_TXFT_Pos           (27U)</span></div>
<div class="line"><a id="l11409" name="l11409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c008bc69d6a4074c114ec7254374e08">11409</a></span><span class="preprocessor">#define USART_ISR_TXFT_Msk           (0x1UL &lt;&lt; USART_ISR_TXFT_Pos)             </span></div>
<div class="line"><a id="l11410" name="l11410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19599526bda646dd6a990dad29458285">11410</a></span><span class="preprocessor">#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        </span></div>
<div class="line"><a id="l11412" name="l11412"></a><span class="lineno">11412</span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span></div>
<div class="line"><a id="l11413" name="l11413"></a><span class="lineno">11413</span><span class="preprocessor">#define USART_ICR_PECF_Pos           (0U)</span></div>
<div class="line"><a id="l11414" name="l11414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">11414</a></span><span class="preprocessor">#define USART_ICR_PECF_Msk           (0x1UL &lt;&lt; USART_ICR_PECF_Pos)             </span></div>
<div class="line"><a id="l11415" name="l11415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">11415</a></span><span class="preprocessor">#define USART_ICR_PECF               USART_ICR_PECF_Msk                        </span></div>
<div class="line"><a id="l11416" name="l11416"></a><span class="lineno">11416</span><span class="preprocessor">#define USART_ICR_FECF_Pos           (1U)</span></div>
<div class="line"><a id="l11417" name="l11417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">11417</a></span><span class="preprocessor">#define USART_ICR_FECF_Msk           (0x1UL &lt;&lt; USART_ICR_FECF_Pos)             </span></div>
<div class="line"><a id="l11418" name="l11418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">11418</a></span><span class="preprocessor">#define USART_ICR_FECF               USART_ICR_FECF_Msk                        </span></div>
<div class="line"><a id="l11419" name="l11419"></a><span class="lineno">11419</span><span class="preprocessor">#define USART_ICR_NECF_Pos           (2U)</span></div>
<div class="line"><a id="l11420" name="l11420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bab7991f51b57e8357676d684564cf7">11420</a></span><span class="preprocessor">#define USART_ICR_NECF_Msk           (0x1UL &lt;&lt; USART_ICR_NECF_Pos)             </span></div>
<div class="line"><a id="l11421" name="l11421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93fffe176d75c707e6bef9d15406331">11421</a></span><span class="preprocessor">#define USART_ICR_NECF               USART_ICR_NECF_Msk                        </span></div>
<div class="line"><a id="l11422" name="l11422"></a><span class="lineno">11422</span><span class="preprocessor">#define USART_ICR_ORECF_Pos          (3U)</span></div>
<div class="line"><a id="l11423" name="l11423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">11423</a></span><span class="preprocessor">#define USART_ICR_ORECF_Msk          (0x1UL &lt;&lt; USART_ICR_ORECF_Pos)            </span></div>
<div class="line"><a id="l11424" name="l11424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">11424</a></span><span class="preprocessor">#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       </span></div>
<div class="line"><a id="l11425" name="l11425"></a><span class="lineno">11425</span><span class="preprocessor">#define USART_ICR_IDLECF_Pos         (4U)</span></div>
<div class="line"><a id="l11426" name="l11426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">11426</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Msk         (0x1UL &lt;&lt; USART_ICR_IDLECF_Pos)           </span></div>
<div class="line"><a id="l11427" name="l11427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">11427</a></span><span class="preprocessor">#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      </span></div>
<div class="line"><a id="l11428" name="l11428"></a><span class="lineno">11428</span><span class="preprocessor">#define USART_ICR_TXFECF_Pos         (5U)</span></div>
<div class="line"><a id="l11429" name="l11429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe92add7206cf84b0646ba159a6e1d57">11429</a></span><span class="preprocessor">#define USART_ICR_TXFECF_Msk         (0x1UL &lt;&lt; USART_ICR_TXFECF_Pos)           </span></div>
<div class="line"><a id="l11430" name="l11430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482ed578140c2eb9d647195dba6c0e9c">11430</a></span><span class="preprocessor">#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      </span></div>
<div class="line"><a id="l11431" name="l11431"></a><span class="lineno">11431</span><span class="preprocessor">#define USART_ICR_TCCF_Pos           (6U)</span></div>
<div class="line"><a id="l11432" name="l11432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">11432</a></span><span class="preprocessor">#define USART_ICR_TCCF_Msk           (0x1UL &lt;&lt; USART_ICR_TCCF_Pos)             </span></div>
<div class="line"><a id="l11433" name="l11433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">11433</a></span><span class="preprocessor">#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        </span></div>
<div class="line"><a id="l11434" name="l11434"></a><span class="lineno">11434</span><span class="preprocessor">#define USART_ICR_TCBGTCF_Pos        (7U)</span></div>
<div class="line"><a id="l11435" name="l11435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd09e13fb0ccaa76b09c3c64383aa0e5">11435</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF_Msk        (0x1UL &lt;&lt; USART_ICR_TCBGTCF_Pos)          </span></div>
<div class="line"><a id="l11436" name="l11436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e672683bf5d8ab04639694086dad96">11436</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     </span></div>
<div class="line"><a id="l11437" name="l11437"></a><span class="lineno">11437</span><span class="preprocessor">#define USART_ICR_LBDCF_Pos          (8U)</span></div>
<div class="line"><a id="l11438" name="l11438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">11438</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Msk          (0x1UL &lt;&lt; USART_ICR_LBDCF_Pos)            </span></div>
<div class="line"><a id="l11439" name="l11439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">11439</a></span><span class="preprocessor">#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       </span></div>
<div class="line"><a id="l11440" name="l11440"></a><span class="lineno">11440</span><span class="preprocessor">#define USART_ICR_CTSCF_Pos          (9U)</span></div>
<div class="line"><a id="l11441" name="l11441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">11441</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Msk          (0x1UL &lt;&lt; USART_ICR_CTSCF_Pos)            </span></div>
<div class="line"><a id="l11442" name="l11442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">11442</a></span><span class="preprocessor">#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       </span></div>
<div class="line"><a id="l11443" name="l11443"></a><span class="lineno">11443</span><span class="preprocessor">#define USART_ICR_RTOCF_Pos          (11U)</span></div>
<div class="line"><a id="l11444" name="l11444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">11444</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Msk          (0x1UL &lt;&lt; USART_ICR_RTOCF_Pos)            </span></div>
<div class="line"><a id="l11445" name="l11445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">11445</a></span><span class="preprocessor">#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       </span></div>
<div class="line"><a id="l11446" name="l11446"></a><span class="lineno">11446</span><span class="preprocessor">#define USART_ICR_EOBCF_Pos          (12U)</span></div>
<div class="line"><a id="l11447" name="l11447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">11447</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Msk          (0x1UL &lt;&lt; USART_ICR_EOBCF_Pos)            </span></div>
<div class="line"><a id="l11448" name="l11448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">11448</a></span><span class="preprocessor">#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       </span></div>
<div class="line"><a id="l11449" name="l11449"></a><span class="lineno">11449</span><span class="preprocessor">#define USART_ICR_UDRCF_Pos          (13U)</span></div>
<div class="line"><a id="l11450" name="l11450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f391c71125d52192444bf0dc9742680">11450</a></span><span class="preprocessor">#define USART_ICR_UDRCF_Msk          (0x1UL &lt;&lt; USART_ICR_UDRCF_Pos)            </span></div>
<div class="line"><a id="l11451" name="l11451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2bf63e682e013f87e611d458e22d699">11451</a></span><span class="preprocessor">#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       </span></div>
<div class="line"><a id="l11452" name="l11452"></a><span class="lineno">11452</span><span class="preprocessor">#define USART_ICR_CMCF_Pos           (17U)</span></div>
<div class="line"><a id="l11453" name="l11453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">11453</a></span><span class="preprocessor">#define USART_ICR_CMCF_Msk           (0x1UL &lt;&lt; USART_ICR_CMCF_Pos)             </span></div>
<div class="line"><a id="l11454" name="l11454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">11454</a></span><span class="preprocessor">#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        </span></div>
<div class="line"><a id="l11455" name="l11455"></a><span class="lineno">11455</span><span class="preprocessor">#define USART_ICR_WUCF_Pos           (20U)</span></div>
<div class="line"><a id="l11456" name="l11456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483">11456</a></span><span class="preprocessor">#define USART_ICR_WUCF_Msk           (0x1UL &lt;&lt; USART_ICR_WUCF_Pos)             </span></div>
<div class="line"><a id="l11457" name="l11457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">11457</a></span><span class="preprocessor">#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        </span></div>
<div class="line"><a id="l11459" name="l11459"></a><span class="lineno">11459</span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span></div>
<div class="line"><a id="l11460" name="l11460"></a><span class="lineno">11460</span><span class="preprocessor">#define USART_RDR_RDR_Pos            (0U)</span></div>
<div class="line"><a id="l11461" name="l11461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d">11461</a></span><span class="preprocessor">#define USART_RDR_RDR_Msk            (0x1FFUL &lt;&lt; USART_RDR_RDR_Pos)            </span></div>
<div class="line"><a id="l11462" name="l11462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">11462</a></span><span class="preprocessor">#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        </span></div>
<div class="line"><a id="l11464" name="l11464"></a><span class="lineno">11464</span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span></div>
<div class="line"><a id="l11465" name="l11465"></a><span class="lineno">11465</span><span class="preprocessor">#define USART_TDR_TDR_Pos            (0U)</span></div>
<div class="line"><a id="l11466" name="l11466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d">11466</a></span><span class="preprocessor">#define USART_TDR_TDR_Msk            (0x1FFUL &lt;&lt; USART_TDR_TDR_Pos)            </span></div>
<div class="line"><a id="l11467" name="l11467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">11467</a></span><span class="preprocessor">#define USART_TDR_TDR                USART_TDR_TDR_Msk                         </span></div>
<div class="line"><a id="l11469" name="l11469"></a><span class="lineno">11469</span><span class="comment">/*******************  Bit definition for USART_PRESC register  ****************/</span></div>
<div class="line"><a id="l11470" name="l11470"></a><span class="lineno">11470</span><span class="preprocessor">#define USART_PRESC_PRESCALER_Pos    (0U)</span></div>
<div class="line"><a id="l11471" name="l11471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba8b45b959ea26453d47c869c03edad">11471</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_Msk    (0xFUL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l11472" name="l11472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232a983aab5682e588622a06c176ebfa">11472</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 </span></div>
<div class="line"><a id="l11473" name="l11473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40c13d13f0b171a0f661ac74845595">11473</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_0      (0x1UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l11474" name="l11474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798668508050868b73be18d4185a0cf">11474</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_1      (0x2UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l11475" name="l11475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eaad2f889bf5259e597222955c7701d">11475</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_2      (0x4UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l11476" name="l11476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd9abaaab7effd11c082608e3b603bf">11476</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_3      (0x8UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l11478" name="l11478"></a><span class="lineno">11478</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11479" name="l11479"></a><span class="lineno">11479</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11480" name="l11480"></a><span class="lineno">11480</span><span class="comment">/*                                 VREFBUF                                    */</span></div>
<div class="line"><a id="l11481" name="l11481"></a><span class="lineno">11481</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11482" name="l11482"></a><span class="lineno">11482</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11483" name="l11483"></a><span class="lineno">11483</span><span class="comment">/*******************  Bit definition for VREFBUF_CSR register  ****************/</span></div>
<div class="line"><a id="l11484" name="l11484"></a><span class="lineno">11484</span><span class="preprocessor">#define VREFBUF_CSR_ENVR_Pos    (0U)</span></div>
<div class="line"><a id="l11485" name="l11485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb01560c98053108bd6dcc46784a128d">11485</a></span><span class="preprocessor">#define VREFBUF_CSR_ENVR_Msk    (0x1UL &lt;&lt; VREFBUF_CSR_ENVR_Pos)                </span></div>
<div class="line"><a id="l11486" name="l11486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20bab4e4f333ddecff9bf922c7d93a02">11486</a></span><span class="preprocessor">#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           </span></div>
<div class="line"><a id="l11487" name="l11487"></a><span class="lineno">11487</span><span class="preprocessor">#define VREFBUF_CSR_HIZ_Pos     (1U)</span></div>
<div class="line"><a id="l11488" name="l11488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac554abd13f0d71d7aaa066a159e4c443">11488</a></span><span class="preprocessor">#define VREFBUF_CSR_HIZ_Msk     (0x1UL &lt;&lt; VREFBUF_CSR_HIZ_Pos)                 </span></div>
<div class="line"><a id="l11489" name="l11489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d4cf5943c63ae8ff694e1446266bcc">11489</a></span><span class="preprocessor">#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            </span></div>
<div class="line"><a id="l11490" name="l11490"></a><span class="lineno">11490</span><span class="preprocessor">#define VREFBUF_CSR_VRR_Pos     (3U)</span></div>
<div class="line"><a id="l11491" name="l11491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63d409c5a5d01f1646b672fd5ea18140">11491</a></span><span class="preprocessor">#define VREFBUF_CSR_VRR_Msk     (0x1UL &lt;&lt; VREFBUF_CSR_VRR_Pos)                 </span></div>
<div class="line"><a id="l11492" name="l11492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40ce35d91ad9aaedeaf6c3f3d618c33">11492</a></span><span class="preprocessor">#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            </span></div>
<div class="line"><a id="l11493" name="l11493"></a><span class="lineno">11493</span><span class="preprocessor">#define VREFBUF_CSR_VRS_Pos     (4U)</span></div>
<div class="line"><a id="l11494" name="l11494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70e2e51d50d09d6bb78999809b6c93a1">11494</a></span><span class="preprocessor">#define VREFBUF_CSR_VRS_Msk     (0x3UL &lt;&lt; VREFBUF_CSR_VRS_Pos)                 </span></div>
<div class="line"><a id="l11495" name="l11495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4670ed4900a7abf116f8f13378ea6a8">11495</a></span><span class="preprocessor">#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            </span></div>
<div class="line"><a id="l11496" name="l11496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98acf869f9e5459da7b3ceb391f1670">11496</a></span><span class="preprocessor">#define VREFBUF_CSR_VRS_0       (0x1UL &lt;&lt; VREFBUF_CSR_VRS_Pos)                 </span></div>
<div class="line"><a id="l11497" name="l11497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96078e748e7a67d0aad61d14b56fc55e">11497</a></span><span class="preprocessor">#define VREFBUF_CSR_VRS_1       (0x2UL &lt;&lt; VREFBUF_CSR_VRS_Pos)                 </span></div>
<div class="line"><a id="l11499" name="l11499"></a><span class="lineno">11499</span><span class="comment">/*******************  Bit definition for VREFBUF_CCR register  ******************/</span></div>
<div class="line"><a id="l11500" name="l11500"></a><span class="lineno">11500</span><span class="preprocessor">#define VREFBUF_CCR_TRIM_Pos    (0U)</span></div>
<div class="line"><a id="l11501" name="l11501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993f0949dcde6dd6b1148750dfa1640e">11501</a></span><span class="preprocessor">#define VREFBUF_CCR_TRIM_Msk    (0x3FUL &lt;&lt; VREFBUF_CCR_TRIM_Pos)               </span></div>
<div class="line"><a id="l11502" name="l11502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352e19b53b9986eb54de8fd79b27d052">11502</a></span><span class="preprocessor">#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           </span></div>
<div class="line"><a id="l11504" name="l11504"></a><span class="lineno">11504</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11505" name="l11505"></a><span class="lineno">11505</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11506" name="l11506"></a><span class="lineno">11506</span><span class="comment">/*                         USB Device FS Endpoint registers                   */</span></div>
<div class="line"><a id="l11507" name="l11507"></a><span class="lineno">11507</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11508" name="l11508"></a><span class="lineno">11508</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11509" name="l11509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952">11509</a></span><span class="preprocessor">#define USB_EP0R                             USB_BASE                    </span></div>
<div class="line"><a id="l11510" name="l11510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307">11510</a></span><span class="preprocessor">#define USB_EP1R                             (USB_BASE + 0x0x00000004)   </span></div>
<div class="line"><a id="l11511" name="l11511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4">11511</a></span><span class="preprocessor">#define USB_EP2R                             (USB_BASE + 0x0x00000008)   </span></div>
<div class="line"><a id="l11512" name="l11512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2">11512</a></span><span class="preprocessor">#define USB_EP3R                             (USB_BASE + 0x0x0000000C)   </span></div>
<div class="line"><a id="l11513" name="l11513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2">11513</a></span><span class="preprocessor">#define USB_EP4R                             (USB_BASE + 0x0x00000010)   </span></div>
<div class="line"><a id="l11514" name="l11514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b">11514</a></span><span class="preprocessor">#define USB_EP5R                             (USB_BASE + 0x0x00000014)   </span></div>
<div class="line"><a id="l11515" name="l11515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592">11515</a></span><span class="preprocessor">#define USB_EP6R                             (USB_BASE + 0x0x00000018)   </span></div>
<div class="line"><a id="l11516" name="l11516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada">11516</a></span><span class="preprocessor">#define USB_EP7R                             (USB_BASE + 0x0x0000001C)   </span></div>
<div class="line"><a id="l11518" name="l11518"></a><span class="lineno">11518</span><span class="comment">/* bit positions */</span></div>
<div class="line"><a id="l11519" name="l11519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">11519</a></span><span class="preprocessor">#define USB_EP_CTR_RX                            ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l11520" name="l11520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8">11520</a></span><span class="preprocessor">#define USB_EP_DTOG_RX                           ((uint16_t)0x4000U)           </span></div>
<div class="line"><a id="l11521" name="l11521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">11521</a></span><span class="preprocessor">#define USB_EPRX_STAT                            ((uint16_t)0x3000U)           </span></div>
<div class="line"><a id="l11522" name="l11522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">11522</a></span><span class="preprocessor">#define USB_EP_SETUP                             ((uint16_t)0x0800U)           </span></div>
<div class="line"><a id="l11523" name="l11523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">11523</a></span><span class="preprocessor">#define USB_EP_T_FIELD                           ((uint16_t)0x0600U)           </span></div>
<div class="line"><a id="l11524" name="l11524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">11524</a></span><span class="preprocessor">#define USB_EP_KIND                              ((uint16_t)0x0100U)           </span></div>
<div class="line"><a id="l11525" name="l11525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">11525</a></span><span class="preprocessor">#define USB_EP_CTR_TX                            ((uint16_t)0x0080U)           </span></div>
<div class="line"><a id="l11526" name="l11526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f">11526</a></span><span class="preprocessor">#define USB_EP_DTOG_TX                           ((uint16_t)0x0040U)           </span></div>
<div class="line"><a id="l11527" name="l11527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">11527</a></span><span class="preprocessor">#define USB_EPTX_STAT                            ((uint16_t)0x0030U)           </span></div>
<div class="line"><a id="l11528" name="l11528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">11528</a></span><span class="preprocessor">#define USB_EPADDR_FIELD                         ((uint16_t)0x000FU)           </span></div>
<div class="line"><a id="l11530" name="l11530"></a><span class="lineno">11530</span><span class="comment">/* EndPoint REGister MASK (no toggle fields) */</span></div>
<div class="line"><a id="l11531" name="l11531"></a><span class="lineno">11531</span><span class="preprocessor">#define USB_EPREG_MASK     (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)</span></div>
<div class="line"><a id="l11533" name="l11533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">11533</a></span><span class="preprocessor">#define USB_EP_TYPE_MASK                         ((uint16_t)0x0600U)           </span></div>
<div class="line"><a id="l11534" name="l11534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">11534</a></span><span class="preprocessor">#define USB_EP_BULK                              ((uint16_t)0x0000U)           </span></div>
<div class="line"><a id="l11535" name="l11535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7">11535</a></span><span class="preprocessor">#define USB_EP_CONTROL                           ((uint16_t)0x0200U)           </span></div>
<div class="line"><a id="l11536" name="l11536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b">11536</a></span><span class="preprocessor">#define USB_EP_ISOCHRONOUS                       ((uint16_t)0x0400U)           </span></div>
<div class="line"><a id="l11537" name="l11537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352">11537</a></span><span class="preprocessor">#define USB_EP_INTERRUPT                         ((uint16_t)0x0600U)           </span></div>
<div class="line"><a id="l11538" name="l11538"></a><span class="lineno">11538</span><span class="preprocessor">#define USB_EP_T_MASK                        ((uint16_t) ~USB_EP_T_FIELD &amp; USB_EPREG_MASK)</span></div>
<div class="line"><a id="l11539" name="l11539"></a><span class="lineno">11539</span> </div>
<div class="line"><a id="l11540" name="l11540"></a><span class="lineno">11540</span><span class="preprocessor">#define USB_EPKIND_MASK                      ((uint16_t)~USB_EP_KIND &amp; USB_EPREG_MASK) </span></div>
<div class="line"><a id="l11542" name="l11542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">11542</a></span><span class="preprocessor">#define USB_EP_TX_DIS                            ((uint16_t)0x0000U)           </span></div>
<div class="line"><a id="l11543" name="l11543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc">11543</a></span><span class="preprocessor">#define USB_EP_TX_STALL                          ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l11544" name="l11544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950">11544</a></span><span class="preprocessor">#define USB_EP_TX_NAK                            ((uint16_t)0x0020U)           </span></div>
<div class="line"><a id="l11545" name="l11545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70">11545</a></span><span class="preprocessor">#define USB_EP_TX_VALID                          ((uint16_t)0x0030U)           </span></div>
<div class="line"><a id="l11546" name="l11546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464">11546</a></span><span class="preprocessor">#define USB_EPTX_DTOG1                           ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l11547" name="l11547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037">11547</a></span><span class="preprocessor">#define USB_EPTX_DTOG2                           ((uint16_t)0x0020U)           </span></div>
<div class="line"><a id="l11548" name="l11548"></a><span class="lineno">11548</span><span class="preprocessor">#define USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)</span></div>
<div class="line"><a id="l11550" name="l11550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">11550</a></span><span class="preprocessor">#define USB_EP_RX_DIS                            ((uint16_t)0x0000U)           </span></div>
<div class="line"><a id="l11551" name="l11551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6">11551</a></span><span class="preprocessor">#define USB_EP_RX_STALL                          ((uint16_t)0x1000U)           </span></div>
<div class="line"><a id="l11552" name="l11552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9">11552</a></span><span class="preprocessor">#define USB_EP_RX_NAK                            ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l11553" name="l11553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf">11553</a></span><span class="preprocessor">#define USB_EP_RX_VALID                          ((uint16_t)0x3000U)           </span></div>
<div class="line"><a id="l11554" name="l11554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce">11554</a></span><span class="preprocessor">#define USB_EPRX_DTOG1                           ((uint16_t)0x1000U)           </span></div>
<div class="line"><a id="l11555" name="l11555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86">11555</a></span><span class="preprocessor">#define USB_EPRX_DTOG2                           ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l11556" name="l11556"></a><span class="lineno">11556</span><span class="preprocessor">#define USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)</span></div>
<div class="line"><a id="l11557" name="l11557"></a><span class="lineno">11557</span> </div>
<div class="line"><a id="l11558" name="l11558"></a><span class="lineno">11558</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11559" name="l11559"></a><span class="lineno">11559</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11560" name="l11560"></a><span class="lineno">11560</span><span class="comment">/*                         USB Device FS General registers                    */</span></div>
<div class="line"><a id="l11561" name="l11561"></a><span class="lineno">11561</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11562" name="l11562"></a><span class="lineno">11562</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11563" name="l11563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2">11563</a></span><span class="preprocessor">#define USB_CNTR                             (USB_BASE + 0x00000040U)     </span></div>
<div class="line"><a id="l11564" name="l11564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2">11564</a></span><span class="preprocessor">#define USB_ISTR                             (USB_BASE + 0x00000044U)     </span></div>
<div class="line"><a id="l11565" name="l11565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1">11565</a></span><span class="preprocessor">#define USB_FNR                              (USB_BASE + 0x00000048U)     </span></div>
<div class="line"><a id="l11566" name="l11566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62">11566</a></span><span class="preprocessor">#define USB_DADDR                            (USB_BASE + 0x0000004CU)     </span></div>
<div class="line"><a id="l11567" name="l11567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be">11567</a></span><span class="preprocessor">#define USB_BTABLE                           (USB_BASE + 0x00000050U)     </span></div>
<div class="line"><a id="l11568" name="l11568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4610894bb79650baf51b9d6928290966">11568</a></span><span class="preprocessor">#define USB_LPMCSR                           (USB_BASE + 0x00000054U)     </span></div>
<div class="line"><a id="l11569" name="l11569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384">11569</a></span><span class="preprocessor">#define USB_BCDR                             (USB_BASE + 0x00000058U)     </span></div>
<div class="line"><a id="l11571" name="l11571"></a><span class="lineno">11571</span><span class="comment">/******************  Bits definition for USB_CNTR register  *******************/</span></div>
<div class="line"><a id="l11572" name="l11572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">11572</a></span><span class="preprocessor">#define USB_CNTR_CTRM                            ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l11573" name="l11573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">11573</a></span><span class="preprocessor">#define USB_CNTR_PMAOVRM                         ((uint16_t)0x4000U)           </span></div>
<div class="line"><a id="l11574" name="l11574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">11574</a></span><span class="preprocessor">#define USB_CNTR_ERRM                            ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l11575" name="l11575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">11575</a></span><span class="preprocessor">#define USB_CNTR_WKUPM                           ((uint16_t)0x1000U)           </span></div>
<div class="line"><a id="l11576" name="l11576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">11576</a></span><span class="preprocessor">#define USB_CNTR_SUSPM                           ((uint16_t)0x0800U)           </span></div>
<div class="line"><a id="l11577" name="l11577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">11577</a></span><span class="preprocessor">#define USB_CNTR_RESETM                          ((uint16_t)0x0400U)           </span></div>
<div class="line"><a id="l11578" name="l11578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">11578</a></span><span class="preprocessor">#define USB_CNTR_SOFM                            ((uint16_t)0x0200U)           </span></div>
<div class="line"><a id="l11579" name="l11579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">11579</a></span><span class="preprocessor">#define USB_CNTR_ESOFM                           ((uint16_t)0x0100U)           </span></div>
<div class="line"><a id="l11580" name="l11580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd">11580</a></span><span class="preprocessor">#define USB_CNTR_L1REQM                          ((uint16_t)0x0080U)           </span></div>
<div class="line"><a id="l11581" name="l11581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9">11581</a></span><span class="preprocessor">#define USB_CNTR_L1RESUME                        ((uint16_t)0x0020U)           </span></div>
<div class="line"><a id="l11582" name="l11582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">11582</a></span><span class="preprocessor">#define USB_CNTR_RESUME                          ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l11583" name="l11583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">11583</a></span><span class="preprocessor">#define USB_CNTR_FSUSP                           ((uint16_t)0x0008U)           </span></div>
<div class="line"><a id="l11584" name="l11584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777">11584</a></span><span class="preprocessor">#define USB_CNTR_LPMODE                          ((uint16_t)0x0004U)           </span></div>
<div class="line"><a id="l11585" name="l11585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">11585</a></span><span class="preprocessor">#define USB_CNTR_PDWN                            ((uint16_t)0x0002U)           </span></div>
<div class="line"><a id="l11586" name="l11586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">11586</a></span><span class="preprocessor">#define USB_CNTR_FRES                            ((uint16_t)0x0001U)           </span></div>
<div class="line"><a id="l11588" name="l11588"></a><span class="lineno">11588</span><span class="comment">/******************  Bits definition for USB_ISTR register  *******************/</span></div>
<div class="line"><a id="l11589" name="l11589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">11589</a></span><span class="preprocessor">#define USB_ISTR_EP_ID                           ((uint16_t)0x000FU)           </span></div>
<div class="line"><a id="l11590" name="l11590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">11590</a></span><span class="preprocessor">#define USB_ISTR_DIR                             ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l11591" name="l11591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8">11591</a></span><span class="preprocessor">#define USB_ISTR_L1REQ                           ((uint16_t)0x0080U)           </span></div>
<div class="line"><a id="l11592" name="l11592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">11592</a></span><span class="preprocessor">#define USB_ISTR_ESOF                            ((uint16_t)0x0100U)           </span></div>
<div class="line"><a id="l11593" name="l11593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">11593</a></span><span class="preprocessor">#define USB_ISTR_SOF                             ((uint16_t)0x0200U)           </span></div>
<div class="line"><a id="l11594" name="l11594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">11594</a></span><span class="preprocessor">#define USB_ISTR_RESET                           ((uint16_t)0x0400U)           </span></div>
<div class="line"><a id="l11595" name="l11595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">11595</a></span><span class="preprocessor">#define USB_ISTR_SUSP                            ((uint16_t)0x0800U)           </span></div>
<div class="line"><a id="l11596" name="l11596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">11596</a></span><span class="preprocessor">#define USB_ISTR_WKUP                            ((uint16_t)0x1000U)           </span></div>
<div class="line"><a id="l11597" name="l11597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">11597</a></span><span class="preprocessor">#define USB_ISTR_ERR                             ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l11598" name="l11598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">11598</a></span><span class="preprocessor">#define USB_ISTR_PMAOVR                          ((uint16_t)0x4000U)           </span></div>
<div class="line"><a id="l11599" name="l11599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">11599</a></span><span class="preprocessor">#define USB_ISTR_CTR                             ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l11601" name="l11601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a">11601</a></span><span class="preprocessor">#define USB_CLR_L1REQ                        (~USB_ISTR_L1REQ)           </span></div>
<div class="line"><a id="l11602" name="l11602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79">11602</a></span><span class="preprocessor">#define USB_CLR_ESOF                         (~USB_ISTR_ESOF)            </span></div>
<div class="line"><a id="l11603" name="l11603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d">11603</a></span><span class="preprocessor">#define USB_CLR_SOF                          (~USB_ISTR_SOF)             </span></div>
<div class="line"><a id="l11604" name="l11604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90">11604</a></span><span class="preprocessor">#define USB_CLR_RESET                        (~USB_ISTR_RESET)           </span></div>
<div class="line"><a id="l11605" name="l11605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1">11605</a></span><span class="preprocessor">#define USB_CLR_SUSP                         (~USB_ISTR_SUSP)            </span></div>
<div class="line"><a id="l11606" name="l11606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd">11606</a></span><span class="preprocessor">#define USB_CLR_WKUP                         (~USB_ISTR_WKUP)            </span></div>
<div class="line"><a id="l11607" name="l11607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00">11607</a></span><span class="preprocessor">#define USB_CLR_ERR                          (~USB_ISTR_ERR)             </span></div>
<div class="line"><a id="l11608" name="l11608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b">11608</a></span><span class="preprocessor">#define USB_CLR_PMAOVR                       (~USB_ISTR_PMAOVR)          </span></div>
<div class="line"><a id="l11609" name="l11609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5">11609</a></span><span class="preprocessor">#define USB_CLR_CTR                          (~USB_ISTR_CTR)             </span></div>
<div class="line"><a id="l11611" name="l11611"></a><span class="lineno">11611</span><span class="comment">/******************  Bits definition for USB_FNR register  ********************/</span></div>
<div class="line"><a id="l11612" name="l11612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">11612</a></span><span class="preprocessor">#define USB_FNR_FN                               ((uint16_t)0x07FFU)           </span></div>
<div class="line"><a id="l11613" name="l11613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">11613</a></span><span class="preprocessor">#define USB_FNR_LSOF                             ((uint16_t)0x1800U)           </span></div>
<div class="line"><a id="l11614" name="l11614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">11614</a></span><span class="preprocessor">#define USB_FNR_LCK                              ((uint16_t)0x2000U)           </span></div>
<div class="line"><a id="l11615" name="l11615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">11615</a></span><span class="preprocessor">#define USB_FNR_RXDM                             ((uint16_t)0x4000U)           </span></div>
<div class="line"><a id="l11616" name="l11616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">11616</a></span><span class="preprocessor">#define USB_FNR_RXDP                             ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l11618" name="l11618"></a><span class="lineno">11618</span><span class="comment">/******************  Bits definition for USB_DADDR register    ****************/</span></div>
<div class="line"><a id="l11619" name="l11619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">11619</a></span><span class="preprocessor">#define USB_DADDR_ADD                            ((uint8_t)0x7FU)              </span></div>
<div class="line"><a id="l11620" name="l11620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">11620</a></span><span class="preprocessor">#define USB_DADDR_ADD0                           ((uint8_t)0x01U)              </span></div>
<div class="line"><a id="l11621" name="l11621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">11621</a></span><span class="preprocessor">#define USB_DADDR_ADD1                           ((uint8_t)0x02U)              </span></div>
<div class="line"><a id="l11622" name="l11622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">11622</a></span><span class="preprocessor">#define USB_DADDR_ADD2                           ((uint8_t)0x04U)              </span></div>
<div class="line"><a id="l11623" name="l11623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">11623</a></span><span class="preprocessor">#define USB_DADDR_ADD3                           ((uint8_t)0x08U)              </span></div>
<div class="line"><a id="l11624" name="l11624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">11624</a></span><span class="preprocessor">#define USB_DADDR_ADD4                           ((uint8_t)0x10U)              </span></div>
<div class="line"><a id="l11625" name="l11625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">11625</a></span><span class="preprocessor">#define USB_DADDR_ADD5                           ((uint8_t)0x20U)              </span></div>
<div class="line"><a id="l11626" name="l11626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">11626</a></span><span class="preprocessor">#define USB_DADDR_ADD6                           ((uint8_t)0x40U)              </span></div>
<div class="line"><a id="l11628" name="l11628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">11628</a></span><span class="preprocessor">#define USB_DADDR_EF                             ((uint8_t)0x80U)              </span></div>
<div class="line"><a id="l11630" name="l11630"></a><span class="lineno">11630</span><span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span></div>
<div class="line"><a id="l11631" name="l11631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">11631</a></span><span class="preprocessor">#define USB_BTABLE_BTABLE                        ((uint16_t)0xFFF8U)           </span></div>
<div class="line"><a id="l11633" name="l11633"></a><span class="lineno">11633</span><span class="comment">/******************  Bits definition for USB_BCDR register  *******************/</span></div>
<div class="line"><a id="l11634" name="l11634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3">11634</a></span><span class="preprocessor">#define USB_BCDR_BCDEN                           ((uint16_t)0x0001U)           </span></div>
<div class="line"><a id="l11635" name="l11635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0fb11e62c9ee1f4e020a250c2a63469">11635</a></span><span class="preprocessor">#define USB_BCDR_DCDEN                           ((uint16_t)0x0002U)           </span></div>
<div class="line"><a id="l11636" name="l11636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092">11636</a></span><span class="preprocessor">#define USB_BCDR_PDEN                            ((uint16_t)0x0004U)           </span></div>
<div class="line"><a id="l11637" name="l11637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24">11637</a></span><span class="preprocessor">#define USB_BCDR_SDEN                            ((uint16_t)0x0008U)           </span></div>
<div class="line"><a id="l11638" name="l11638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce">11638</a></span><span class="preprocessor">#define USB_BCDR_DCDET                           ((uint16_t)0x0010U)           </span></div>
<div class="line"><a id="l11639" name="l11639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c">11639</a></span><span class="preprocessor">#define USB_BCDR_PDET                            ((uint16_t)0x0020U)           </span></div>
<div class="line"><a id="l11640" name="l11640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c">11640</a></span><span class="preprocessor">#define USB_BCDR_SDET                            ((uint16_t)0x0040U)           </span></div>
<div class="line"><a id="l11641" name="l11641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e">11641</a></span><span class="preprocessor">#define USB_BCDR_PS2DET                          ((uint16_t)0x0080U)           </span></div>
<div class="line"><a id="l11642" name="l11642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170">11642</a></span><span class="preprocessor">#define USB_BCDR_DPPU                            ((uint16_t)0x8000U)           </span></div>
<div class="line"><a id="l11644" name="l11644"></a><span class="lineno">11644</span><span class="comment">/*******************  Bit definition for LPMCSR register  *********************/</span></div>
<div class="line"><a id="l11645" name="l11645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c">11645</a></span><span class="preprocessor">#define USB_LPMCSR_LMPEN                         ((uint16_t)0x0001U)           </span></div>
<div class="line"><a id="l11646" name="l11646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32">11646</a></span><span class="preprocessor">#define USB_LPMCSR_LPMACK                        ((uint16_t)0x0002U)           </span></div>
<div class="line"><a id="l11647" name="l11647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839">11647</a></span><span class="preprocessor">#define USB_LPMCSR_REMWAKE                       ((uint16_t)0x0008U)           </span></div>
<div class="line"><a id="l11648" name="l11648"></a><span class="lineno">11648</span><span class="preprocessor">#define USB_LPMCSR_BESL                          ((uint16_t)0x00F0U)           </span></div>
<div class="line"><a id="l11651" name="l11651"></a><span class="lineno">11651</span><span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span></div>
<div class="line"><a id="l11652" name="l11652"></a><span class="lineno">11652</span><span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX_Pos                (1U)</span></div>
<div class="line"><a id="l11653" name="l11653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd2e0d353809b77f426afd0aa146c29">11653</a></span><span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR0_TX_ADDR0_TX_Pos)</span></div>
<div class="line"><a id="l11654" name="l11654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">11654</a></span><span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX                    USB_ADDR0_TX_ADDR0_TX_Msk     </span></div>
<div class="line"><a id="l11656" name="l11656"></a><span class="lineno">11656</span><span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span></div>
<div class="line"><a id="l11657" name="l11657"></a><span class="lineno">11657</span><span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX_Pos                (1U)</span></div>
<div class="line"><a id="l11658" name="l11658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694099b1e846b60d7782971c19f92c49">11658</a></span><span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR1_TX_ADDR1_TX_Pos)</span></div>
<div class="line"><a id="l11659" name="l11659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">11659</a></span><span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX                    USB_ADDR1_TX_ADDR1_TX_Msk     </span></div>
<div class="line"><a id="l11661" name="l11661"></a><span class="lineno">11661</span><span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span></div>
<div class="line"><a id="l11662" name="l11662"></a><span class="lineno">11662</span><span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX_Pos                (1U)</span></div>
<div class="line"><a id="l11663" name="l11663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d61334f02c8f8080bcb5e13fe915b1">11663</a></span><span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR2_TX_ADDR2_TX_Pos)</span></div>
<div class="line"><a id="l11664" name="l11664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">11664</a></span><span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX                    USB_ADDR2_TX_ADDR2_TX_Msk     </span></div>
<div class="line"><a id="l11666" name="l11666"></a><span class="lineno">11666</span><span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span></div>
<div class="line"><a id="l11667" name="l11667"></a><span class="lineno">11667</span><span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX_Pos                (1U)</span></div>
<div class="line"><a id="l11668" name="l11668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9811f5f2b00086183d5a23ec1431874f">11668</a></span><span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR3_TX_ADDR3_TX_Pos)</span></div>
<div class="line"><a id="l11669" name="l11669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">11669</a></span><span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX                    USB_ADDR3_TX_ADDR3_TX_Msk     </span></div>
<div class="line"><a id="l11671" name="l11671"></a><span class="lineno">11671</span><span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span></div>
<div class="line"><a id="l11672" name="l11672"></a><span class="lineno">11672</span><span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX_Pos                (1U)</span></div>
<div class="line"><a id="l11673" name="l11673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17522b679ca1acd78c009ecad493d3">11673</a></span><span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR4_TX_ADDR4_TX_Pos)</span></div>
<div class="line"><a id="l11674" name="l11674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">11674</a></span><span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX                    USB_ADDR4_TX_ADDR4_TX_Msk     </span></div>
<div class="line"><a id="l11676" name="l11676"></a><span class="lineno">11676</span><span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span></div>
<div class="line"><a id="l11677" name="l11677"></a><span class="lineno">11677</span><span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX_Pos                (1U)</span></div>
<div class="line"><a id="l11678" name="l11678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fdf6dabc27fd4e306869f5d3983dcc">11678</a></span><span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR5_TX_ADDR5_TX_Pos)</span></div>
<div class="line"><a id="l11679" name="l11679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">11679</a></span><span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX                    USB_ADDR5_TX_ADDR5_TX_Msk     </span></div>
<div class="line"><a id="l11681" name="l11681"></a><span class="lineno">11681</span><span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span></div>
<div class="line"><a id="l11682" name="l11682"></a><span class="lineno">11682</span><span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX_Pos                (1U)</span></div>
<div class="line"><a id="l11683" name="l11683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5c5e456905a74b32d583b0b99f08a9">11683</a></span><span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR6_TX_ADDR6_TX_Pos)</span></div>
<div class="line"><a id="l11684" name="l11684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">11684</a></span><span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX                    USB_ADDR6_TX_ADDR6_TX_Msk     </span></div>
<div class="line"><a id="l11686" name="l11686"></a><span class="lineno">11686</span><span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span></div>
<div class="line"><a id="l11687" name="l11687"></a><span class="lineno">11687</span><span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX_Pos                (1U)</span></div>
<div class="line"><a id="l11688" name="l11688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c33f91660c9d5768db05e684e3faa5a">11688</a></span><span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR7_TX_ADDR7_TX_Pos)</span></div>
<div class="line"><a id="l11689" name="l11689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">11689</a></span><span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX                    USB_ADDR7_TX_ADDR7_TX_Msk     </span></div>
<div class="line"><a id="l11691" name="l11691"></a><span class="lineno">11691</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11692" name="l11692"></a><span class="lineno">11692</span> </div>
<div class="line"><a id="l11693" name="l11693"></a><span class="lineno">11693</span><span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span></div>
<div class="line"><a id="l11694" name="l11694"></a><span class="lineno">11694</span><span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX_Pos              (0U)</span></div>
<div class="line"><a id="l11695" name="l11695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05fff10a882a434901d85f68eea433b6">11695</a></span><span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT0_TX_COUNT0_TX_Pos)</span></div>
<div class="line"><a id="l11696" name="l11696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">11696</a></span><span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX                  USB_COUNT0_TX_COUNT0_TX_Msk   </span></div>
<div class="line"><a id="l11698" name="l11698"></a><span class="lineno">11698</span><span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span></div>
<div class="line"><a id="l11699" name="l11699"></a><span class="lineno">11699</span><span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX_Pos              (0U)</span></div>
<div class="line"><a id="l11700" name="l11700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae425b7e7eb5dfa5792b261eb702f6de3">11700</a></span><span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT1_TX_COUNT1_TX_Pos)</span></div>
<div class="line"><a id="l11701" name="l11701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">11701</a></span><span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX                  USB_COUNT1_TX_COUNT1_TX_Msk   </span></div>
<div class="line"><a id="l11703" name="l11703"></a><span class="lineno">11703</span><span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span></div>
<div class="line"><a id="l11704" name="l11704"></a><span class="lineno">11704</span><span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX_Pos              (0U)</span></div>
<div class="line"><a id="l11705" name="l11705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1c69a966c2a54889342ffa52262673">11705</a></span><span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT2_TX_COUNT2_TX_Pos)</span></div>
<div class="line"><a id="l11706" name="l11706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">11706</a></span><span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX                  USB_COUNT2_TX_COUNT2_TX_Msk   </span></div>
<div class="line"><a id="l11708" name="l11708"></a><span class="lineno">11708</span><span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span></div>
<div class="line"><a id="l11709" name="l11709"></a><span class="lineno">11709</span><span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX_Pos              (0U)</span></div>
<div class="line"><a id="l11710" name="l11710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d8c8971bffd809df10276ea897a7a9">11710</a></span><span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT3_TX_COUNT3_TX_Pos)</span></div>
<div class="line"><a id="l11711" name="l11711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">11711</a></span><span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX                  USB_COUNT3_TX_COUNT3_TX_Msk   </span></div>
<div class="line"><a id="l11713" name="l11713"></a><span class="lineno">11713</span><span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span></div>
<div class="line"><a id="l11714" name="l11714"></a><span class="lineno">11714</span><span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX_Pos              (0U)</span></div>
<div class="line"><a id="l11715" name="l11715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22953bf527a1e00703d0e09256b55c28">11715</a></span><span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT4_TX_COUNT4_TX_Pos)</span></div>
<div class="line"><a id="l11716" name="l11716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">11716</a></span><span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX                  USB_COUNT4_TX_COUNT4_TX_Msk   </span></div>
<div class="line"><a id="l11718" name="l11718"></a><span class="lineno">11718</span><span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span></div>
<div class="line"><a id="l11719" name="l11719"></a><span class="lineno">11719</span><span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX_Pos              (0U)</span></div>
<div class="line"><a id="l11720" name="l11720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a9b826240b4167c1b3d9a4aad965753">11720</a></span><span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT5_TX_COUNT5_TX_Pos)</span></div>
<div class="line"><a id="l11721" name="l11721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">11721</a></span><span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX                  USB_COUNT5_TX_COUNT5_TX_Msk   </span></div>
<div class="line"><a id="l11723" name="l11723"></a><span class="lineno">11723</span><span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span></div>
<div class="line"><a id="l11724" name="l11724"></a><span class="lineno">11724</span><span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX_Pos              (0U)</span></div>
<div class="line"><a id="l11725" name="l11725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06acd0828c94ac7beff198b515d4405e">11725</a></span><span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT6_TX_COUNT6_TX_Pos)</span></div>
<div class="line"><a id="l11726" name="l11726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">11726</a></span><span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX                  USB_COUNT6_TX_COUNT6_TX_Msk   </span></div>
<div class="line"><a id="l11728" name="l11728"></a><span class="lineno">11728</span><span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span></div>
<div class="line"><a id="l11729" name="l11729"></a><span class="lineno">11729</span><span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX_Pos              (0U)</span></div>
<div class="line"><a id="l11730" name="l11730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27874527883cd3cffa2433756ef9dc7b">11730</a></span><span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX_Msk              (0x3FFUL &lt;&lt; USB_COUNT7_TX_COUNT7_TX_Pos)</span></div>
<div class="line"><a id="l11731" name="l11731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">11731</a></span><span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX                  USB_COUNT7_TX_COUNT7_TX_Msk   </span></div>
<div class="line"><a id="l11733" name="l11733"></a><span class="lineno">11733</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11734" name="l11734"></a><span class="lineno">11734</span> </div>
<div class="line"><a id="l11735" name="l11735"></a><span class="lineno">11735</span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span></div>
<div class="line"><a id="l11736" name="l11736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">11736</a></span><span class="preprocessor">#define USB_COUNT0_TX_0_COUNT0_TX_0         (0x000003FFU)        </span></div>
<div class="line"><a id="l11738" name="l11738"></a><span class="lineno">11738</span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span></div>
<div class="line"><a id="l11739" name="l11739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">11739</a></span><span class="preprocessor">#define USB_COUNT0_TX_1_COUNT0_TX_1         (0x03FF0000U)        </span></div>
<div class="line"><a id="l11741" name="l11741"></a><span class="lineno">11741</span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span></div>
<div class="line"><a id="l11742" name="l11742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">11742</a></span><span class="preprocessor">#define USB_COUNT1_TX_0_COUNT1_TX_0         (0x000003FFU)        </span></div>
<div class="line"><a id="l11744" name="l11744"></a><span class="lineno">11744</span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span></div>
<div class="line"><a id="l11745" name="l11745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">11745</a></span><span class="preprocessor">#define USB_COUNT1_TX_1_COUNT1_TX_1         (0x03FF0000U)        </span></div>
<div class="line"><a id="l11747" name="l11747"></a><span class="lineno">11747</span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span></div>
<div class="line"><a id="l11748" name="l11748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">11748</a></span><span class="preprocessor">#define USB_COUNT2_TX_0_COUNT2_TX_0         (0x000003FFU)        </span></div>
<div class="line"><a id="l11750" name="l11750"></a><span class="lineno">11750</span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span></div>
<div class="line"><a id="l11751" name="l11751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">11751</a></span><span class="preprocessor">#define USB_COUNT2_TX_1_COUNT2_TX_1         (0x03FF0000U)        </span></div>
<div class="line"><a id="l11753" name="l11753"></a><span class="lineno">11753</span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span></div>
<div class="line"><a id="l11754" name="l11754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">11754</a></span><span class="preprocessor">#define USB_COUNT3_TX_0_COUNT3_TX_0         (0x000003FFU)        </span></div>
<div class="line"><a id="l11756" name="l11756"></a><span class="lineno">11756</span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span></div>
<div class="line"><a id="l11757" name="l11757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">11757</a></span><span class="preprocessor">#define USB_COUNT3_TX_1_COUNT3_TX_1         (0x03FF0000U)        </span></div>
<div class="line"><a id="l11759" name="l11759"></a><span class="lineno">11759</span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span></div>
<div class="line"><a id="l11760" name="l11760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">11760</a></span><span class="preprocessor">#define USB_COUNT4_TX_0_COUNT4_TX_0         (0x000003FFU)        </span></div>
<div class="line"><a id="l11762" name="l11762"></a><span class="lineno">11762</span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span></div>
<div class="line"><a id="l11763" name="l11763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">11763</a></span><span class="preprocessor">#define USB_COUNT4_TX_1_COUNT4_TX_1         (0x03FF0000U)        </span></div>
<div class="line"><a id="l11765" name="l11765"></a><span class="lineno">11765</span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span></div>
<div class="line"><a id="l11766" name="l11766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">11766</a></span><span class="preprocessor">#define USB_COUNT5_TX_0_COUNT5_TX_0         (0x000003FFU)        </span></div>
<div class="line"><a id="l11768" name="l11768"></a><span class="lineno">11768</span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span></div>
<div class="line"><a id="l11769" name="l11769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">11769</a></span><span class="preprocessor">#define USB_COUNT5_TX_1_COUNT5_TX_1         (0x03FF0000U)        </span></div>
<div class="line"><a id="l11771" name="l11771"></a><span class="lineno">11771</span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span></div>
<div class="line"><a id="l11772" name="l11772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">11772</a></span><span class="preprocessor">#define USB_COUNT6_TX_0_COUNT6_TX_0         (0x000003FFU)        </span></div>
<div class="line"><a id="l11774" name="l11774"></a><span class="lineno">11774</span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span></div>
<div class="line"><a id="l11775" name="l11775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">11775</a></span><span class="preprocessor">#define USB_COUNT6_TX_1_COUNT6_TX_1         (0x03FF0000U)        </span></div>
<div class="line"><a id="l11777" name="l11777"></a><span class="lineno">11777</span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span></div>
<div class="line"><a id="l11778" name="l11778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">11778</a></span><span class="preprocessor">#define USB_COUNT7_TX_0_COUNT7_TX_0         (0x000003FFU)        </span></div>
<div class="line"><a id="l11780" name="l11780"></a><span class="lineno">11780</span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span></div>
<div class="line"><a id="l11781" name="l11781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">11781</a></span><span class="preprocessor">#define USB_COUNT7_TX_1_COUNT7_TX_1         (0x03FF0000U)        </span></div>
<div class="line"><a id="l11783" name="l11783"></a><span class="lineno">11783</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11784" name="l11784"></a><span class="lineno">11784</span> </div>
<div class="line"><a id="l11785" name="l11785"></a><span class="lineno">11785</span><span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span></div>
<div class="line"><a id="l11786" name="l11786"></a><span class="lineno">11786</span><span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX_Pos                (1U)</span></div>
<div class="line"><a id="l11787" name="l11787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b1703edc346f5b4c52a75c1e6a63ff">11787</a></span><span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR0_RX_ADDR0_RX_Pos)</span></div>
<div class="line"><a id="l11788" name="l11788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">11788</a></span><span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX                    USB_ADDR0_RX_ADDR0_RX_Msk     </span></div>
<div class="line"><a id="l11790" name="l11790"></a><span class="lineno">11790</span><span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span></div>
<div class="line"><a id="l11791" name="l11791"></a><span class="lineno">11791</span><span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX_Pos                (1U)</span></div>
<div class="line"><a id="l11792" name="l11792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa21128fad85e7b2d13f4c224d53e566">11792</a></span><span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR1_RX_ADDR1_RX_Pos)</span></div>
<div class="line"><a id="l11793" name="l11793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">11793</a></span><span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX                    USB_ADDR1_RX_ADDR1_RX_Msk     </span></div>
<div class="line"><a id="l11795" name="l11795"></a><span class="lineno">11795</span><span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span></div>
<div class="line"><a id="l11796" name="l11796"></a><span class="lineno">11796</span><span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX_Pos                (1U)</span></div>
<div class="line"><a id="l11797" name="l11797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d606ac260d6205ec423c7c3939607b5">11797</a></span><span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR2_RX_ADDR2_RX_Pos)</span></div>
<div class="line"><a id="l11798" name="l11798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">11798</a></span><span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX                    USB_ADDR2_RX_ADDR2_RX_Msk     </span></div>
<div class="line"><a id="l11800" name="l11800"></a><span class="lineno">11800</span><span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span></div>
<div class="line"><a id="l11801" name="l11801"></a><span class="lineno">11801</span><span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX_Pos                (1U)</span></div>
<div class="line"><a id="l11802" name="l11802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8f20a9e0076f405952d16f73b2495f">11802</a></span><span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR3_RX_ADDR3_RX_Pos)</span></div>
<div class="line"><a id="l11803" name="l11803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">11803</a></span><span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX                    USB_ADDR3_RX_ADDR3_RX_Msk     </span></div>
<div class="line"><a id="l11805" name="l11805"></a><span class="lineno">11805</span><span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span></div>
<div class="line"><a id="l11806" name="l11806"></a><span class="lineno">11806</span><span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX_Pos                (1U)</span></div>
<div class="line"><a id="l11807" name="l11807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f9fee2db48605506f710a56e7d7b53">11807</a></span><span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR4_RX_ADDR4_RX_Pos)</span></div>
<div class="line"><a id="l11808" name="l11808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">11808</a></span><span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX                    USB_ADDR4_RX_ADDR4_RX_Msk     </span></div>
<div class="line"><a id="l11810" name="l11810"></a><span class="lineno">11810</span><span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span></div>
<div class="line"><a id="l11811" name="l11811"></a><span class="lineno">11811</span><span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX_Pos                (1U)</span></div>
<div class="line"><a id="l11812" name="l11812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a12d683c7b8a24e7585e5dca9a0fceb">11812</a></span><span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR5_RX_ADDR5_RX_Pos)</span></div>
<div class="line"><a id="l11813" name="l11813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">11813</a></span><span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX                    USB_ADDR5_RX_ADDR5_RX_Msk     </span></div>
<div class="line"><a id="l11815" name="l11815"></a><span class="lineno">11815</span><span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span></div>
<div class="line"><a id="l11816" name="l11816"></a><span class="lineno">11816</span><span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX_Pos                (1U)</span></div>
<div class="line"><a id="l11817" name="l11817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cfc0723f6cbd8f4b22cacd5988ede61">11817</a></span><span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR6_RX_ADDR6_RX_Pos)</span></div>
<div class="line"><a id="l11818" name="l11818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">11818</a></span><span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX                    USB_ADDR6_RX_ADDR6_RX_Msk     </span></div>
<div class="line"><a id="l11820" name="l11820"></a><span class="lineno">11820</span><span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span></div>
<div class="line"><a id="l11821" name="l11821"></a><span class="lineno">11821</span><span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX_Pos                (1U)</span></div>
<div class="line"><a id="l11822" name="l11822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6704f3c117f2fb50b56d4ffd0ea4cbc">11822</a></span><span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX_Msk                (0x7FFFUL &lt;&lt; USB_ADDR7_RX_ADDR7_RX_Pos)</span></div>
<div class="line"><a id="l11823" name="l11823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">11823</a></span><span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX                    USB_ADDR7_RX_ADDR7_RX_Msk     </span></div>
<div class="line"><a id="l11825" name="l11825"></a><span class="lineno">11825</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11826" name="l11826"></a><span class="lineno">11826</span> </div>
<div class="line"><a id="l11827" name="l11827"></a><span class="lineno">11827</span><span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span></div>
<div class="line"><a id="l11828" name="l11828"></a><span class="lineno">11828</span><span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX_Pos              (0U)</span></div>
<div class="line"><a id="l11829" name="l11829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d09f9c8c66155cfbc83723aef5f7d1c">11829</a></span><span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT0_RX_COUNT0_RX_Pos)</span></div>
<div class="line"><a id="l11830" name="l11830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">11830</a></span><span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX                  USB_COUNT0_RX_COUNT0_RX_Msk   </span></div>
<div class="line"><a id="l11832" name="l11832"></a><span class="lineno">11832</span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l11833" name="l11833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga063a87d12c002ca51a68700ba1504872">11833</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11834" name="l11834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">11834</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK                  USB_COUNT0_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l11835" name="l11835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">11835</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11836" name="l11836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">11836</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11837" name="l11837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">11837</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11838" name="l11838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">11838</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11839" name="l11839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">11839</a></span><span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11841" name="l11841"></a><span class="lineno">11841</span><span class="preprocessor">#define USB_COUNT0_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l11842" name="l11842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fdf147a63c16e920e3816b43fce070c">11842</a></span><span class="preprocessor">#define USB_COUNT0_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT0_RX_BLSIZE_Pos)</span></div>
<div class="line"><a id="l11843" name="l11843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">11843</a></span><span class="preprocessor">#define USB_COUNT0_RX_BLSIZE                     USB_COUNT0_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l11845" name="l11845"></a><span class="lineno">11845</span><span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span></div>
<div class="line"><a id="l11846" name="l11846"></a><span class="lineno">11846</span><span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX_Pos              (0U)</span></div>
<div class="line"><a id="l11847" name="l11847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b2d78b6dafeed888d24d6b4d249b77d">11847</a></span><span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT1_RX_COUNT1_RX_Pos)</span></div>
<div class="line"><a id="l11848" name="l11848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">11848</a></span><span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX                  USB_COUNT1_RX_COUNT1_RX_Msk   </span></div>
<div class="line"><a id="l11850" name="l11850"></a><span class="lineno">11850</span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l11851" name="l11851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3553d2c7c5826ffc6e106bb46faec064">11851</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11852" name="l11852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">11852</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK                  USB_COUNT1_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l11853" name="l11853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">11853</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11854" name="l11854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">11854</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11855" name="l11855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">11855</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11856" name="l11856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">11856</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11857" name="l11857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">11857</a></span><span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11859" name="l11859"></a><span class="lineno">11859</span><span class="preprocessor">#define USB_COUNT1_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l11860" name="l11860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad250969c952a2e528ba6e78ae044d07a">11860</a></span><span class="preprocessor">#define USB_COUNT1_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT1_RX_BLSIZE_Pos)</span></div>
<div class="line"><a id="l11861" name="l11861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">11861</a></span><span class="preprocessor">#define USB_COUNT1_RX_BLSIZE                     USB_COUNT1_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l11863" name="l11863"></a><span class="lineno">11863</span><span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span></div>
<div class="line"><a id="l11864" name="l11864"></a><span class="lineno">11864</span><span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX_Pos              (0U)</span></div>
<div class="line"><a id="l11865" name="l11865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b93fc627fd5bb8a669c48dd101105b">11865</a></span><span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT2_RX_COUNT2_RX_Pos)</span></div>
<div class="line"><a id="l11866" name="l11866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">11866</a></span><span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX                  USB_COUNT2_RX_COUNT2_RX_Msk   </span></div>
<div class="line"><a id="l11868" name="l11868"></a><span class="lineno">11868</span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l11869" name="l11869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a1c6666d25b39f2caf38b34f7476bef">11869</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11870" name="l11870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">11870</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK                  USB_COUNT2_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l11871" name="l11871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">11871</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11872" name="l11872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">11872</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11873" name="l11873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">11873</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11874" name="l11874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">11874</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11875" name="l11875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">11875</a></span><span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11877" name="l11877"></a><span class="lineno">11877</span><span class="preprocessor">#define USB_COUNT2_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l11878" name="l11878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fca9466bc28074077a7ff55cc98c16">11878</a></span><span class="preprocessor">#define USB_COUNT2_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT2_RX_BLSIZE_Pos)</span></div>
<div class="line"><a id="l11879" name="l11879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">11879</a></span><span class="preprocessor">#define USB_COUNT2_RX_BLSIZE                     USB_COUNT2_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l11881" name="l11881"></a><span class="lineno">11881</span><span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span></div>
<div class="line"><a id="l11882" name="l11882"></a><span class="lineno">11882</span><span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX_Pos              (0U)</span></div>
<div class="line"><a id="l11883" name="l11883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf25943b049fc9adcb71b6aa23085c4f6">11883</a></span><span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT3_RX_COUNT3_RX_Pos)</span></div>
<div class="line"><a id="l11884" name="l11884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">11884</a></span><span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX                  USB_COUNT3_RX_COUNT3_RX_Msk   </span></div>
<div class="line"><a id="l11886" name="l11886"></a><span class="lineno">11886</span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l11887" name="l11887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c46440bf6dae4fa19a130192f5c37f2">11887</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11888" name="l11888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">11888</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK                  USB_COUNT3_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l11889" name="l11889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">11889</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11890" name="l11890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">11890</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11891" name="l11891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">11891</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11892" name="l11892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">11892</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11893" name="l11893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">11893</a></span><span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11895" name="l11895"></a><span class="lineno">11895</span><span class="preprocessor">#define USB_COUNT3_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l11896" name="l11896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896c4c14f23bcb4ae53e13b9acb29f3d">11896</a></span><span class="preprocessor">#define USB_COUNT3_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT3_RX_BLSIZE_Pos)</span></div>
<div class="line"><a id="l11897" name="l11897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">11897</a></span><span class="preprocessor">#define USB_COUNT3_RX_BLSIZE                     USB_COUNT3_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l11899" name="l11899"></a><span class="lineno">11899</span><span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span></div>
<div class="line"><a id="l11900" name="l11900"></a><span class="lineno">11900</span><span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX_Pos              (0U)</span></div>
<div class="line"><a id="l11901" name="l11901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6973f6be7e77105b80f3e13a00ae3b05">11901</a></span><span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT4_RX_COUNT4_RX_Pos)</span></div>
<div class="line"><a id="l11902" name="l11902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">11902</a></span><span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX                  USB_COUNT4_RX_COUNT4_RX_Msk   </span></div>
<div class="line"><a id="l11904" name="l11904"></a><span class="lineno">11904</span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l11905" name="l11905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98255ee4e70f4c2a8abbc365d54a011">11905</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11906" name="l11906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">11906</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK                  USB_COUNT4_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l11907" name="l11907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">11907</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11908" name="l11908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">11908</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11909" name="l11909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">11909</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11910" name="l11910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">11910</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11911" name="l11911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">11911</a></span><span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11913" name="l11913"></a><span class="lineno">11913</span><span class="preprocessor">#define USB_COUNT4_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l11914" name="l11914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d66e904eb6de47db510a49f7ff535b2">11914</a></span><span class="preprocessor">#define USB_COUNT4_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT4_RX_BLSIZE_Pos)</span></div>
<div class="line"><a id="l11915" name="l11915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">11915</a></span><span class="preprocessor">#define USB_COUNT4_RX_BLSIZE                     USB_COUNT4_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l11917" name="l11917"></a><span class="lineno">11917</span><span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span></div>
<div class="line"><a id="l11918" name="l11918"></a><span class="lineno">11918</span><span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX_Pos              (0U)</span></div>
<div class="line"><a id="l11919" name="l11919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3505433c16bc6b39d68d56ff71e96376">11919</a></span><span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT5_RX_COUNT5_RX_Pos)</span></div>
<div class="line"><a id="l11920" name="l11920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">11920</a></span><span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX                  USB_COUNT5_RX_COUNT5_RX_Msk   </span></div>
<div class="line"><a id="l11922" name="l11922"></a><span class="lineno">11922</span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l11923" name="l11923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228e978a8caa06c2269171ba52709b5f">11923</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11924" name="l11924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">11924</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK                  USB_COUNT5_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l11925" name="l11925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">11925</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11926" name="l11926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">11926</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11927" name="l11927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">11927</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11928" name="l11928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">11928</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11929" name="l11929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">11929</a></span><span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11931" name="l11931"></a><span class="lineno">11931</span><span class="preprocessor">#define USB_COUNT5_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l11932" name="l11932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b722878d18ede41d9e90f4603081a1">11932</a></span><span class="preprocessor">#define USB_COUNT5_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT5_RX_BLSIZE_Pos)</span></div>
<div class="line"><a id="l11933" name="l11933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">11933</a></span><span class="preprocessor">#define USB_COUNT5_RX_BLSIZE                     USB_COUNT5_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l11935" name="l11935"></a><span class="lineno">11935</span><span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span></div>
<div class="line"><a id="l11936" name="l11936"></a><span class="lineno">11936</span><span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX_Pos              (0U)</span></div>
<div class="line"><a id="l11937" name="l11937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78106fac9b11c95043415128a32223b5">11937</a></span><span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT6_RX_COUNT6_RX_Pos)</span></div>
<div class="line"><a id="l11938" name="l11938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">11938</a></span><span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX                  USB_COUNT6_RX_COUNT6_RX_Msk   </span></div>
<div class="line"><a id="l11940" name="l11940"></a><span class="lineno">11940</span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l11941" name="l11941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77be9171c6e229fded4fc77612ba841b">11941</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11942" name="l11942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">11942</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK                  USB_COUNT6_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l11943" name="l11943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">11943</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11944" name="l11944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">11944</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11945" name="l11945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">11945</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11946" name="l11946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">11946</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11947" name="l11947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">11947</a></span><span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11949" name="l11949"></a><span class="lineno">11949</span><span class="preprocessor">#define USB_COUNT6_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l11950" name="l11950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb817f417ad93f4f4dbb6bf5ef898de">11950</a></span><span class="preprocessor">#define USB_COUNT6_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT6_RX_BLSIZE_Pos)</span></div>
<div class="line"><a id="l11951" name="l11951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">11951</a></span><span class="preprocessor">#define USB_COUNT6_RX_BLSIZE                     USB_COUNT6_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l11953" name="l11953"></a><span class="lineno">11953</span><span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span></div>
<div class="line"><a id="l11954" name="l11954"></a><span class="lineno">11954</span><span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX_Pos              (0U)</span></div>
<div class="line"><a id="l11955" name="l11955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea21f1d7484fb737a9bbe09e0ae02b59">11955</a></span><span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX_Msk              (0x3FFUL &lt;&lt; USB_COUNT7_RX_COUNT7_RX_Pos)</span></div>
<div class="line"><a id="l11956" name="l11956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">11956</a></span><span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX                  USB_COUNT7_RX_COUNT7_RX_Msk   </span></div>
<div class="line"><a id="l11958" name="l11958"></a><span class="lineno">11958</span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_Pos              (10U)</span></div>
<div class="line"><a id="l11959" name="l11959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga447bc1f1dce9befa4dc1465dfcdcd6e9">11959</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_Msk              (0x1FUL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11960" name="l11960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">11960</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK                  USB_COUNT7_RX_NUM_BLOCK_Msk   </span></div>
<div class="line"><a id="l11961" name="l11961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">11961</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_0                (0x01UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11962" name="l11962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">11962</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_1                (0x02UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11963" name="l11963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">11963</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_2                (0x04UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11964" name="l11964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">11964</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_3                (0x08UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11965" name="l11965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">11965</a></span><span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_4                (0x10UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</span></div>
<div class="line"><a id="l11967" name="l11967"></a><span class="lineno">11967</span><span class="preprocessor">#define USB_COUNT7_RX_BLSIZE_Pos                 (15U)</span></div>
<div class="line"><a id="l11968" name="l11968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86bfa9d4ec16c10b2dd86230d32b35ad">11968</a></span><span class="preprocessor">#define USB_COUNT7_RX_BLSIZE_Msk                 (0x1UL &lt;&lt; USB_COUNT7_RX_BLSIZE_Pos)</span></div>
<div class="line"><a id="l11969" name="l11969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">11969</a></span><span class="preprocessor">#define USB_COUNT7_RX_BLSIZE                     USB_COUNT7_RX_BLSIZE_Msk      </span></div>
<div class="line"><a id="l11971" name="l11971"></a><span class="lineno">11971</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11972" name="l11972"></a><span class="lineno">11972</span> </div>
<div class="line"><a id="l11973" name="l11973"></a><span class="lineno">11973</span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span></div>
<div class="line"><a id="l11974" name="l11974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">11974</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_COUNT0_RX_0              (0x000003FFU)           </span></div>
<div class="line"><a id="l11976" name="l11976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">11976</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0              (0x00007C00U)           </span></div>
<div class="line"><a id="l11977" name="l11977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">11977</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_0            (0x00000400U)           </span></div>
<div class="line"><a id="l11978" name="l11978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">11978</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_1            (0x00000800U)           </span></div>
<div class="line"><a id="l11979" name="l11979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">11979</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_2            (0x00001000U)           </span></div>
<div class="line"><a id="l11980" name="l11980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">11980</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_3            (0x00002000U)           </span></div>
<div class="line"><a id="l11981" name="l11981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">11981</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_4            (0x00004000U)           </span></div>
<div class="line"><a id="l11983" name="l11983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">11983</a></span><span class="preprocessor">#define USB_COUNT0_RX_0_BLSIZE_0                 (0x00008000U)           </span></div>
<div class="line"><a id="l11985" name="l11985"></a><span class="lineno">11985</span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span></div>
<div class="line"><a id="l11986" name="l11986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">11986</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_COUNT0_RX_1              (0x03FF0000U)           </span></div>
<div class="line"><a id="l11988" name="l11988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">11988</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1              (0x7C000000U)           </span></div>
<div class="line"><a id="l11989" name="l11989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">11989</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_0            (0x04000000U)           </span></div>
<div class="line"><a id="l11990" name="l11990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">11990</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_1            (0x08000000U)           </span></div>
<div class="line"><a id="l11991" name="l11991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">11991</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_2            (0x10000000U)           </span></div>
<div class="line"><a id="l11992" name="l11992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">11992</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_3            (0x20000000U)           </span></div>
<div class="line"><a id="l11993" name="l11993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">11993</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_4            (0x40000000U)           </span></div>
<div class="line"><a id="l11995" name="l11995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">11995</a></span><span class="preprocessor">#define USB_COUNT0_RX_1_BLSIZE_1                 (0x80000000U)           </span></div>
<div class="line"><a id="l11997" name="l11997"></a><span class="lineno">11997</span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span></div>
<div class="line"><a id="l11998" name="l11998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">11998</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_COUNT1_RX_0              (0x000003FFU)           </span></div>
<div class="line"><a id="l12000" name="l12000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">12000</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0              (0x00007C00U)           </span></div>
<div class="line"><a id="l12001" name="l12001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">12001</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_0            (0x00000400U)           </span></div>
<div class="line"><a id="l12002" name="l12002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">12002</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_1            (0x00000800U)           </span></div>
<div class="line"><a id="l12003" name="l12003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">12003</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_2            (0x00001000U)           </span></div>
<div class="line"><a id="l12004" name="l12004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">12004</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_3            (0x00002000U)           </span></div>
<div class="line"><a id="l12005" name="l12005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">12005</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_4            (0x00004000U)           </span></div>
<div class="line"><a id="l12007" name="l12007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">12007</a></span><span class="preprocessor">#define USB_COUNT1_RX_0_BLSIZE_0                 (0x00008000U)           </span></div>
<div class="line"><a id="l12009" name="l12009"></a><span class="lineno">12009</span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span></div>
<div class="line"><a id="l12010" name="l12010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">12010</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_COUNT1_RX_1              (0x03FF0000U)           </span></div>
<div class="line"><a id="l12012" name="l12012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">12012</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1              (0x7C000000U)           </span></div>
<div class="line"><a id="l12013" name="l12013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">12013</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_0            (0x04000000U)           </span></div>
<div class="line"><a id="l12014" name="l12014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">12014</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_1            (0x08000000U)           </span></div>
<div class="line"><a id="l12015" name="l12015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">12015</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_2            (0x10000000U)           </span></div>
<div class="line"><a id="l12016" name="l12016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">12016</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_3            (0x20000000U)           </span></div>
<div class="line"><a id="l12017" name="l12017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">12017</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_4            (0x40000000U)           </span></div>
<div class="line"><a id="l12019" name="l12019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">12019</a></span><span class="preprocessor">#define USB_COUNT1_RX_1_BLSIZE_1                 (0x80000000U)           </span></div>
<div class="line"><a id="l12021" name="l12021"></a><span class="lineno">12021</span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span></div>
<div class="line"><a id="l12022" name="l12022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">12022</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_COUNT2_RX_0              (0x000003FFU)           </span></div>
<div class="line"><a id="l12024" name="l12024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">12024</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0              (0x00007C00U)           </span></div>
<div class="line"><a id="l12025" name="l12025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">12025</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_0            (0x00000400U)           </span></div>
<div class="line"><a id="l12026" name="l12026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">12026</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_1            (0x00000800U)           </span></div>
<div class="line"><a id="l12027" name="l12027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">12027</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_2            (0x00001000U)           </span></div>
<div class="line"><a id="l12028" name="l12028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">12028</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_3            (0x00002000U)           </span></div>
<div class="line"><a id="l12029" name="l12029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">12029</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_4            (0x00004000U)           </span></div>
<div class="line"><a id="l12031" name="l12031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">12031</a></span><span class="preprocessor">#define USB_COUNT2_RX_0_BLSIZE_0                 (0x00008000U)           </span></div>
<div class="line"><a id="l12033" name="l12033"></a><span class="lineno">12033</span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span></div>
<div class="line"><a id="l12034" name="l12034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">12034</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_COUNT2_RX_1              (0x03FF0000U)           </span></div>
<div class="line"><a id="l12036" name="l12036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">12036</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1              (0x7C000000U)           </span></div>
<div class="line"><a id="l12037" name="l12037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">12037</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_0            (0x04000000U)           </span></div>
<div class="line"><a id="l12038" name="l12038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">12038</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_1            (0x08000000U)           </span></div>
<div class="line"><a id="l12039" name="l12039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">12039</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_2            (0x10000000U)           </span></div>
<div class="line"><a id="l12040" name="l12040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">12040</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_3            (0x20000000U)           </span></div>
<div class="line"><a id="l12041" name="l12041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">12041</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_4            (0x40000000U)           </span></div>
<div class="line"><a id="l12043" name="l12043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">12043</a></span><span class="preprocessor">#define USB_COUNT2_RX_1_BLSIZE_1                 (0x80000000U)           </span></div>
<div class="line"><a id="l12045" name="l12045"></a><span class="lineno">12045</span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span></div>
<div class="line"><a id="l12046" name="l12046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">12046</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_COUNT3_RX_0              (0x000003FFU)           </span></div>
<div class="line"><a id="l12048" name="l12048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">12048</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0              (0x00007C00U)           </span></div>
<div class="line"><a id="l12049" name="l12049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">12049</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_0            (0x00000400U)           </span></div>
<div class="line"><a id="l12050" name="l12050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">12050</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_1            (0x00000800U)           </span></div>
<div class="line"><a id="l12051" name="l12051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">12051</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_2            (0x00001000U)           </span></div>
<div class="line"><a id="l12052" name="l12052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">12052</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_3            (0x00002000U)           </span></div>
<div class="line"><a id="l12053" name="l12053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">12053</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_4            (0x00004000U)           </span></div>
<div class="line"><a id="l12055" name="l12055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">12055</a></span><span class="preprocessor">#define USB_COUNT3_RX_0_BLSIZE_0                 (0x00008000U)           </span></div>
<div class="line"><a id="l12057" name="l12057"></a><span class="lineno">12057</span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span></div>
<div class="line"><a id="l12058" name="l12058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">12058</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_COUNT3_RX_1              (0x03FF0000U)           </span></div>
<div class="line"><a id="l12060" name="l12060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">12060</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1              (0x7C000000U)           </span></div>
<div class="line"><a id="l12061" name="l12061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">12061</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_0            (0x04000000U)           </span></div>
<div class="line"><a id="l12062" name="l12062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">12062</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_1            (0x08000000U)           </span></div>
<div class="line"><a id="l12063" name="l12063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">12063</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_2            (0x10000000U)           </span></div>
<div class="line"><a id="l12064" name="l12064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">12064</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_3            (0x20000000U)           </span></div>
<div class="line"><a id="l12065" name="l12065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">12065</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_4            (0x40000000U)           </span></div>
<div class="line"><a id="l12067" name="l12067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">12067</a></span><span class="preprocessor">#define USB_COUNT3_RX_1_BLSIZE_1                 (0x80000000U)           </span></div>
<div class="line"><a id="l12069" name="l12069"></a><span class="lineno">12069</span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span></div>
<div class="line"><a id="l12070" name="l12070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">12070</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_COUNT4_RX_0              (0x000003FFU)           </span></div>
<div class="line"><a id="l12072" name="l12072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">12072</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0              (0x00007C00U)           </span></div>
<div class="line"><a id="l12073" name="l12073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">12073</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_0            (0x00000400U)           </span></div>
<div class="line"><a id="l12074" name="l12074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">12074</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_1            (0x00000800U)           </span></div>
<div class="line"><a id="l12075" name="l12075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">12075</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_2            (0x00001000U)           </span></div>
<div class="line"><a id="l12076" name="l12076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">12076</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_3            (0x00002000U)           </span></div>
<div class="line"><a id="l12077" name="l12077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">12077</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_4            (0x00004000U)           </span></div>
<div class="line"><a id="l12079" name="l12079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">12079</a></span><span class="preprocessor">#define USB_COUNT4_RX_0_BLSIZE_0                 (0x00008000U)           </span></div>
<div class="line"><a id="l12081" name="l12081"></a><span class="lineno">12081</span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span></div>
<div class="line"><a id="l12082" name="l12082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">12082</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_COUNT4_RX_1              (0x03FF0000U)           </span></div>
<div class="line"><a id="l12084" name="l12084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">12084</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1              (0x7C000000U)           </span></div>
<div class="line"><a id="l12085" name="l12085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">12085</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_0            (0x04000000U)           </span></div>
<div class="line"><a id="l12086" name="l12086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">12086</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_1            (0x08000000U)           </span></div>
<div class="line"><a id="l12087" name="l12087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">12087</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_2            (0x10000000U)           </span></div>
<div class="line"><a id="l12088" name="l12088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">12088</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_3            (0x20000000U)           </span></div>
<div class="line"><a id="l12089" name="l12089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">12089</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_4            (0x40000000U)           </span></div>
<div class="line"><a id="l12091" name="l12091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">12091</a></span><span class="preprocessor">#define USB_COUNT4_RX_1_BLSIZE_1                 (0x80000000U)           </span></div>
<div class="line"><a id="l12093" name="l12093"></a><span class="lineno">12093</span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span></div>
<div class="line"><a id="l12094" name="l12094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">12094</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_COUNT5_RX_0              (0x000003FFU)           </span></div>
<div class="line"><a id="l12096" name="l12096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">12096</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0              (0x00007C00U)           </span></div>
<div class="line"><a id="l12097" name="l12097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">12097</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_0            (0x00000400U)           </span></div>
<div class="line"><a id="l12098" name="l12098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">12098</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_1            (0x00000800U)           </span></div>
<div class="line"><a id="l12099" name="l12099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">12099</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_2            (0x00001000U)           </span></div>
<div class="line"><a id="l12100" name="l12100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">12100</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_3            (0x00002000U)           </span></div>
<div class="line"><a id="l12101" name="l12101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">12101</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_4            (0x00004000U)           </span></div>
<div class="line"><a id="l12103" name="l12103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">12103</a></span><span class="preprocessor">#define USB_COUNT5_RX_0_BLSIZE_0                 (0x00008000U)           </span></div>
<div class="line"><a id="l12105" name="l12105"></a><span class="lineno">12105</span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span></div>
<div class="line"><a id="l12106" name="l12106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">12106</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_COUNT5_RX_1              (0x03FF0000U)           </span></div>
<div class="line"><a id="l12108" name="l12108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">12108</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1              (0x7C000000U)           </span></div>
<div class="line"><a id="l12109" name="l12109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">12109</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_0            (0x04000000U)           </span></div>
<div class="line"><a id="l12110" name="l12110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">12110</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_1            (0x08000000U)           </span></div>
<div class="line"><a id="l12111" name="l12111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">12111</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_2            (0x10000000U)           </span></div>
<div class="line"><a id="l12112" name="l12112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">12112</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_3            (0x20000000U)           </span></div>
<div class="line"><a id="l12113" name="l12113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">12113</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_4            (0x40000000U)           </span></div>
<div class="line"><a id="l12115" name="l12115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">12115</a></span><span class="preprocessor">#define USB_COUNT5_RX_1_BLSIZE_1                 (0x80000000U)           </span></div>
<div class="line"><a id="l12117" name="l12117"></a><span class="lineno">12117</span><span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span></div>
<div class="line"><a id="l12118" name="l12118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">12118</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_COUNT6_RX_0              (0x000003FFU)           </span></div>
<div class="line"><a id="l12120" name="l12120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">12120</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0              (0x00007C00U)           </span></div>
<div class="line"><a id="l12121" name="l12121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">12121</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_0            (0x00000400U)           </span></div>
<div class="line"><a id="l12122" name="l12122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">12122</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_1            (0x00000800U)           </span></div>
<div class="line"><a id="l12123" name="l12123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">12123</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_2            (0x00001000U)           </span></div>
<div class="line"><a id="l12124" name="l12124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">12124</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_3            (0x00002000U)           </span></div>
<div class="line"><a id="l12125" name="l12125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">12125</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_4            (0x00004000U)           </span></div>
<div class="line"><a id="l12127" name="l12127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">12127</a></span><span class="preprocessor">#define USB_COUNT6_RX_0_BLSIZE_0                 (0x00008000U)           </span></div>
<div class="line"><a id="l12129" name="l12129"></a><span class="lineno">12129</span><span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span></div>
<div class="line"><a id="l12130" name="l12130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">12130</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_COUNT6_RX_1              (0x03FF0000U)           </span></div>
<div class="line"><a id="l12132" name="l12132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">12132</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1              (0x7C000000U)           </span></div>
<div class="line"><a id="l12133" name="l12133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">12133</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_0            (0x04000000U)           </span></div>
<div class="line"><a id="l12134" name="l12134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">12134</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_1            (0x08000000U)           </span></div>
<div class="line"><a id="l12135" name="l12135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">12135</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_2            (0x10000000U)           </span></div>
<div class="line"><a id="l12136" name="l12136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">12136</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_3            (0x20000000U)           </span></div>
<div class="line"><a id="l12137" name="l12137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">12137</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_4            (0x40000000U)           </span></div>
<div class="line"><a id="l12139" name="l12139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">12139</a></span><span class="preprocessor">#define USB_COUNT6_RX_1_BLSIZE_1                 (0x80000000U)           </span></div>
<div class="line"><a id="l12141" name="l12141"></a><span class="lineno">12141</span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span></div>
<div class="line"><a id="l12142" name="l12142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">12142</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_COUNT7_RX_0              (0x000003FFU)           </span></div>
<div class="line"><a id="l12144" name="l12144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">12144</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0              (0x00007C00U)           </span></div>
<div class="line"><a id="l12145" name="l12145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">12145</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_0            (0x00000400U)           </span></div>
<div class="line"><a id="l12146" name="l12146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">12146</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_1            (0x00000800U)           </span></div>
<div class="line"><a id="l12147" name="l12147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">12147</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_2            (0x00001000U)           </span></div>
<div class="line"><a id="l12148" name="l12148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">12148</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_3            (0x00002000U)           </span></div>
<div class="line"><a id="l12149" name="l12149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">12149</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_4            (0x00004000U)           </span></div>
<div class="line"><a id="l12151" name="l12151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">12151</a></span><span class="preprocessor">#define USB_COUNT7_RX_0_BLSIZE_0                 (0x00008000U)           </span></div>
<div class="line"><a id="l12153" name="l12153"></a><span class="lineno">12153</span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span></div>
<div class="line"><a id="l12154" name="l12154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">12154</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_COUNT7_RX_1              (0x03FF0000U)           </span></div>
<div class="line"><a id="l12156" name="l12156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">12156</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1              (0x7C000000U)           </span></div>
<div class="line"><a id="l12157" name="l12157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">12157</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_0            (0x04000000U)           </span></div>
<div class="line"><a id="l12158" name="l12158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">12158</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_1            (0x08000000U)           </span></div>
<div class="line"><a id="l12159" name="l12159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">12159</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_2            (0x10000000U)           </span></div>
<div class="line"><a id="l12160" name="l12160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">12160</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_3            (0x20000000U)           </span></div>
<div class="line"><a id="l12161" name="l12161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">12161</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_4            (0x40000000U)           </span></div>
<div class="line"><a id="l12163" name="l12163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">12163</a></span><span class="preprocessor">#define USB_COUNT7_RX_1_BLSIZE_1                 (0x80000000U)           </span></div>
<div class="line"><a id="l12165" name="l12165"></a><span class="lineno">12165</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12166" name="l12166"></a><span class="lineno">12166</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12167" name="l12167"></a><span class="lineno">12167</span><span class="comment">/*                                    UCPD                                    */</span></div>
<div class="line"><a id="l12168" name="l12168"></a><span class="lineno">12168</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12169" name="l12169"></a><span class="lineno">12169</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12170" name="l12170"></a><span class="lineno">12170</span><span class="comment">/********************  Bits definition for UCPD_CFG1 register  *******************/</span></div>
<div class="line"><a id="l12171" name="l12171"></a><span class="lineno">12171</span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV_Pos            (0U)</span></div>
<div class="line"><a id="l12172" name="l12172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab942452a701079b6302cbc85e2743627">12172</a></span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV_Msk            (0x3FUL &lt;&lt; UCPD_CFG1_HBITCLKDIV_Pos) </span></div>
<div class="line"><a id="l12173" name="l12173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691fb05f56dd2b4ddd6a380ed72e600e">12173</a></span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV                UCPD_CFG1_HBITCLKDIV_Msk             </span></div>
<div class="line"><a id="l12174" name="l12174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89bc8f5a02af899c915341c6a0b3a543">12174</a></span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV_0              (0x01UL &lt;&lt; UCPD_CFG1_HBITCLKDIV_Pos) </span></div>
<div class="line"><a id="l12175" name="l12175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1dab7cc12dbdd452110e0d6dd87a456">12175</a></span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV_1              (0x02UL &lt;&lt; UCPD_CFG1_HBITCLKDIV_Pos) </span></div>
<div class="line"><a id="l12176" name="l12176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga112ffc19867fbe0a4fd44e38a455d194">12176</a></span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV_2              (0x04UL &lt;&lt; UCPD_CFG1_HBITCLKDIV_Pos) </span></div>
<div class="line"><a id="l12177" name="l12177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4d9f2b21c0807f4a6a3a9dcaf9e487">12177</a></span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV_3              (0x08UL &lt;&lt; UCPD_CFG1_HBITCLKDIV_Pos) </span></div>
<div class="line"><a id="l12178" name="l12178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga733fc94eb9e6d9173d6d2f893c684315">12178</a></span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV_4              (0x10UL &lt;&lt; UCPD_CFG1_HBITCLKDIV_Pos) </span></div>
<div class="line"><a id="l12179" name="l12179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f41d2f9fe15487c68eab9cd9bfb2a48">12179</a></span><span class="preprocessor">#define UCPD_CFG1_HBITCLKDIV_5              (0x20UL &lt;&lt; UCPD_CFG1_HBITCLKDIV_Pos) </span></div>
<div class="line"><a id="l12180" name="l12180"></a><span class="lineno">12180</span><span class="preprocessor">#define UCPD_CFG1_IFRGAP_Pos                (6U)</span></div>
<div class="line"><a id="l12181" name="l12181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ff1eb1f1a68905d4c9b1919777a03a">12181</a></span><span class="preprocessor">#define UCPD_CFG1_IFRGAP_Msk                (0x1FUL &lt;&lt; UCPD_CFG1_IFRGAP_Pos)     </span></div>
<div class="line"><a id="l12182" name="l12182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5bfb8088018cb1178913c5a854c4877">12182</a></span><span class="preprocessor">#define UCPD_CFG1_IFRGAP                    UCPD_CFG1_IFRGAP_Msk                 </span></div>
<div class="line"><a id="l12183" name="l12183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd25b8ad9ad8a558a3e9d33a7dcc91cf">12183</a></span><span class="preprocessor">#define UCPD_CFG1_IFRGAP_0                  (0x01UL &lt;&lt; UCPD_CFG1_IFRGAP_Pos)     </span></div>
<div class="line"><a id="l12184" name="l12184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55e87c58cac48bc30923b82c9b737b9">12184</a></span><span class="preprocessor">#define UCPD_CFG1_IFRGAP_1                  (0x02UL &lt;&lt; UCPD_CFG1_IFRGAP_Pos)     </span></div>
<div class="line"><a id="l12185" name="l12185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04319d41c1e4c458aa5214daa62e0701">12185</a></span><span class="preprocessor">#define UCPD_CFG1_IFRGAP_2                  (0x04UL &lt;&lt; UCPD_CFG1_IFRGAP_Pos)     </span></div>
<div class="line"><a id="l12186" name="l12186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9808fa5a41b4af71a1a58f16b3258fe0">12186</a></span><span class="preprocessor">#define UCPD_CFG1_IFRGAP_3                  (0x08UL &lt;&lt; UCPD_CFG1_IFRGAP_Pos)     </span></div>
<div class="line"><a id="l12187" name="l12187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a608f0413605393a2f39dd2aa8e312">12187</a></span><span class="preprocessor">#define UCPD_CFG1_IFRGAP_4                  (0x10UL &lt;&lt; UCPD_CFG1_IFRGAP_Pos)     </span></div>
<div class="line"><a id="l12188" name="l12188"></a><span class="lineno">12188</span><span class="preprocessor">#define UCPD_CFG1_TRANSWIN_Pos              (11U)</span></div>
<div class="line"><a id="l12189" name="l12189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645c7002a63dfa854cbdf7e44d77af6d">12189</a></span><span class="preprocessor">#define UCPD_CFG1_TRANSWIN_Msk              (0x1FUL &lt;&lt; UCPD_CFG1_TRANSWIN_Pos)   </span></div>
<div class="line"><a id="l12190" name="l12190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2696a45c4dbd2d3c3d1dc8a4fcd813">12190</a></span><span class="preprocessor">#define UCPD_CFG1_TRANSWIN                  UCPD_CFG1_TRANSWIN_Msk               </span></div>
<div class="line"><a id="l12191" name="l12191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd161757b9d1b695b8b3d1179f8d4f6">12191</a></span><span class="preprocessor">#define UCPD_CFG1_TRANSWIN_0                (0x01UL &lt;&lt; UCPD_CFG1_TRANSWIN_Pos)   </span></div>
<div class="line"><a id="l12192" name="l12192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345034cc3a2d1b32da0d4e291e2df48e">12192</a></span><span class="preprocessor">#define UCPD_CFG1_TRANSWIN_1                (0x02UL &lt;&lt; UCPD_CFG1_TRANSWIN_Pos)   </span></div>
<div class="line"><a id="l12193" name="l12193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f7776350872030e37c1a2410d59e78">12193</a></span><span class="preprocessor">#define UCPD_CFG1_TRANSWIN_2                (0x04UL &lt;&lt; UCPD_CFG1_TRANSWIN_Pos)   </span></div>
<div class="line"><a id="l12194" name="l12194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d1da0f9017c36ad5d18a75e83f5c4d1">12194</a></span><span class="preprocessor">#define UCPD_CFG1_TRANSWIN_3                (0x08UL &lt;&lt; UCPD_CFG1_TRANSWIN_Pos)   </span></div>
<div class="line"><a id="l12195" name="l12195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61260cb724519a06739a14cdde1a638c">12195</a></span><span class="preprocessor">#define UCPD_CFG1_TRANSWIN_4                (0x10UL &lt;&lt; UCPD_CFG1_TRANSWIN_Pos)   </span></div>
<div class="line"><a id="l12196" name="l12196"></a><span class="lineno">12196</span><span class="preprocessor">#define UCPD_CFG1_PSC_UCPDCLK_Pos           (17U)</span></div>
<div class="line"><a id="l12197" name="l12197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf44b6a0173f4ffe648d91494062e12">12197</a></span><span class="preprocessor">#define UCPD_CFG1_PSC_UCPDCLK_Msk           (0x7UL &lt;&lt; UCPD_CFG1_PSC_UCPDCLK_Pos) </span></div>
<div class="line"><a id="l12198" name="l12198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a8265d1e10714183db0e339326da11">12198</a></span><span class="preprocessor">#define UCPD_CFG1_PSC_UCPDCLK               UCPD_CFG1_PSC_UCPDCLK_Msk            </span></div>
<div class="line"><a id="l12199" name="l12199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ad10dbe49737cf80432415bbcfb903">12199</a></span><span class="preprocessor">#define UCPD_CFG1_PSC_UCPDCLK_0             (0x1UL &lt;&lt; UCPD_CFG1_PSC_UCPDCLK_Pos) </span></div>
<div class="line"><a id="l12200" name="l12200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4195de579304cf19040e4123f2b5d069">12200</a></span><span class="preprocessor">#define UCPD_CFG1_PSC_UCPDCLK_1             (0x2UL &lt;&lt; UCPD_CFG1_PSC_UCPDCLK_Pos) </span></div>
<div class="line"><a id="l12201" name="l12201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c5777471b570e785874908baae2993">12201</a></span><span class="preprocessor">#define UCPD_CFG1_PSC_UCPDCLK_2             (0x4UL &lt;&lt; UCPD_CFG1_PSC_UCPDCLK_Pos) </span></div>
<div class="line"><a id="l12202" name="l12202"></a><span class="lineno">12202</span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_Pos            (20U)</span></div>
<div class="line"><a id="l12203" name="l12203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7c010631c92de8c7be3d4f2f696ae97">12203</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_Msk            (0x1FFUL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12204" name="l12204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d23edcbaf800aa9eae6d0f390430f83">12204</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN                UCPD_CFG1_RXORDSETEN_Msk             </span></div>
<div class="line"><a id="l12205" name="l12205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga073529b71b468571f9494c626c15cb37">12205</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_0              (0x001UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12206" name="l12206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8591dd7481d4e6cd827b8b557c162264">12206</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_1              (0x002UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12207" name="l12207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4e6f8d3a2f9089e2f3ca13cddcba8ed">12207</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_2              (0x004UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12208" name="l12208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac78d902f964be59b697b44780b51f1fc">12208</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_3              (0x008UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12209" name="l12209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e1ef150e3c8521d6681df76ce1e18f">12209</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_4              (0x010UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12210" name="l12210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0703226b26b1606ce8fb26083cebe243">12210</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_5              (0x020UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12211" name="l12211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedfeec88cbfb0a653fb1cd3d3ad8bba3">12211</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_6              (0x040UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12212" name="l12212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4561ee533519216db2740b7fd42cf7a7">12212</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_7              (0x080UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12213" name="l12213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4a7f028cc03f239d087997d3391d2e">12213</a></span><span class="preprocessor">#define UCPD_CFG1_RXORDSETEN_8              (0x100UL &lt;&lt; UCPD_CFG1_RXORDSETEN_Pos)</span></div>
<div class="line"><a id="l12214" name="l12214"></a><span class="lineno">12214</span><span class="preprocessor">#define UCPD_CFG1_TXDMAEN_Pos               (29U)</span></div>
<div class="line"><a id="l12215" name="l12215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387901e5ba206083095534d4e43794c9">12215</a></span><span class="preprocessor">#define UCPD_CFG1_TXDMAEN_Msk               (0x1UL &lt;&lt; UCPD_CFG1_TXDMAEN_Pos)     </span></div>
<div class="line"><a id="l12216" name="l12216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b2108a9444287d2260d5acc9550118">12216</a></span><span class="preprocessor">#define UCPD_CFG1_TXDMAEN                   UCPD_CFG1_TXDMAEN_Msk                </span></div>
<div class="line"><a id="l12217" name="l12217"></a><span class="lineno">12217</span><span class="preprocessor">#define UCPD_CFG1_RXDMAEN_Pos               (30U)</span></div>
<div class="line"><a id="l12218" name="l12218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64379ed49878c06393fe7f27123bd8f1">12218</a></span><span class="preprocessor">#define UCPD_CFG1_RXDMAEN_Msk               (0x1UL &lt;&lt; UCPD_CFG1_RXDMAEN_Pos)     </span></div>
<div class="line"><a id="l12219" name="l12219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ed424e98805f2ea4b7e71c594c2cf9">12219</a></span><span class="preprocessor">#define UCPD_CFG1_RXDMAEN                   UCPD_CFG1_RXDMAEN_Msk                </span></div>
<div class="line"><a id="l12220" name="l12220"></a><span class="lineno">12220</span><span class="preprocessor">#define UCPD_CFG1_UCPDEN_Pos                (31U)</span></div>
<div class="line"><a id="l12221" name="l12221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b05217b477c1bc06fbe2962de68e44e">12221</a></span><span class="preprocessor">#define UCPD_CFG1_UCPDEN_Msk                (0x1UL &lt;&lt; UCPD_CFG1_UCPDEN_Pos)      </span></div>
<div class="line"><a id="l12222" name="l12222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga754eea5f94409b30b0a698d92dc4e8ee">12222</a></span><span class="preprocessor">#define UCPD_CFG1_UCPDEN                    UCPD_CFG1_UCPDEN_Msk                 </span></div>
<div class="line"><a id="l12224" name="l12224"></a><span class="lineno">12224</span><span class="comment">/********************  Bits definition for UCPD_CFG2 register  *******************/</span></div>
<div class="line"><a id="l12225" name="l12225"></a><span class="lineno">12225</span><span class="preprocessor">#define UCPD_CFG2_RXFILTDIS_Pos             (0U)</span></div>
<div class="line"><a id="l12226" name="l12226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41683bddf56bde158a461b35881cc80">12226</a></span><span class="preprocessor">#define UCPD_CFG2_RXFILTDIS_Msk             (0x1UL &lt;&lt; UCPD_CFG2_RXFILTDIS_Pos)   </span></div>
<div class="line"><a id="l12227" name="l12227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18656eeb9319b07ab7a4b2008c6c500">12227</a></span><span class="preprocessor">#define UCPD_CFG2_RXFILTDIS                 UCPD_CFG2_RXFILTDIS_Msk              </span></div>
<div class="line"><a id="l12228" name="l12228"></a><span class="lineno">12228</span><span class="preprocessor">#define UCPD_CFG2_RXFILT2N3_Pos             (1U)</span></div>
<div class="line"><a id="l12229" name="l12229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b0005de07af2f87cc22776249047179">12229</a></span><span class="preprocessor">#define UCPD_CFG2_RXFILT2N3_Msk             (0x1UL &lt;&lt; UCPD_CFG2_RXFILT2N3_Pos)   </span></div>
<div class="line"><a id="l12230" name="l12230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaf14b9636c742c5fc30c03afb71f7c1">12230</a></span><span class="preprocessor">#define UCPD_CFG2_RXFILT2N3                 UCPD_CFG2_RXFILT2N3_Msk              </span></div>
<div class="line"><a id="l12231" name="l12231"></a><span class="lineno">12231</span><span class="preprocessor">#define UCPD_CFG2_FORCECLK_Pos              (2U)</span></div>
<div class="line"><a id="l12232" name="l12232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995112521d5def690c57e42c954de4d0">12232</a></span><span class="preprocessor">#define UCPD_CFG2_FORCECLK_Msk              (0x1UL &lt;&lt; UCPD_CFG2_FORCECLK_Pos)    </span></div>
<div class="line"><a id="l12233" name="l12233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145a1a807828735778c1135c716b54ff">12233</a></span><span class="preprocessor">#define UCPD_CFG2_FORCECLK                  UCPD_CFG2_FORCECLK_Msk               </span></div>
<div class="line"><a id="l12234" name="l12234"></a><span class="lineno">12234</span><span class="preprocessor">#define UCPD_CFG2_WUPEN_Pos                 (3U)</span></div>
<div class="line"><a id="l12235" name="l12235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03eebba56b1c8a40e7feb9284f179fb">12235</a></span><span class="preprocessor">#define UCPD_CFG2_WUPEN_Msk                 (0x1UL &lt;&lt; UCPD_CFG2_WUPEN_Pos)       </span></div>
<div class="line"><a id="l12236" name="l12236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc2c2f5ecb184456691872cbe2eed77">12236</a></span><span class="preprocessor">#define UCPD_CFG2_WUPEN                     UCPD_CFG2_WUPEN_Msk                  </span></div>
<div class="line"><a id="l12238" name="l12238"></a><span class="lineno">12238</span><span class="comment">/********************  Bits definition for UCPD_CR register  ********************/</span></div>
<div class="line"><a id="l12239" name="l12239"></a><span class="lineno">12239</span><span class="preprocessor">#define UCPD_CR_TXMODE_Pos                  (0U)</span></div>
<div class="line"><a id="l12240" name="l12240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca25a0e78bf82c024bc015e04b564f35">12240</a></span><span class="preprocessor">#define UCPD_CR_TXMODE_Msk                  (0x3UL &lt;&lt; UCPD_CR_TXMODE_Pos)        </span></div>
<div class="line"><a id="l12241" name="l12241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae73a4150d5663ebc720804b67bdbd5c1">12241</a></span><span class="preprocessor">#define UCPD_CR_TXMODE                      UCPD_CR_TXMODE_Msk                   </span></div>
<div class="line"><a id="l12242" name="l12242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ced038f631459861b3bbe508c2a3e6">12242</a></span><span class="preprocessor">#define UCPD_CR_TXMODE_0                    (0x1UL &lt;&lt; UCPD_CR_TXMODE_Pos)        </span></div>
<div class="line"><a id="l12243" name="l12243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aaa9cbe222b089fb66c7749b2d90dff">12243</a></span><span class="preprocessor">#define UCPD_CR_TXMODE_1                    (0x2UL &lt;&lt; UCPD_CR_TXMODE_Pos)        </span></div>
<div class="line"><a id="l12244" name="l12244"></a><span class="lineno">12244</span><span class="preprocessor">#define UCPD_CR_TXSEND_Pos                  (2U)</span></div>
<div class="line"><a id="l12245" name="l12245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c9564d839a1875c5451743634e61fe0">12245</a></span><span class="preprocessor">#define UCPD_CR_TXSEND_Msk                  (0x1UL &lt;&lt; UCPD_CR_TXSEND_Pos)        </span></div>
<div class="line"><a id="l12246" name="l12246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01fbfe827013c41ede558c20c4e7a6e">12246</a></span><span class="preprocessor">#define UCPD_CR_TXSEND                      UCPD_CR_TXSEND_Msk                   </span></div>
<div class="line"><a id="l12247" name="l12247"></a><span class="lineno">12247</span><span class="preprocessor">#define UCPD_CR_TXHRST_Pos                  (3U)</span></div>
<div class="line"><a id="l12248" name="l12248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace45c4af4d299a89133bdcf7ea76723b">12248</a></span><span class="preprocessor">#define UCPD_CR_TXHRST_Msk                  (0x1UL &lt;&lt; UCPD_CR_TXHRST_Pos)        </span></div>
<div class="line"><a id="l12249" name="l12249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40c09516f05cb7a53765a2de2d17d56">12249</a></span><span class="preprocessor">#define UCPD_CR_TXHRST                      UCPD_CR_TXHRST_Msk                   </span></div>
<div class="line"><a id="l12250" name="l12250"></a><span class="lineno">12250</span><span class="preprocessor">#define UCPD_CR_RXMODE_Pos                  (4U)</span></div>
<div class="line"><a id="l12251" name="l12251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87a9a7d034645879d36f5831bef2f8ee">12251</a></span><span class="preprocessor">#define UCPD_CR_RXMODE_Msk                  (0x1UL &lt;&lt; UCPD_CR_RXMODE_Pos)        </span></div>
<div class="line"><a id="l12252" name="l12252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa754c0ba63958b5fd0f87833b40d8b59">12252</a></span><span class="preprocessor">#define UCPD_CR_RXMODE                      UCPD_CR_RXMODE_Msk                   </span></div>
<div class="line"><a id="l12253" name="l12253"></a><span class="lineno">12253</span><span class="preprocessor">#define UCPD_CR_PHYRXEN_Pos                 (5U)</span></div>
<div class="line"><a id="l12254" name="l12254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e0972f38841434b89571324cff2d59">12254</a></span><span class="preprocessor">#define UCPD_CR_PHYRXEN_Msk                 (0x1UL &lt;&lt; UCPD_CR_PHYRXEN_Pos)       </span></div>
<div class="line"><a id="l12255" name="l12255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c82f41491769851cccea50a641b845e">12255</a></span><span class="preprocessor">#define UCPD_CR_PHYRXEN                     UCPD_CR_PHYRXEN_Msk                  </span></div>
<div class="line"><a id="l12256" name="l12256"></a><span class="lineno">12256</span><span class="preprocessor">#define UCPD_CR_PHYCCSEL_Pos                (6U)</span></div>
<div class="line"><a id="l12257" name="l12257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc0c898bec53d7d23704c6b3cda040c6">12257</a></span><span class="preprocessor">#define UCPD_CR_PHYCCSEL_Msk                (0x1UL &lt;&lt; UCPD_CR_PHYCCSEL_Pos)      </span></div>
<div class="line"><a id="l12258" name="l12258"></a><span class="lineno">12258</span><span class="preprocessor">#define UCPD_CR_PHYCCSEL                    UCPD_CR_PHYCCSEL_Msk                 </span></div>
<div class="line"><a id="l12259" name="l12259"></a><span class="lineno">12259</span><span class="preprocessor">#define UCPD_CR_ANASUBMODE_Pos              (7U)</span></div>
<div class="line"><a id="l12260" name="l12260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8145946addab0ebbcdb63647e643d85c">12260</a></span><span class="preprocessor">#define UCPD_CR_ANASUBMODE_Msk              (0x3UL &lt;&lt; UCPD_CR_ANASUBMODE_Pos)    </span></div>
<div class="line"><a id="l12261" name="l12261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ed2ee6e5274d5a87d4e09dcccc4459">12261</a></span><span class="preprocessor">#define UCPD_CR_ANASUBMODE                  UCPD_CR_ANASUBMODE_Msk               </span></div>
<div class="line"><a id="l12262" name="l12262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b189dce1c77050ceb514b9a01ee135f">12262</a></span><span class="preprocessor">#define UCPD_CR_ANASUBMODE_0                (0x1UL &lt;&lt; UCPD_CR_ANASUBMODE_Pos)    </span></div>
<div class="line"><a id="l12263" name="l12263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372cf2d87e403ce8e18bde6f22c3dd07">12263</a></span><span class="preprocessor">#define UCPD_CR_ANASUBMODE_1                (0x2UL &lt;&lt; UCPD_CR_ANASUBMODE_Pos)    </span></div>
<div class="line"><a id="l12264" name="l12264"></a><span class="lineno">12264</span><span class="preprocessor">#define UCPD_CR_ANAMODE_Pos                 (9U)</span></div>
<div class="line"><a id="l12265" name="l12265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f535b2db454f07b4753b9633f03672">12265</a></span><span class="preprocessor">#define UCPD_CR_ANAMODE_Msk                 (0x1UL &lt;&lt; UCPD_CR_ANAMODE_Pos)       </span></div>
<div class="line"><a id="l12266" name="l12266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f83c1d590bdb162c7862e75a81f44f">12266</a></span><span class="preprocessor">#define UCPD_CR_ANAMODE                     UCPD_CR_ANAMODE_Msk                  </span></div>
<div class="line"><a id="l12267" name="l12267"></a><span class="lineno">12267</span><span class="preprocessor">#define UCPD_CR_CCENABLE_Pos                (10U)</span></div>
<div class="line"><a id="l12268" name="l12268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae73f83e05c07c25fd8ba64e24eca4997">12268</a></span><span class="preprocessor">#define UCPD_CR_CCENABLE_Msk                (0x3UL &lt;&lt; UCPD_CR_CCENABLE_Pos)      </span></div>
<div class="line"><a id="l12269" name="l12269"></a><span class="lineno">12269</span><span class="preprocessor">#define UCPD_CR_CCENABLE                    UCPD_CR_CCENABLE_Msk                 </span></div>
<div class="line"><a id="l12270" name="l12270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e10b170a266306bc3d1178da49cbc5e">12270</a></span><span class="preprocessor">#define UCPD_CR_CCENABLE_0                  (0x1UL &lt;&lt; UCPD_CR_CCENABLE_Pos)      </span></div>
<div class="line"><a id="l12271" name="l12271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1f8fb8317c6d4e7b543bb68b3f762a">12271</a></span><span class="preprocessor">#define UCPD_CR_CCENABLE_1                  (0x2UL &lt;&lt; UCPD_CR_CCENABLE_Pos)      </span></div>
<div class="line"><a id="l12272" name="l12272"></a><span class="lineno">12272</span><span class="preprocessor">#define UCPD_CR_FRSRXEN_Pos                 (16U)</span></div>
<div class="line"><a id="l12273" name="l12273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdddffe1c7c7e504c139a9561bef73b7">12273</a></span><span class="preprocessor">#define UCPD_CR_FRSRXEN_Msk                 (0x1UL &lt;&lt; UCPD_CR_FRSRXEN_Pos)       </span></div>
<div class="line"><a id="l12274" name="l12274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a64473cd9a8af83d06228050f792cc6">12274</a></span><span class="preprocessor">#define UCPD_CR_FRSRXEN                     UCPD_CR_FRSRXEN_Msk                  </span></div>
<div class="line"><a id="l12275" name="l12275"></a><span class="lineno">12275</span><span class="preprocessor">#define UCPD_CR_FRSTX_Pos                   (17U)</span></div>
<div class="line"><a id="l12276" name="l12276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e618942110ab1a2286e8f9998fa55de">12276</a></span><span class="preprocessor">#define UCPD_CR_FRSTX_Msk                   (0x1UL &lt;&lt; UCPD_CR_FRSTX_Pos)         </span></div>
<div class="line"><a id="l12277" name="l12277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0434e16f72400e30b862ae974676f7e">12277</a></span><span class="preprocessor">#define UCPD_CR_FRSTX                       UCPD_CR_FRSTX_Msk                    </span></div>
<div class="line"><a id="l12278" name="l12278"></a><span class="lineno">12278</span><span class="preprocessor">#define UCPD_CR_RDCH_Pos                    (18U)</span></div>
<div class="line"><a id="l12279" name="l12279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d500f35f374357bd825731f636ebb97">12279</a></span><span class="preprocessor">#define UCPD_CR_RDCH_Msk                    (0x1UL &lt;&lt; UCPD_CR_RDCH_Pos)          </span></div>
<div class="line"><a id="l12280" name="l12280"></a><span class="lineno">12280</span><span class="preprocessor">#define UCPD_CR_RDCH                        UCPD_CR_RDCH_Msk                     </span></div>
<div class="line"><a id="l12281" name="l12281"></a><span class="lineno">12281</span><span class="preprocessor">#define UCPD_CR_CC1TCDIS_Pos                (20U)</span></div>
<div class="line"><a id="l12282" name="l12282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d984b2f700094c3d63afbb7cf9b9b89">12282</a></span><span class="preprocessor">#define UCPD_CR_CC1TCDIS_Msk                (0x1UL &lt;&lt; UCPD_CR_CC1TCDIS_Pos)      </span></div>
<div class="line"><a id="l12283" name="l12283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea05c55f6dcb21368d4bc28ca56965b">12283</a></span><span class="preprocessor">#define UCPD_CR_CC1TCDIS                    UCPD_CR_CC1TCDIS_Msk                 </span></div>
<div class="line"><a id="l12284" name="l12284"></a><span class="lineno">12284</span><span class="preprocessor">#define UCPD_CR_CC2TCDIS_Pos                (21U)</span></div>
<div class="line"><a id="l12285" name="l12285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab228b93f7a436ef9802b126f0eb04039">12285</a></span><span class="preprocessor">#define UCPD_CR_CC2TCDIS_Msk                (0x1UL &lt;&lt; UCPD_CR_CC2TCDIS_Pos)      </span></div>
<div class="line"><a id="l12286" name="l12286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20069283388ca07a42f86cb8d624fdb2">12286</a></span><span class="preprocessor">#define UCPD_CR_CC2TCDIS                    UCPD_CR_CC2TCDIS_Msk                 </span></div>
<div class="line"><a id="l12288" name="l12288"></a><span class="lineno">12288</span><span class="comment">/********************  Bits definition for UCPD_IMR register  *******************/</span></div>
<div class="line"><a id="l12289" name="l12289"></a><span class="lineno">12289</span><span class="preprocessor">#define UCPD_IMR_TXISIE_Pos                 (0U)</span></div>
<div class="line"><a id="l12290" name="l12290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga024ce05c4cde4327c2ef0e512d4a8b79">12290</a></span><span class="preprocessor">#define UCPD_IMR_TXISIE_Msk                 (0x1UL &lt;&lt; UCPD_IMR_TXISIE_Pos)       </span></div>
<div class="line"><a id="l12291" name="l12291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5bcb8b44b75fcd7088da14cc544a77">12291</a></span><span class="preprocessor">#define UCPD_IMR_TXISIE                     UCPD_IMR_TXISIE_Msk                  </span></div>
<div class="line"><a id="l12292" name="l12292"></a><span class="lineno">12292</span><span class="preprocessor">#define UCPD_IMR_TXMSGDISCIE_Pos            (1U)</span></div>
<div class="line"><a id="l12293" name="l12293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64589a69b9284be3b7437fb4104aa6fe">12293</a></span><span class="preprocessor">#define UCPD_IMR_TXMSGDISCIE_Msk            (0x1UL &lt;&lt; UCPD_IMR_TXMSGDISCIE_Pos)  </span></div>
<div class="line"><a id="l12294" name="l12294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e37233bd52b581cd2d3697ffdcae12d">12294</a></span><span class="preprocessor">#define UCPD_IMR_TXMSGDISCIE                UCPD_IMR_TXMSGDISCIE_Msk             </span></div>
<div class="line"><a id="l12295" name="l12295"></a><span class="lineno">12295</span><span class="preprocessor">#define UCPD_IMR_TXMSGSENTIE_Pos            (2U)</span></div>
<div class="line"><a id="l12296" name="l12296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b6cff8a556fe43b5c0dc674cc483408">12296</a></span><span class="preprocessor">#define UCPD_IMR_TXMSGSENTIE_Msk            (0x1UL &lt;&lt; UCPD_IMR_TXMSGSENTIE_Pos)  </span></div>
<div class="line"><a id="l12297" name="l12297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adb038f73cdb7b67e5e9ace2e639c2">12297</a></span><span class="preprocessor">#define UCPD_IMR_TXMSGSENTIE                UCPD_IMR_TXMSGSENTIE_Msk             </span></div>
<div class="line"><a id="l12298" name="l12298"></a><span class="lineno">12298</span><span class="preprocessor">#define UCPD_IMR_TXMSGABTIE_Pos             (3U)</span></div>
<div class="line"><a id="l12299" name="l12299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa365c18b320ab46422220b0c1c8bd422">12299</a></span><span class="preprocessor">#define UCPD_IMR_TXMSGABTIE_Msk             (0x1UL &lt;&lt; UCPD_IMR_TXMSGABTIE_Pos)   </span></div>
<div class="line"><a id="l12300" name="l12300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ff2222edacac472767e7abeb7853541">12300</a></span><span class="preprocessor">#define UCPD_IMR_TXMSGABTIE                 UCPD_IMR_TXMSGABTIE_Msk              </span></div>
<div class="line"><a id="l12301" name="l12301"></a><span class="lineno">12301</span><span class="preprocessor">#define UCPD_IMR_HRSTDISCIE_Pos             (4U)</span></div>
<div class="line"><a id="l12302" name="l12302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a22d38f551484faeb3891b3d9eff34">12302</a></span><span class="preprocessor">#define UCPD_IMR_HRSTDISCIE_Msk             (0x1UL &lt;&lt; UCPD_IMR_HRSTDISCIE_Pos)   </span></div>
<div class="line"><a id="l12303" name="l12303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d0299872d3b0366cd72eea24dfe3f8">12303</a></span><span class="preprocessor">#define UCPD_IMR_HRSTDISCIE                 UCPD_IMR_HRSTDISCIE_Msk              </span></div>
<div class="line"><a id="l12304" name="l12304"></a><span class="lineno">12304</span><span class="preprocessor">#define UCPD_IMR_HRSTSENTIE_Pos             (5U)</span></div>
<div class="line"><a id="l12305" name="l12305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2afad182dd7c8e60e50a4e6847fe9f">12305</a></span><span class="preprocessor">#define UCPD_IMR_HRSTSENTIE_Msk             (0x1UL &lt;&lt; UCPD_IMR_HRSTSENTIE_Pos)   </span></div>
<div class="line"><a id="l12306" name="l12306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e991232f7f6bbce4542f078c992808b">12306</a></span><span class="preprocessor">#define UCPD_IMR_HRSTSENTIE                 UCPD_IMR_HRSTSENTIE_Msk              </span></div>
<div class="line"><a id="l12307" name="l12307"></a><span class="lineno">12307</span><span class="preprocessor">#define UCPD_IMR_TXUNDIE_Pos                (6U)</span></div>
<div class="line"><a id="l12308" name="l12308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25cccf0e8b466555118978d34d4abbee">12308</a></span><span class="preprocessor">#define UCPD_IMR_TXUNDIE_Msk                (0x1UL &lt;&lt; UCPD_IMR_TXUNDIE_Pos)      </span></div>
<div class="line"><a id="l12309" name="l12309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3997d757d88478eeff4a3fa5cabd5d0c">12309</a></span><span class="preprocessor">#define UCPD_IMR_TXUNDIE                    UCPD_IMR_TXUNDIE_Msk                 </span></div>
<div class="line"><a id="l12310" name="l12310"></a><span class="lineno">12310</span><span class="preprocessor">#define UCPD_IMR_RXNEIE_Pos                 (8U)</span></div>
<div class="line"><a id="l12311" name="l12311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998ffa7d1d2552f85fe69eb73550796e">12311</a></span><span class="preprocessor">#define UCPD_IMR_RXNEIE_Msk                 (0x1UL &lt;&lt; UCPD_IMR_RXNEIE_Pos)       </span></div>
<div class="line"><a id="l12312" name="l12312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6f7d01e4ea8b2ec4ab8ad9cbd2ff75d">12312</a></span><span class="preprocessor">#define UCPD_IMR_RXNEIE                     UCPD_IMR_RXNEIE_Msk                  </span></div>
<div class="line"><a id="l12313" name="l12313"></a><span class="lineno">12313</span><span class="preprocessor">#define UCPD_IMR_RXORDDETIE_Pos             (9U)</span></div>
<div class="line"><a id="l12314" name="l12314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167ecb6df212abc4c962c8a75066820c">12314</a></span><span class="preprocessor">#define UCPD_IMR_RXORDDETIE_Msk             (0x1UL &lt;&lt; UCPD_IMR_RXORDDETIE_Pos)   </span></div>
<div class="line"><a id="l12315" name="l12315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7912e881ee5d14ba7e4aebc065850bab">12315</a></span><span class="preprocessor">#define UCPD_IMR_RXORDDETIE                 UCPD_IMR_RXORDDETIE_Msk              </span></div>
<div class="line"><a id="l12316" name="l12316"></a><span class="lineno">12316</span><span class="preprocessor">#define UCPD_IMR_RXHRSTDETIE_Pos            (10U)</span></div>
<div class="line"><a id="l12317" name="l12317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d31629e4094131289410c4908bb8985">12317</a></span><span class="preprocessor">#define UCPD_IMR_RXHRSTDETIE_Msk            (0x1UL &lt;&lt; UCPD_IMR_RXHRSTDETIE_Pos)  </span></div>
<div class="line"><a id="l12318" name="l12318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25cce143f9cf66e2aafe1358aa551b5b">12318</a></span><span class="preprocessor">#define UCPD_IMR_RXHRSTDETIE                UCPD_IMR_RXHRSTDETIE_Msk             </span></div>
<div class="line"><a id="l12319" name="l12319"></a><span class="lineno">12319</span><span class="preprocessor">#define UCPD_IMR_RXOVRIE_Pos                (11U)</span></div>
<div class="line"><a id="l12320" name="l12320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae955cf27692f9c192f62c9689c353168">12320</a></span><span class="preprocessor">#define UCPD_IMR_RXOVRIE_Msk                (0x1UL &lt;&lt; UCPD_IMR_RXOVRIE_Pos)      </span></div>
<div class="line"><a id="l12321" name="l12321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55639d64e6cbbf41528452fd148a095">12321</a></span><span class="preprocessor">#define UCPD_IMR_RXOVRIE                    UCPD_IMR_RXOVRIE_Msk                 </span></div>
<div class="line"><a id="l12322" name="l12322"></a><span class="lineno">12322</span><span class="preprocessor">#define UCPD_IMR_RXMSGENDIE_Pos             (12U)</span></div>
<div class="line"><a id="l12323" name="l12323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18e6e065e28ec56176c23af85e1fd8c6">12323</a></span><span class="preprocessor">#define UCPD_IMR_RXMSGENDIE_Msk             (0x1UL &lt;&lt; UCPD_IMR_RXMSGENDIE_Pos)   </span></div>
<div class="line"><a id="l12324" name="l12324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a0ea00b2313947dbaab0766392de0ca">12324</a></span><span class="preprocessor">#define UCPD_IMR_RXMSGENDIE                 UCPD_IMR_RXMSGENDIE_Msk              </span></div>
<div class="line"><a id="l12325" name="l12325"></a><span class="lineno">12325</span><span class="preprocessor">#define UCPD_IMR_TYPECEVT1IE_Pos            (14U)</span></div>
<div class="line"><a id="l12326" name="l12326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae69e2cb256edebef323ac2536cf9aeed">12326</a></span><span class="preprocessor">#define UCPD_IMR_TYPECEVT1IE_Msk            (0x1UL &lt;&lt; UCPD_IMR_TYPECEVT1IE_Pos)  </span></div>
<div class="line"><a id="l12327" name="l12327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e32b7f668cf23490243aab3e78f578">12327</a></span><span class="preprocessor">#define UCPD_IMR_TYPECEVT1IE                UCPD_IMR_TYPECEVT1IE_Msk             </span></div>
<div class="line"><a id="l12328" name="l12328"></a><span class="lineno">12328</span><span class="preprocessor">#define UCPD_IMR_TYPECEVT2IE_Pos            (15U)</span></div>
<div class="line"><a id="l12329" name="l12329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4794a78d3dcedf7ee0380bc2aa0afa64">12329</a></span><span class="preprocessor">#define UCPD_IMR_TYPECEVT2IE_Msk            (0x1UL &lt;&lt; UCPD_IMR_TYPECEVT2IE_Pos)  </span></div>
<div class="line"><a id="l12330" name="l12330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700932737142ca52d95a2cecbaf83b58">12330</a></span><span class="preprocessor">#define UCPD_IMR_TYPECEVT2IE                UCPD_IMR_TYPECEVT2IE_Msk             </span></div>
<div class="line"><a id="l12331" name="l12331"></a><span class="lineno">12331</span><span class="preprocessor">#define UCPD_IMR_FRSEVTIE_Pos               (20U)</span></div>
<div class="line"><a id="l12332" name="l12332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f3ffde485fe157270b4f7c7418faa4">12332</a></span><span class="preprocessor">#define UCPD_IMR_FRSEVTIE_Msk               (0x1UL &lt;&lt; UCPD_IMR_FRSEVTIE_Pos)     </span></div>
<div class="line"><a id="l12333" name="l12333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668edefc551a0470d6b994baee5942ac">12333</a></span><span class="preprocessor">#define UCPD_IMR_FRSEVTIE                   UCPD_IMR_FRSEVTIE_Msk                </span></div>
<div class="line"><a id="l12335" name="l12335"></a><span class="lineno">12335</span><span class="comment">/********************  Bits definition for UCPD_SR register  ********************/</span></div>
<div class="line"><a id="l12336" name="l12336"></a><span class="lineno">12336</span><span class="preprocessor">#define UCPD_SR_TXIS_Pos                    (0U)</span></div>
<div class="line"><a id="l12337" name="l12337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga479256807dae4f875eaa08946bfbce95">12337</a></span><span class="preprocessor">#define UCPD_SR_TXIS_Msk                    (0x1UL &lt;&lt; UCPD_SR_TXIS_Pos)          </span></div>
<div class="line"><a id="l12338" name="l12338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0c95c54e95b80049e32b5eb2c310f5">12338</a></span><span class="preprocessor">#define UCPD_SR_TXIS                        UCPD_SR_TXIS_Msk                     </span></div>
<div class="line"><a id="l12339" name="l12339"></a><span class="lineno">12339</span><span class="preprocessor">#define UCPD_SR_TXMSGDISC_Pos               (1U)</span></div>
<div class="line"><a id="l12340" name="l12340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb66cc9dbb62858babd0d8e402638ed">12340</a></span><span class="preprocessor">#define UCPD_SR_TXMSGDISC_Msk               (0x1UL &lt;&lt; UCPD_SR_TXMSGDISC_Pos)     </span></div>
<div class="line"><a id="l12341" name="l12341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20c141bbbe4bc550cf65382602531744">12341</a></span><span class="preprocessor">#define UCPD_SR_TXMSGDISC                   UCPD_SR_TXMSGDISC_Msk                </span></div>
<div class="line"><a id="l12342" name="l12342"></a><span class="lineno">12342</span><span class="preprocessor">#define UCPD_SR_TXMSGSENT_Pos               (2U)</span></div>
<div class="line"><a id="l12343" name="l12343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68efb8327f621122126fce7b1ac912e9">12343</a></span><span class="preprocessor">#define UCPD_SR_TXMSGSENT_Msk               (0x1UL &lt;&lt; UCPD_SR_TXMSGSENT_Pos)     </span></div>
<div class="line"><a id="l12344" name="l12344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b3c4a0254e0a1c8c7fc6a225b3d415d">12344</a></span><span class="preprocessor">#define UCPD_SR_TXMSGSENT                   UCPD_SR_TXMSGSENT_Msk                </span></div>
<div class="line"><a id="l12345" name="l12345"></a><span class="lineno">12345</span><span class="preprocessor">#define UCPD_SR_TXMSGABT_Pos                (3U)</span></div>
<div class="line"><a id="l12346" name="l12346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3151ce4e8f1b7307ae52f21345d2b02d">12346</a></span><span class="preprocessor">#define UCPD_SR_TXMSGABT_Msk                (0x1UL &lt;&lt; UCPD_SR_TXMSGABT_Pos)      </span></div>
<div class="line"><a id="l12347" name="l12347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff462ffb8a89ad61b3743aad6bb0a98">12347</a></span><span class="preprocessor">#define UCPD_SR_TXMSGABT                    UCPD_SR_TXMSGABT_Msk                 </span></div>
<div class="line"><a id="l12348" name="l12348"></a><span class="lineno">12348</span><span class="preprocessor">#define UCPD_SR_HRSTDISC_Pos                (4U)</span></div>
<div class="line"><a id="l12349" name="l12349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc68276dd28c201145927a81b15a70b5">12349</a></span><span class="preprocessor">#define UCPD_SR_HRSTDISC_Msk                (0x1UL &lt;&lt; UCPD_SR_HRSTDISC_Pos)      </span></div>
<div class="line"><a id="l12350" name="l12350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa600001d2855dd73dc2a9aaeb55c8614">12350</a></span><span class="preprocessor">#define UCPD_SR_HRSTDISC                    UCPD_SR_HRSTDISC_Msk                 </span></div>
<div class="line"><a id="l12351" name="l12351"></a><span class="lineno">12351</span><span class="preprocessor">#define UCPD_SR_HRSTSENT_Pos                (5U)</span></div>
<div class="line"><a id="l12352" name="l12352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb95a863650d525de9c8af9ad687e823">12352</a></span><span class="preprocessor">#define UCPD_SR_HRSTSENT_Msk                (0x1UL &lt;&lt; UCPD_SR_HRSTSENT_Pos)      </span></div>
<div class="line"><a id="l12353" name="l12353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947400c96b1294aaac8cbd6738c10c2e">12353</a></span><span class="preprocessor">#define UCPD_SR_HRSTSENT                    UCPD_SR_HRSTSENT_Msk                 </span></div>
<div class="line"><a id="l12354" name="l12354"></a><span class="lineno">12354</span><span class="preprocessor">#define UCPD_SR_TXUND_Pos                   (6U)</span></div>
<div class="line"><a id="l12355" name="l12355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081780b439c60407e453ed2e92ae3fa2">12355</a></span><span class="preprocessor">#define UCPD_SR_TXUND_Msk                   (0x1UL &lt;&lt; UCPD_SR_TXUND_Pos)         </span></div>
<div class="line"><a id="l12356" name="l12356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb82258e02709743066c4dacc9ec08e4">12356</a></span><span class="preprocessor">#define UCPD_SR_TXUND                       UCPD_SR_TXUND_Msk                    </span></div>
<div class="line"><a id="l12357" name="l12357"></a><span class="lineno">12357</span><span class="preprocessor">#define UCPD_SR_RXNE_Pos                    (8U)</span></div>
<div class="line"><a id="l12358" name="l12358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca147c879c7e7d07257023da554ca4ae">12358</a></span><span class="preprocessor">#define UCPD_SR_RXNE_Msk                    (0x1UL &lt;&lt; UCPD_SR_RXNE_Pos)          </span></div>
<div class="line"><a id="l12359" name="l12359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577a9cfdd3edf40f9177339c6d05a8f">12359</a></span><span class="preprocessor">#define UCPD_SR_RXNE                        UCPD_SR_RXNE_Msk                     </span></div>
<div class="line"><a id="l12360" name="l12360"></a><span class="lineno">12360</span><span class="preprocessor">#define UCPD_SR_RXORDDET_Pos                (9U)</span></div>
<div class="line"><a id="l12361" name="l12361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05ef1bec25e43508acc8c938acb0529">12361</a></span><span class="preprocessor">#define UCPD_SR_RXORDDET_Msk                (0x1UL &lt;&lt; UCPD_SR_RXORDDET_Pos)      </span></div>
<div class="line"><a id="l12362" name="l12362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f13210c6fcfcbdad1420d0f1c76aca">12362</a></span><span class="preprocessor">#define UCPD_SR_RXORDDET                    UCPD_SR_RXORDDET_Msk                 </span></div>
<div class="line"><a id="l12363" name="l12363"></a><span class="lineno">12363</span><span class="preprocessor">#define UCPD_SR_RXHRSTDET_Pos               (10U)</span></div>
<div class="line"><a id="l12364" name="l12364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562a3cf8f97e077a7afa636eb2249115">12364</a></span><span class="preprocessor">#define UCPD_SR_RXHRSTDET_Msk               (0x1UL &lt;&lt; UCPD_SR_RXHRSTDET_Pos)     </span></div>
<div class="line"><a id="l12365" name="l12365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937c7f9f3b600e68d04f3997d4eb413f">12365</a></span><span class="preprocessor">#define UCPD_SR_RXHRSTDET                   UCPD_SR_RXHRSTDET_Msk                </span></div>
<div class="line"><a id="l12366" name="l12366"></a><span class="lineno">12366</span><span class="preprocessor">#define UCPD_SR_RXOVR_Pos                   (11U)</span></div>
<div class="line"><a id="l12367" name="l12367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga504beeaed68a112552dcf3254beae5ec">12367</a></span><span class="preprocessor">#define UCPD_SR_RXOVR_Msk                   (0x1UL &lt;&lt; UCPD_SR_RXOVR_Pos)         </span></div>
<div class="line"><a id="l12368" name="l12368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4285f6c2e88002af5bc8ac68de6ba0">12368</a></span><span class="preprocessor">#define UCPD_SR_RXOVR                       UCPD_SR_RXOVR_Msk                    </span></div>
<div class="line"><a id="l12369" name="l12369"></a><span class="lineno">12369</span><span class="preprocessor">#define UCPD_SR_RXMSGEND_Pos                (12U)</span></div>
<div class="line"><a id="l12370" name="l12370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c3cff061fbfe7fd44ea4f11b6d06f2a">12370</a></span><span class="preprocessor">#define UCPD_SR_RXMSGEND_Msk                (0x1UL &lt;&lt; UCPD_SR_RXMSGEND_Pos)      </span></div>
<div class="line"><a id="l12371" name="l12371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47ba20e12cf97cdd42fd02de53570b4">12371</a></span><span class="preprocessor">#define UCPD_SR_RXMSGEND                    UCPD_SR_RXMSGEND_Msk                 </span></div>
<div class="line"><a id="l12372" name="l12372"></a><span class="lineno">12372</span><span class="preprocessor">#define UCPD_SR_RXERR_Pos                   (13U)</span></div>
<div class="line"><a id="l12373" name="l12373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d13d4bbb0c5e0c5a1ed370bc916928a">12373</a></span><span class="preprocessor">#define UCPD_SR_RXERR_Msk                   (0x1UL &lt;&lt; UCPD_SR_RXERR_Pos)         </span></div>
<div class="line"><a id="l12374" name="l12374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0194d96ce6c7781599a2cb8732fe0a1">12374</a></span><span class="preprocessor">#define UCPD_SR_RXERR                       UCPD_SR_RXERR_Msk                    </span></div>
<div class="line"><a id="l12375" name="l12375"></a><span class="lineno">12375</span><span class="preprocessor">#define UCPD_SR_TYPECEVT1_Pos               (14U)</span></div>
<div class="line"><a id="l12376" name="l12376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac104a4a1730424bc798103010b34aa22">12376</a></span><span class="preprocessor">#define UCPD_SR_TYPECEVT1_Msk               (0x1UL &lt;&lt; UCPD_SR_TYPECEVT1_Pos)     </span></div>
<div class="line"><a id="l12377" name="l12377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc859a914eabb6a09fd5dacb0ab1eba">12377</a></span><span class="preprocessor">#define UCPD_SR_TYPECEVT1                   UCPD_SR_TYPECEVT1_Msk                </span></div>
<div class="line"><a id="l12378" name="l12378"></a><span class="lineno">12378</span><span class="preprocessor">#define UCPD_SR_TYPECEVT2_Pos               (15U)</span></div>
<div class="line"><a id="l12379" name="l12379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbd40c75a2c29cee1c39a7b46a071f5">12379</a></span><span class="preprocessor">#define UCPD_SR_TYPECEVT2_Msk               (0x1UL &lt;&lt; UCPD_SR_TYPECEVT2_Pos)     </span></div>
<div class="line"><a id="l12380" name="l12380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239aa47c4d77ea277b4d7341ffca1516">12380</a></span><span class="preprocessor">#define UCPD_SR_TYPECEVT2                   UCPD_SR_TYPECEVT2_Msk                </span></div>
<div class="line"><a id="l12381" name="l12381"></a><span class="lineno">12381</span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC1_Pos        (16U)</span></div>
<div class="line"><a id="l12382" name="l12382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e61db6a873a69e3141a449b8969fd5">12382</a></span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC1_Msk        (0x3UL &lt;&lt; UCPD_SR_TYPEC_VSTATE_CC1_Pos)</span></div>
<div class="line"><a id="l12383" name="l12383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac808e5a047ec425cf4ff742a7600e60b">12383</a></span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC1            UCPD_SR_TYPEC_VSTATE_CC1_Msk           </span></div>
<div class="line"><a id="l12384" name="l12384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b31ab91c25a57ab205fa831ee9385fe">12384</a></span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC1_0          (0x1UL &lt;&lt; UCPD_SR_TYPEC_VSTATE_CC1_Pos)</span></div>
<div class="line"><a id="l12385" name="l12385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d674483f507f78a139ff0ef991df6e">12385</a></span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC1_1          (0x2UL &lt;&lt; UCPD_SR_TYPEC_VSTATE_CC1_Pos)</span></div>
<div class="line"><a id="l12386" name="l12386"></a><span class="lineno">12386</span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC2_Pos        (18U)</span></div>
<div class="line"><a id="l12387" name="l12387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff26deb1be857089de25cff936e0948c">12387</a></span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC2_Msk        (0x3UL &lt;&lt; UCPD_SR_TYPEC_VSTATE_CC2_Pos)</span></div>
<div class="line"><a id="l12388" name="l12388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e3f015ba3626ebb915752ab82246c4">12388</a></span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC2            UCPD_SR_TYPEC_VSTATE_CC2_Msk           </span></div>
<div class="line"><a id="l12389" name="l12389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b237b465fa084c990881a3ff08980d3">12389</a></span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC2_0          (0x1UL &lt;&lt; UCPD_SR_TYPEC_VSTATE_CC2_Pos)</span></div>
<div class="line"><a id="l12390" name="l12390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46f3eb864d0ee60b1530c79d7caef086">12390</a></span><span class="preprocessor">#define UCPD_SR_TYPEC_VSTATE_CC2_1          (0x2UL &lt;&lt; UCPD_SR_TYPEC_VSTATE_CC2_Pos)</span></div>
<div class="line"><a id="l12391" name="l12391"></a><span class="lineno">12391</span><span class="preprocessor">#define UCPD_SR_FRSEVT_Pos                  (20U)</span></div>
<div class="line"><a id="l12392" name="l12392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51502f8db8ccac75168094c1757d4251">12392</a></span><span class="preprocessor">#define UCPD_SR_FRSEVT_Msk                  (0x1UL &lt;&lt; UCPD_SR_FRSEVT_Pos)        </span></div>
<div class="line"><a id="l12393" name="l12393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga057ca272907113ac307209a01ab1ca64">12393</a></span><span class="preprocessor">#define UCPD_SR_FRSEVT                      UCPD_SR_FRSEVT_Msk                   </span></div>
<div class="line"><a id="l12395" name="l12395"></a><span class="lineno">12395</span><span class="comment">/********************  Bits definition for UCPD_ICR register  *******************/</span></div>
<div class="line"><a id="l12396" name="l12396"></a><span class="lineno">12396</span><span class="preprocessor">#define UCPD_ICR_TXMSGDISCCF_Pos            (1U)</span></div>
<div class="line"><a id="l12397" name="l12397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998e0fa3fd10ea7669f7d9b4b65dd3f5">12397</a></span><span class="preprocessor">#define UCPD_ICR_TXMSGDISCCF_Msk            (0x1UL &lt;&lt; UCPD_ICR_TXMSGDISCCF_Pos)  </span></div>
<div class="line"><a id="l12398" name="l12398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d134792dac75291b5161ee3e724948">12398</a></span><span class="preprocessor">#define UCPD_ICR_TXMSGDISCCF                UCPD_ICR_TXMSGDISCCF_Msk             </span></div>
<div class="line"><a id="l12399" name="l12399"></a><span class="lineno">12399</span><span class="preprocessor">#define UCPD_ICR_TXMSGSENTCF_Pos            (2U)</span></div>
<div class="line"><a id="l12400" name="l12400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada890e4ed04c8ba18a59df818c6b0677">12400</a></span><span class="preprocessor">#define UCPD_ICR_TXMSGSENTCF_Msk            (0x1UL &lt;&lt; UCPD_ICR_TXMSGSENTCF_Pos)  </span></div>
<div class="line"><a id="l12401" name="l12401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed61515dfc6e0550c37ded6f3952355">12401</a></span><span class="preprocessor">#define UCPD_ICR_TXMSGSENTCF                UCPD_ICR_TXMSGSENTCF_Msk             </span></div>
<div class="line"><a id="l12402" name="l12402"></a><span class="lineno">12402</span><span class="preprocessor">#define UCPD_ICR_TXMSGABTCF_Pos             (3U)</span></div>
<div class="line"><a id="l12403" name="l12403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42769887428da766f3ab300e9a3dec9d">12403</a></span><span class="preprocessor">#define UCPD_ICR_TXMSGABTCF_Msk             (0x1UL &lt;&lt; UCPD_ICR_TXMSGABTCF_Pos)   </span></div>
<div class="line"><a id="l12404" name="l12404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b0a3451c285d7bbf9d3d17ab1c1439">12404</a></span><span class="preprocessor">#define UCPD_ICR_TXMSGABTCF                 UCPD_ICR_TXMSGABTCF_Msk              </span></div>
<div class="line"><a id="l12405" name="l12405"></a><span class="lineno">12405</span><span class="preprocessor">#define UCPD_ICR_HRSTDISCCF_Pos             (4U)</span></div>
<div class="line"><a id="l12406" name="l12406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcc24386c900e22bbe6216ed464d042">12406</a></span><span class="preprocessor">#define UCPD_ICR_HRSTDISCCF_Msk             (0x1UL &lt;&lt; UCPD_ICR_HRSTDISCCF_Pos)   </span></div>
<div class="line"><a id="l12407" name="l12407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf72f913cf2ec5efd9059714cbc115b1">12407</a></span><span class="preprocessor">#define UCPD_ICR_HRSTDISCCF                 UCPD_ICR_HRSTDISCCF_Msk              </span></div>
<div class="line"><a id="l12408" name="l12408"></a><span class="lineno">12408</span><span class="preprocessor">#define UCPD_ICR_HRSTSENTCF_Pos             (5U)</span></div>
<div class="line"><a id="l12409" name="l12409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0be8d29f13133bc1422fb1da14e5f437">12409</a></span><span class="preprocessor">#define UCPD_ICR_HRSTSENTCF_Msk             (0x1UL &lt;&lt; UCPD_ICR_HRSTSENTCF_Pos)   </span></div>
<div class="line"><a id="l12410" name="l12410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab592ca6ee23bd95e8dfefe82ea9a32ac">12410</a></span><span class="preprocessor">#define UCPD_ICR_HRSTSENTCF                 UCPD_ICR_HRSTSENTCF_Msk              </span></div>
<div class="line"><a id="l12411" name="l12411"></a><span class="lineno">12411</span><span class="preprocessor">#define UCPD_ICR_TXUNDCF_Pos                (6U)</span></div>
<div class="line"><a id="l12412" name="l12412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7500d481cba339a15809b16355465143">12412</a></span><span class="preprocessor">#define UCPD_ICR_TXUNDCF_Msk                (0x1UL &lt;&lt; UCPD_ICR_TXUNDCF_Pos)      </span></div>
<div class="line"><a id="l12413" name="l12413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db710207aff2cfb2edb4f77d9c2bdec">12413</a></span><span class="preprocessor">#define UCPD_ICR_TXUNDCF                    UCPD_ICR_TXUNDCF_Msk                 </span></div>
<div class="line"><a id="l12414" name="l12414"></a><span class="lineno">12414</span><span class="preprocessor">#define UCPD_ICR_RXORDDETCF_Pos             (9U)</span></div>
<div class="line"><a id="l12415" name="l12415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd842f5a03d3e7b9e081ad19fb566bb">12415</a></span><span class="preprocessor">#define UCPD_ICR_RXORDDETCF_Msk             (0x1UL &lt;&lt; UCPD_ICR_RXORDDETCF_Pos)   </span></div>
<div class="line"><a id="l12416" name="l12416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d29bfefe982cd7023742e57d657f7a9">12416</a></span><span class="preprocessor">#define UCPD_ICR_RXORDDETCF                 UCPD_ICR_RXORDDETCF_Msk              </span></div>
<div class="line"><a id="l12417" name="l12417"></a><span class="lineno">12417</span><span class="preprocessor">#define UCPD_ICR_RXHRSTDETCF_Pos            (10U)</span></div>
<div class="line"><a id="l12418" name="l12418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48dcbac786046f7253179e7b95a404f5">12418</a></span><span class="preprocessor">#define UCPD_ICR_RXHRSTDETCF_Msk            (0x1UL &lt;&lt; UCPD_ICR_RXHRSTDETCF_Pos)  </span></div>
<div class="line"><a id="l12419" name="l12419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8abe12af29bc439b0611583ea7576ae">12419</a></span><span class="preprocessor">#define UCPD_ICR_RXHRSTDETCF                UCPD_ICR_RXHRSTDETCF_Msk             </span></div>
<div class="line"><a id="l12420" name="l12420"></a><span class="lineno">12420</span><span class="preprocessor">#define UCPD_ICR_RXOVRCF_Pos                (11U)</span></div>
<div class="line"><a id="l12421" name="l12421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5fbcc44bafc8d8a036c5314880f001">12421</a></span><span class="preprocessor">#define UCPD_ICR_RXOVRCF_Msk                (0x1UL &lt;&lt; UCPD_ICR_RXOVRCF_Pos)      </span></div>
<div class="line"><a id="l12422" name="l12422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa246b8406dac82e441ab5c08768baac">12422</a></span><span class="preprocessor">#define UCPD_ICR_RXOVRCF                    UCPD_ICR_RXOVRCF_Msk                 </span></div>
<div class="line"><a id="l12423" name="l12423"></a><span class="lineno">12423</span><span class="preprocessor">#define UCPD_ICR_RXMSGENDCF_Pos             (12U)</span></div>
<div class="line"><a id="l12424" name="l12424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232109611e0b70159f2f3d2ea4dfb8f7">12424</a></span><span class="preprocessor">#define UCPD_ICR_RXMSGENDCF_Msk             (0x1UL &lt;&lt; UCPD_ICR_RXMSGENDCF_Pos)   </span></div>
<div class="line"><a id="l12425" name="l12425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c39666629ee4436aebd8a62cba2308a">12425</a></span><span class="preprocessor">#define UCPD_ICR_RXMSGENDCF                 UCPD_ICR_RXMSGENDCF_Msk              </span></div>
<div class="line"><a id="l12426" name="l12426"></a><span class="lineno">12426</span><span class="preprocessor">#define UCPD_ICR_TYPECEVT1CF_Pos            (14U)</span></div>
<div class="line"><a id="l12427" name="l12427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a4e80f971181f95a5c9cd37235766c">12427</a></span><span class="preprocessor">#define UCPD_ICR_TYPECEVT1CF_Msk            (0x1UL &lt;&lt; UCPD_ICR_TYPECEVT1CF_Pos)  </span></div>
<div class="line"><a id="l12428" name="l12428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade2a0d1eca8b03999f8fcee4a8f4f850">12428</a></span><span class="preprocessor">#define UCPD_ICR_TYPECEVT1CF                UCPD_ICR_TYPECEVT1CF_Msk             </span></div>
<div class="line"><a id="l12429" name="l12429"></a><span class="lineno">12429</span><span class="preprocessor">#define UCPD_ICR_TYPECEVT2CF_Pos            (15U)</span></div>
<div class="line"><a id="l12430" name="l12430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f57a87d865490209ee39647aee3baca">12430</a></span><span class="preprocessor">#define UCPD_ICR_TYPECEVT2CF_Msk            (0x1UL &lt;&lt; UCPD_ICR_TYPECEVT2CF_Pos)  </span></div>
<div class="line"><a id="l12431" name="l12431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c54b6dde7757d0c130c9fd48ed40f0">12431</a></span><span class="preprocessor">#define UCPD_ICR_TYPECEVT2CF                UCPD_ICR_TYPECEVT2CF_Msk             </span></div>
<div class="line"><a id="l12432" name="l12432"></a><span class="lineno">12432</span><span class="preprocessor">#define UCPD_ICR_FRSEVTCF_Pos               (20U)</span></div>
<div class="line"><a id="l12433" name="l12433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d7f5d1d15440921679f6a54c2bb981">12433</a></span><span class="preprocessor">#define UCPD_ICR_FRSEVTCF_Msk               (0x1UL &lt;&lt; UCPD_ICR_FRSEVTCF_Pos)     </span></div>
<div class="line"><a id="l12434" name="l12434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab227be44ed24ae3fe2462c4ad07d9a78">12434</a></span><span class="preprocessor">#define UCPD_ICR_FRSEVTCF                   UCPD_ICR_FRSEVTCF_Msk                </span></div>
<div class="line"><a id="l12436" name="l12436"></a><span class="lineno">12436</span><span class="comment">/********************  Bits definition for UCPD_TXORDSET register  **************/</span></div>
<div class="line"><a id="l12437" name="l12437"></a><span class="lineno">12437</span><span class="preprocessor">#define UCPD_TX_ORDSET_TXORDSET_Pos         (0U)</span></div>
<div class="line"><a id="l12438" name="l12438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1a541f4c8fb20141bf301aa7d6b03b">12438</a></span><span class="preprocessor">#define UCPD_TX_ORDSET_TXORDSET_Msk         (0xFFFFFUL &lt;&lt; UCPD_TX_ORDSET_TXORDSET_Pos)</span></div>
<div class="line"><a id="l12439" name="l12439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a93a5444441e53ad4ccc6ef01a2515">12439</a></span><span class="preprocessor">#define UCPD_TX_ORDSET_TXORDSET             UCPD_TX_ORDSET_TXORDSET_Msk               </span></div>
<div class="line"><a id="l12441" name="l12441"></a><span class="lineno">12441</span><span class="comment">/********************  Bits definition for UCPD_TXPAYSZ register  ****************/</span></div>
<div class="line"><a id="l12442" name="l12442"></a><span class="lineno">12442</span><span class="preprocessor">#define UCPD_TX_PAYSZ_TXPAYSZ_Pos           (0U)</span></div>
<div class="line"><a id="l12443" name="l12443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae9647fd77cc59364b73cf9ad508f06">12443</a></span><span class="preprocessor">#define UCPD_TX_PAYSZ_TXPAYSZ_Msk           (0x3FFUL &lt;&lt; UCPD_TX_PAYSZ_TXPAYSZ_Pos)</span></div>
<div class="line"><a id="l12444" name="l12444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557b8497b6c5e232c71e541e2a2fdc21">12444</a></span><span class="preprocessor">#define UCPD_TX_PAYSZ_TXPAYSZ               UCPD_TX_PAYSZ_TXPAYSZ_Msk             </span></div>
<div class="line"><a id="l12446" name="l12446"></a><span class="lineno">12446</span><span class="comment">/********************  Bits definition for UCPD_TXDR register  *******************/</span></div>
<div class="line"><a id="l12447" name="l12447"></a><span class="lineno">12447</span><span class="preprocessor">#define UCPD_TXDR_TXDATA_Pos                (0U)</span></div>
<div class="line"><a id="l12448" name="l12448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f058f8ef1b3d4763b41d3700fabf75">12448</a></span><span class="preprocessor">#define UCPD_TXDR_TXDATA_Msk                 (0xFFUL &lt;&lt; UCPD_TXDR_TXDATA_Pos)     </span></div>
<div class="line"><a id="l12449" name="l12449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5c654840e9f01d1284bc33ae5b15fd">12449</a></span><span class="preprocessor">#define UCPD_TXDR_TXDATA                    UCPD_TXDR_TXDATA_Msk                  </span></div>
<div class="line"><a id="l12451" name="l12451"></a><span class="lineno">12451</span><span class="comment">/********************  Bits definition for UCPD_RXORDSET register  **************/</span></div>
<div class="line"><a id="l12452" name="l12452"></a><span class="lineno">12452</span><span class="preprocessor">#define UCPD_RX_ORDSET_RXORDSET_Pos         (0U)</span></div>
<div class="line"><a id="l12453" name="l12453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3adf92189f74060040b511e4386b1457">12453</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXORDSET_Msk         (0x7UL &lt;&lt; UCPD_RX_ORDSET_RXORDSET_Pos) </span></div>
<div class="line"><a id="l12454" name="l12454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabad5bb1836980da6e1fca614d2fcf6cb">12454</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXORDSET             UCPD_RX_ORDSET_RXORDSET_Msk            </span></div>
<div class="line"><a id="l12455" name="l12455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917e79e81a2b9a2d9520f3b3baacbcb4">12455</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXORDSET_0           (0x1UL &lt;&lt; UCPD_RX_ORDSET_RXORDSET_Pos) </span></div>
<div class="line"><a id="l12456" name="l12456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f54db252e4d3fc47ed855227751fece">12456</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXORDSET_1           (0x2UL &lt;&lt; UCPD_RX_ORDSET_RXORDSET_Pos) </span></div>
<div class="line"><a id="l12457" name="l12457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4943a639d40403eb6424afe24d3efbf">12457</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXORDSET_2           (0x4UL &lt;&lt; UCPD_RX_ORDSET_RXORDSET_Pos) </span></div>
<div class="line"><a id="l12458" name="l12458"></a><span class="lineno">12458</span><span class="preprocessor">#define UCPD_RX_ORDSET_RXSOP3OF4_Pos        (3U)</span></div>
<div class="line"><a id="l12459" name="l12459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66d691be329300a317d0627664239f9">12459</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXSOP3OF4_Msk        (0x1UL &lt;&lt; UCPD_RX_ORDSET_RXSOP3OF4_Pos)</span></div>
<div class="line"><a id="l12460" name="l12460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284a856da2d111301bf404bb9e982aa7">12460</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXSOP3OF4            UCPD_RX_ORDSET_RXSOP3OF4_Msk           </span></div>
<div class="line"><a id="l12461" name="l12461"></a><span class="lineno">12461</span><span class="preprocessor">#define UCPD_RX_ORDSET_RXSOPKINVALID_Pos    (4U)</span></div>
<div class="line"><a id="l12462" name="l12462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c10ca6e4752f71f7c072552672fe07">12462</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXSOPKINVALID_Msk    (0x7UL &lt;&lt; UCPD_RX_ORDSET_RXSOPKINVALID_Pos)</span></div>
<div class="line"><a id="l12463" name="l12463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dba3ed2d0b6a23703a603cf3dfe338">12463</a></span><span class="preprocessor">#define UCPD_RX_ORDSET_RXSOPKINVALID        UCPD_RX_ORDSET_RXSOPKINVALID_Msk           </span></div>
<div class="line"><a id="l12465" name="l12465"></a><span class="lineno">12465</span><span class="comment">/********************  Bits definition for UCPD_RXPAYSZ register  ****************/</span></div>
<div class="line"><a id="l12466" name="l12466"></a><span class="lineno">12466</span><span class="preprocessor">#define UCPD_RX_PAYSZ_RXPAYSZ_Pos           (0U)</span></div>
<div class="line"><a id="l12467" name="l12467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d882a9844f0c0f14f173561358b3ea">12467</a></span><span class="preprocessor">#define UCPD_RX_PAYSZ_RXPAYSZ_Msk           (0x3FFUL &lt;&lt; UCPD_RX_PAYSZ_RXPAYSZ_Pos)</span></div>
<div class="line"><a id="l12468" name="l12468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac104ded273dc175b33b93722eaf9a38d">12468</a></span><span class="preprocessor">#define UCPD_RX_PAYSZ_RXPAYSZ               UCPD_RX_PAYSZ_RXPAYSZ_Msk             </span></div>
<div class="line"><a id="l12470" name="l12470"></a><span class="lineno">12470</span><span class="comment">/********************  Bits definition for UCPD_RXDR register  *******************/</span></div>
<div class="line"><a id="l12471" name="l12471"></a><span class="lineno">12471</span><span class="preprocessor">#define UCPD_RXDR_RXDATA_Pos                (0U)</span></div>
<div class="line"><a id="l12472" name="l12472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad492d26be82cc65a81263ecb07fb684d">12472</a></span><span class="preprocessor">#define UCPD_RXDR_RXDATA_Msk                (0xFFUL &lt;&lt; UCPD_RXDR_RXDATA_Pos)     </span></div>
<div class="line"><a id="l12473" name="l12473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf78b60d436bae5c295ebe6ffc67ad19f">12473</a></span><span class="preprocessor">#define UCPD_RXDR_RXDATA                    UCPD_RXDR_RXDATA_Msk                 </span></div>
<div class="line"><a id="l12475" name="l12475"></a><span class="lineno">12475</span><span class="comment">/********************  Bits definition for UCPD_RXORDEXT1 register  **************/</span></div>
<div class="line"><a id="l12476" name="l12476"></a><span class="lineno">12476</span><span class="preprocessor">#define UCPD_RX_ORDEXT1_RXSOPX1_Pos         (0U)</span></div>
<div class="line"><a id="l12477" name="l12477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6866ed1ff93c705ff2956f00a609cacc">12477</a></span><span class="preprocessor">#define UCPD_RX_ORDEXT1_RXSOPX1_Msk         (0xFFFFFUL &lt;&lt; UCPD_RX_ORDEXT1_RXSOPX1_Pos)</span></div>
<div class="line"><a id="l12478" name="l12478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadd0f2787f369a3e4714865d25a1dc03">12478</a></span><span class="preprocessor">#define UCPD_RX_ORDEXT1_RXSOPX1             UCPD_RX_ORDEXT1_RXSOPX1_Msk               </span></div>
<div class="line"><a id="l12480" name="l12480"></a><span class="lineno">12480</span><span class="comment">/********************  Bits definition for UCPD_RXORDEXT2 register  **************/</span></div>
<div class="line"><a id="l12481" name="l12481"></a><span class="lineno">12481</span><span class="preprocessor">#define UCPD_RX_ORDEXT2_RXSOPX2_Pos         (0U)</span></div>
<div class="line"><a id="l12482" name="l12482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2842492830661b5e2edc086bf15faa72">12482</a></span><span class="preprocessor">#define UCPD_RX_ORDEXT2_RXSOPX2_Msk         (0xFFFFFUL &lt;&lt; UCPD_RX_ORDEXT2_RXSOPX2_Pos)</span></div>
<div class="line"><a id="l12483" name="l12483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdb5cae01d61b6a044789733b215b34">12483</a></span><span class="preprocessor">#define UCPD_RX_ORDEXT2_RXSOPX2             UCPD_RX_ORDEXT2_RXSOPX2_Msk               </span></div>
<div class="line"><a id="l12485" name="l12485"></a><span class="lineno">12485</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12486" name="l12486"></a><span class="lineno">12486</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12487" name="l12487"></a><span class="lineno">12487</span><span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a id="l12488" name="l12488"></a><span class="lineno">12488</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l12489" name="l12489"></a><span class="lineno">12489</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l12490" name="l12490"></a><span class="lineno">12490</span><span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a id="l12491" name="l12491"></a><span class="lineno">12491</span><span class="preprocessor">#define WWDG_CR_T_Pos           (0U)</span></div>
<div class="line"><a id="l12492" name="l12492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">12492</a></span><span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l12493" name="l12493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">12493</a></span><span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a id="l12494" name="l12494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">12494</a></span><span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l12495" name="l12495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">12495</a></span><span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l12496" name="l12496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">12496</a></span><span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l12497" name="l12497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">12497</a></span><span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l12498" name="l12498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">12498</a></span><span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l12499" name="l12499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">12499</a></span><span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l12500" name="l12500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">12500</a></span><span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l12502" name="l12502"></a><span class="lineno">12502</span><span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)</span></div>
<div class="line"><a id="l12503" name="l12503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">12503</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                    </span></div>
<div class="line"><a id="l12504" name="l12504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">12504</a></span><span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a id="l12506" name="l12506"></a><span class="lineno">12506</span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a id="l12507" name="l12507"></a><span class="lineno">12507</span><span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)</span></div>
<div class="line"><a id="l12508" name="l12508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">12508</a></span><span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l12509" name="l12509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">12509</a></span><span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a id="l12510" name="l12510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">12510</a></span><span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l12511" name="l12511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">12511</a></span><span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l12512" name="l12512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">12512</a></span><span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l12513" name="l12513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">12513</a></span><span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l12514" name="l12514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">12514</a></span><span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l12515" name="l12515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">12515</a></span><span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l12516" name="l12516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">12516</a></span><span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l12518" name="l12518"></a><span class="lineno">12518</span><span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (11U)</span></div>
<div class="line"><a id="l12519" name="l12519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">12519</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x7UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l12520" name="l12520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">12520</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a id="l12521" name="l12521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">12521</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l12522" name="l12522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">12522</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l12523" name="l12523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa212cf015a764569f0434011a123d025">12523</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_2        (0x4UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l12525" name="l12525"></a><span class="lineno">12525</span><span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)</span></div>
<div class="line"><a id="l12526" name="l12526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">12526</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                    </span></div>
<div class="line"><a id="l12527" name="l12527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">12527</a></span><span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a id="l12529" name="l12529"></a><span class="lineno">12529</span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a id="l12530" name="l12530"></a><span class="lineno">12530</span><span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)</span></div>
<div class="line"><a id="l12531" name="l12531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">12531</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                    </span></div>
<div class="line"><a id="l12532" name="l12532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">12532</a></span><span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a id="l12546" name="l12546"></a><span class="lineno">12546</span><span class="comment">/******************************* ADC Instances ********************************/</span></div>
<div class="line"><a id="l12547" name="l12547"></a><span class="lineno">12547</span><span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div>
<div class="line"><a id="l12548" name="l12548"></a><span class="lineno">12548</span><span class="preprocessor">                                       ((INSTANCE) == ADC2))</span></div>
<div class="line"><a id="l12549" name="l12549"></a><span class="lineno">12549</span> </div>
<div class="line"><a id="l12550" name="l12550"></a><span class="lineno">12550</span><span class="preprocessor">#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a id="l12551" name="l12551"></a><span class="lineno">12551</span> </div>
<div class="line"><a id="l12552" name="l12552"></a><span class="lineno">12552</span><span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC12_COMMON)</span></div>
<div class="line"><a id="l12553" name="l12553"></a><span class="lineno">12553</span> </div>
<div class="line"><a id="l12554" name="l12554"></a><span class="lineno">12554</span> </div>
<div class="line"><a id="l12555" name="l12555"></a><span class="lineno">12555</span><span class="comment">/******************************** FDCAN Instances ******************************/</span></div>
<div class="line"><a id="l12556" name="l12556"></a><span class="lineno">12556</span><span class="preprocessor">#define IS_FDCAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == FDCAN1)</span></div>
<div class="line"><a id="l12557" name="l12557"></a><span class="lineno">12557</span> </div>
<div class="line"><a id="l12558" name="l12558"></a><span class="lineno">12558</span><span class="preprocessor">#define IS_FDCAN_CONFIG_INSTANCE(INSTANCE) ((INSTANCE) == FDCAN_CONFIG)</span></div>
<div class="line"><a id="l12559" name="l12559"></a><span class="lineno">12559</span><span class="comment">/******************************** COMP Instances ******************************/</span></div>
<div class="line"><a id="l12560" name="l12560"></a><span class="lineno">12560</span><span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \</span></div>
<div class="line"><a id="l12561" name="l12561"></a><span class="lineno">12561</span><span class="preprocessor">                                        ((INSTANCE) == COMP2) || \</span></div>
<div class="line"><a id="l12562" name="l12562"></a><span class="lineno">12562</span><span class="preprocessor">                                        ((INSTANCE) == COMP3) || \</span></div>
<div class="line"><a id="l12563" name="l12563"></a><span class="lineno">12563</span><span class="preprocessor">                                        ((INSTANCE) == COMP4))</span></div>
<div class="line"><a id="l12564" name="l12564"></a><span class="lineno">12564</span> </div>
<div class="line"><a id="l12565" name="l12565"></a><span class="lineno">12565</span><span class="comment">/******************************* CORDIC Instances *****************************/</span></div>
<div class="line"><a id="l12566" name="l12566"></a><span class="lineno">12566</span><span class="preprocessor">#define IS_CORDIC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CORDIC)</span></div>
<div class="line"><a id="l12567" name="l12567"></a><span class="lineno">12567</span> </div>
<div class="line"><a id="l12568" name="l12568"></a><span class="lineno">12568</span><span class="comment">/******************************* CRC Instances ********************************/</span></div>
<div class="line"><a id="l12569" name="l12569"></a><span class="lineno">12569</span><span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a id="l12570" name="l12570"></a><span class="lineno">12570</span> </div>
<div class="line"><a id="l12571" name="l12571"></a><span class="lineno">12571</span><span class="comment">/******************************* DAC Instances ********************************/</span></div>
<div class="line"><a id="l12572" name="l12572"></a><span class="lineno">12572</span><span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DAC1) || \</span></div>
<div class="line"><a id="l12573" name="l12573"></a><span class="lineno">12573</span><span class="preprocessor">                                       ((INSTANCE) == DAC3))</span></div>
<div class="line"><a id="l12574" name="l12574"></a><span class="lineno">12574</span> </div>
<div class="line"><a id="l12575" name="l12575"></a><span class="lineno">12575</span> </div>
<div class="line"><a id="l12576" name="l12576"></a><span class="lineno">12576</span><span class="comment">/******************************** DMA Instances *******************************/</span></div>
<div class="line"><a id="l12577" name="l12577"></a><span class="lineno">12577</span><span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div>
<div class="line"><a id="l12578" name="l12578"></a><span class="lineno">12578</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div>
<div class="line"><a id="l12579" name="l12579"></a><span class="lineno">12579</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div>
<div class="line"><a id="l12580" name="l12580"></a><span class="lineno">12580</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div>
<div class="line"><a id="l12581" name="l12581"></a><span class="lineno">12581</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div>
<div class="line"><a id="l12582" name="l12582"></a><span class="lineno">12582</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div>
<div class="line"><a id="l12583" name="l12583"></a><span class="lineno">12583</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel1) || \</span></div>
<div class="line"><a id="l12584" name="l12584"></a><span class="lineno">12584</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel2) || \</span></div>
<div class="line"><a id="l12585" name="l12585"></a><span class="lineno">12585</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel3) || \</span></div>
<div class="line"><a id="l12586" name="l12586"></a><span class="lineno">12586</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel4) || \</span></div>
<div class="line"><a id="l12587" name="l12587"></a><span class="lineno">12587</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel5) || \</span></div>
<div class="line"><a id="l12588" name="l12588"></a><span class="lineno">12588</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel6))</span></div>
<div class="line"><a id="l12589" name="l12589"></a><span class="lineno">12589</span> </div>
<div class="line"><a id="l12590" name="l12590"></a><span class="lineno">12590</span><span class="preprocessor">#define IS_DMA_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \</span></div>
<div class="line"><a id="l12591" name="l12591"></a><span class="lineno">12591</span><span class="preprocessor">                                                   ((INSTANCE) == DMAMUX1_RequestGenerator1) || \</span></div>
<div class="line"><a id="l12592" name="l12592"></a><span class="lineno">12592</span><span class="preprocessor">                                                   ((INSTANCE) == DMAMUX1_RequestGenerator2) || \</span></div>
<div class="line"><a id="l12593" name="l12593"></a><span class="lineno">12593</span><span class="preprocessor">                                                   ((INSTANCE) == DMAMUX1_RequestGenerator3))</span></div>
<div class="line"><a id="l12594" name="l12594"></a><span class="lineno">12594</span> </div>
<div class="line"><a id="l12595" name="l12595"></a><span class="lineno">12595</span><span class="comment">/******************************* FMAC Instances *******************************/</span></div>
<div class="line"><a id="l12596" name="l12596"></a><span class="lineno">12596</span><span class="preprocessor">#define IS_FMAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == FMAC)</span></div>
<div class="line"><a id="l12597" name="l12597"></a><span class="lineno">12597</span> </div>
<div class="line"><a id="l12598" name="l12598"></a><span class="lineno">12598</span><span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="line"><a id="l12599" name="l12599"></a><span class="lineno">12599</span><span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l12600" name="l12600"></a><span class="lineno">12600</span><span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l12601" name="l12601"></a><span class="lineno">12601</span><span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a id="l12602" name="l12602"></a><span class="lineno">12602</span><span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a id="l12603" name="l12603"></a><span class="lineno">12603</span><span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div>
<div class="line"><a id="l12604" name="l12604"></a><span class="lineno">12604</span><span class="preprocessor">                                        ((INSTANCE) == GPIOF) || \</span></div>
<div class="line"><a id="l12605" name="l12605"></a><span class="lineno">12605</span><span class="preprocessor">                                        ((INSTANCE) == GPIOG))</span></div>
<div class="line"><a id="l12606" name="l12606"></a><span class="lineno">12606</span> </div>
<div class="line"><a id="l12607" name="l12607"></a><span class="lineno">12607</span><span class="comment">/******************************* GPIO AF Instances ****************************/</span></div>
<div class="line"><a id="l12608" name="l12608"></a><span class="lineno">12608</span><span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l12609" name="l12609"></a><span class="lineno">12609</span> </div>
<div class="line"><a id="l12610" name="l12610"></a><span class="lineno">12610</span><span class="comment">/**************************** GPIO Lock Instances *****************************/</span></div>
<div class="line"><a id="l12611" name="l12611"></a><span class="lineno">12611</span><span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l12612" name="l12612"></a><span class="lineno">12612</span> </div>
<div class="line"><a id="l12613" name="l12613"></a><span class="lineno">12613</span><span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="line"><a id="l12614" name="l12614"></a><span class="lineno">12614</span><span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l12615" name="l12615"></a><span class="lineno">12615</span><span class="preprocessor">                                       ((INSTANCE) == I2C2) || \</span></div>
<div class="line"><a id="l12616" name="l12616"></a><span class="lineno">12616</span><span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div>
<div class="line"><a id="l12617" name="l12617"></a><span class="lineno">12617</span> </div>
<div class="line"><a id="l12618" name="l12618"></a><span class="lineno">12618</span><span class="comment">/****************** I2C Instances : wakeup capability from stop modes *********/</span></div>
<div class="line"><a id="l12619" name="l12619"></a><span class="lineno">12619</span><span class="preprocessor">#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l12620" name="l12620"></a><span class="lineno">12620</span> </div>
<div class="line"><a id="l12621" name="l12621"></a><span class="lineno">12621</span><span class="comment">/****************************** OPAMP Instances *******************************/</span></div>
<div class="line"><a id="l12622" name="l12622"></a><span class="lineno">12622</span><span class="preprocessor">#define IS_OPAMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \</span></div>
<div class="line"><a id="l12623" name="l12623"></a><span class="lineno">12623</span><span class="preprocessor">                                         ((INSTANCE) == OPAMP2) || \</span></div>
<div class="line"><a id="l12624" name="l12624"></a><span class="lineno">12624</span><span class="preprocessor">                                         ((INSTANCE) == OPAMP3))</span></div>
<div class="line"><a id="l12625" name="l12625"></a><span class="lineno">12625</span> </div>
<div class="line"><a id="l12626" name="l12626"></a><span class="lineno">12626</span><span class="comment">/******************************** PCD Instances *******************************/</span></div>
<div class="line"><a id="l12627" name="l12627"></a><span class="lineno">12627</span><span class="preprocessor">#define IS_PCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)</span></div>
<div class="line"><a id="l12628" name="l12628"></a><span class="lineno">12628</span> </div>
<div class="line"><a id="l12629" name="l12629"></a><span class="lineno">12629</span> </div>
<div class="line"><a id="l12630" name="l12630"></a><span class="lineno">12630</span><span class="comment">/******************************* RNG Instances ********************************/</span></div>
<div class="line"><a id="l12631" name="l12631"></a><span class="lineno">12631</span><span class="preprocessor">#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)</span></div>
<div class="line"><a id="l12632" name="l12632"></a><span class="lineno">12632</span> </div>
<div class="line"><a id="l12633" name="l12633"></a><span class="lineno">12633</span><span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a id="l12634" name="l12634"></a><span class="lineno">12634</span><span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a id="l12635" name="l12635"></a><span class="lineno">12635</span> </div>
<div class="line"><a id="l12636" name="l12636"></a><span class="lineno">12636</span><span class="preprocessor">#define IS_TAMP_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == TAMP)</span></div>
<div class="line"><a id="l12637" name="l12637"></a><span class="lineno">12637</span> </div>
<div class="line"><a id="l12638" name="l12638"></a><span class="lineno">12638</span><span class="comment">/****************************** SMBUS Instances *******************************/</span></div>
<div class="line"><a id="l12639" name="l12639"></a><span class="lineno">12639</span><span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l12640" name="l12640"></a><span class="lineno">12640</span><span class="preprocessor">                                         ((INSTANCE) == I2C2) || \</span></div>
<div class="line"><a id="l12641" name="l12641"></a><span class="lineno">12641</span><span class="preprocessor">                                         ((INSTANCE) == I2C3))</span></div>
<div class="line"><a id="l12642" name="l12642"></a><span class="lineno">12642</span> </div>
<div class="line"><a id="l12643" name="l12643"></a><span class="lineno">12643</span><span class="comment">/******************************** SAI Instances *******************************/</span></div>
<div class="line"><a id="l12644" name="l12644"></a><span class="lineno">12644</span><span class="preprocessor">#define IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) || ((INSTANCE) == SAI1_Block_B))</span></div>
<div class="line"><a id="l12645" name="l12645"></a><span class="lineno">12645</span> </div>
<div class="line"><a id="l12646" name="l12646"></a><span class="lineno">12646</span><span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a id="l12647" name="l12647"></a><span class="lineno">12647</span><span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a id="l12648" name="l12648"></a><span class="lineno">12648</span><span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a id="l12649" name="l12649"></a><span class="lineno">12649</span><span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div>
<div class="line"><a id="l12650" name="l12650"></a><span class="lineno">12650</span> </div>
<div class="line"><a id="l12651" name="l12651"></a><span class="lineno">12651</span><span class="comment">/******************************** I2S Instances *******************************/</span></div>
<div class="line"><a id="l12652" name="l12652"></a><span class="lineno">12652</span><span class="preprocessor">#define IS_I2S_ALL_INSTANCE(__INSTANCE__)  (((__INSTANCE__) == SPI2) || \</span></div>
<div class="line"><a id="l12653" name="l12653"></a><span class="lineno">12653</span><span class="preprocessor">                                            ((__INSTANCE__) == SPI3))</span></div>
<div class="line"><a id="l12654" name="l12654"></a><span class="lineno">12654</span> </div>
<div class="line"><a id="l12655" name="l12655"></a><span class="lineno">12655</span><span class="comment">/****************** LPTIM Instances : All supported instances *****************/</span></div>
<div class="line"><a id="l12656" name="l12656"></a><span class="lineno">12656</span><span class="preprocessor">#define IS_LPTIM_INSTANCE(INSTANCE)     ((INSTANCE) == LPTIM1)</span></div>
<div class="line"><a id="l12657" name="l12657"></a><span class="lineno">12657</span> </div>
<div class="line"><a id="l12658" name="l12658"></a><span class="lineno">12658</span><span class="comment">/****************** LPTIM Instances : supporting encoder interface **************/</span></div>
<div class="line"><a id="l12659" name="l12659"></a><span class="lineno">12659</span><span class="preprocessor">#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)     ((INSTANCE) == LPTIM1)</span></div>
<div class="line"><a id="l12660" name="l12660"></a><span class="lineno">12660</span> </div>
<div class="line"><a id="l12661" name="l12661"></a><span class="lineno">12661</span><span class="comment">/****************** LPTIM Instances : All supported instances *****************/</span></div>
<div class="line"><a id="l12662" name="l12662"></a><span class="lineno">12662</span><span class="preprocessor">#define IS_LPTIM_ENCODER_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)</span></div>
<div class="line"><a id="l12663" name="l12663"></a><span class="lineno">12663</span> </div>
<div class="line"><a id="l12664" name="l12664"></a><span class="lineno">12664</span><span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div>
<div class="line"><a id="l12665" name="l12665"></a><span class="lineno">12665</span><span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12666" name="l12666"></a><span class="lineno">12666</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12667" name="l12667"></a><span class="lineno">12667</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12668" name="l12668"></a><span class="lineno">12668</span><span class="preprocessor">                                         ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12669" name="l12669"></a><span class="lineno">12669</span><span class="preprocessor">                                         ((INSTANCE) == TIM6)   || \</span></div>
<div class="line"><a id="l12670" name="l12670"></a><span class="lineno">12670</span><span class="preprocessor">                                         ((INSTANCE) == TIM7)   || \</span></div>
<div class="line"><a id="l12671" name="l12671"></a><span class="lineno">12671</span><span class="preprocessor">                                         ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12672" name="l12672"></a><span class="lineno">12672</span><span class="preprocessor">                                         ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l12673" name="l12673"></a><span class="lineno">12673</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l12674" name="l12674"></a><span class="lineno">12674</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12675" name="l12675"></a><span class="lineno">12675</span> </div>
<div class="line"><a id="l12676" name="l12676"></a><span class="lineno">12676</span><span class="comment">/****************** TIM Instances : supporting 32 bits counter ****************/</span></div>
<div class="line"><a id="l12677" name="l12677"></a><span class="lineno">12677</span> </div>
<div class="line"><a id="l12678" name="l12678"></a><span class="lineno">12678</span><span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)</span></div>
<div class="line"><a id="l12679" name="l12679"></a><span class="lineno">12679</span> </div>
<div class="line"><a id="l12680" name="l12680"></a><span class="lineno">12680</span><span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div>
<div class="line"><a id="l12681" name="l12681"></a><span class="lineno">12681</span><span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l12682" name="l12682"></a><span class="lineno">12682</span><span class="preprocessor">                                            ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a id="l12683" name="l12683"></a><span class="lineno">12683</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a id="l12684" name="l12684"></a><span class="lineno">12684</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l12685" name="l12685"></a><span class="lineno">12685</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12686" name="l12686"></a><span class="lineno">12686</span> </div>
<div class="line"><a id="l12687" name="l12687"></a><span class="lineno">12687</span><span class="comment">/************** TIM Instances : supporting Break source selection *************/</span></div>
<div class="line"><a id="l12688" name="l12688"></a><span class="lineno">12688</span><span class="preprocessor">#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12689" name="l12689"></a><span class="lineno">12689</span><span class="preprocessor">                                               ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12690" name="l12690"></a><span class="lineno">12690</span><span class="preprocessor">                                               ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l12691" name="l12691"></a><span class="lineno">12691</span><span class="preprocessor">                                               ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l12692" name="l12692"></a><span class="lineno">12692</span><span class="preprocessor">                                               ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12693" name="l12693"></a><span class="lineno">12693</span> </div>
<div class="line"><a id="l12694" name="l12694"></a><span class="lineno">12694</span><span class="comment">/****************** TIM Instances : supporting 2 break inputs *****************/</span></div>
<div class="line"><a id="l12695" name="l12695"></a><span class="lineno">12695</span><span class="preprocessor">#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l12696" name="l12696"></a><span class="lineno">12696</span><span class="preprocessor">                                            ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12697" name="l12697"></a><span class="lineno">12697</span> </div>
<div class="line"><a id="l12698" name="l12698"></a><span class="lineno">12698</span><span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div>
<div class="line"><a id="l12699" name="l12699"></a><span class="lineno">12699</span><span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12700" name="l12700"></a><span class="lineno">12700</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12701" name="l12701"></a><span class="lineno">12701</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12702" name="l12702"></a><span class="lineno">12702</span><span class="preprocessor">                                         ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12703" name="l12703"></a><span class="lineno">12703</span><span class="preprocessor">                                         ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12704" name="l12704"></a><span class="lineno">12704</span><span class="preprocessor">                                         ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l12705" name="l12705"></a><span class="lineno">12705</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l12706" name="l12706"></a><span class="lineno">12706</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12707" name="l12707"></a><span class="lineno">12707</span> </div>
<div class="line"><a id="l12708" name="l12708"></a><span class="lineno">12708</span><span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div>
<div class="line"><a id="l12709" name="l12709"></a><span class="lineno">12709</span><span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12710" name="l12710"></a><span class="lineno">12710</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12711" name="l12711"></a><span class="lineno">12711</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12712" name="l12712"></a><span class="lineno">12712</span><span class="preprocessor">                                         ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12713" name="l12713"></a><span class="lineno">12713</span><span class="preprocessor">                                         ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12714" name="l12714"></a><span class="lineno">12714</span><span class="preprocessor">                                         ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l12715" name="l12715"></a><span class="lineno">12715</span> </div>
<div class="line"><a id="l12716" name="l12716"></a><span class="lineno">12716</span><span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div>
<div class="line"><a id="l12717" name="l12717"></a><span class="lineno">12717</span><span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12718" name="l12718"></a><span class="lineno">12718</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12719" name="l12719"></a><span class="lineno">12719</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12720" name="l12720"></a><span class="lineno">12720</span><span class="preprocessor">                                         ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12721" name="l12721"></a><span class="lineno">12721</span><span class="preprocessor">                                         ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12722" name="l12722"></a><span class="lineno">12722</span> </div>
<div class="line"><a id="l12723" name="l12723"></a><span class="lineno">12723</span><span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div>
<div class="line"><a id="l12724" name="l12724"></a><span class="lineno">12724</span><span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12725" name="l12725"></a><span class="lineno">12725</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12726" name="l12726"></a><span class="lineno">12726</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12727" name="l12727"></a><span class="lineno">12727</span><span class="preprocessor">                                         ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12728" name="l12728"></a><span class="lineno">12728</span><span class="preprocessor">                                         ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12729" name="l12729"></a><span class="lineno">12729</span> </div>
<div class="line"><a id="l12730" name="l12730"></a><span class="lineno">12730</span><span class="comment">/****************** TIM Instances : at least 5 capture/compare channels *******/</span></div>
<div class="line"><a id="l12731" name="l12731"></a><span class="lineno">12731</span><span class="preprocessor">#define IS_TIM_CC5_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12732" name="l12732"></a><span class="lineno">12732</span><span class="preprocessor">                                         ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12733" name="l12733"></a><span class="lineno">12733</span> </div>
<div class="line"><a id="l12734" name="l12734"></a><span class="lineno">12734</span><span class="comment">/****************** TIM Instances : at least 6 capture/compare channels *******/</span></div>
<div class="line"><a id="l12735" name="l12735"></a><span class="lineno">12735</span><span class="preprocessor">#define IS_TIM_CC6_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12736" name="l12736"></a><span class="lineno">12736</span><span class="preprocessor">                                         ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12737" name="l12737"></a><span class="lineno">12737</span> </div>
<div class="line"><a id="l12738" name="l12738"></a><span class="lineno">12738</span><span class="comment">/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/</span></div>
<div class="line"><a id="l12739" name="l12739"></a><span class="lineno">12739</span><span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12740" name="l12740"></a><span class="lineno">12740</span><span class="preprocessor">                                            ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12741" name="l12741"></a><span class="lineno">12741</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l12742" name="l12742"></a><span class="lineno">12742</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l12743" name="l12743"></a><span class="lineno">12743</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12744" name="l12744"></a><span class="lineno">12744</span> </div>
<div class="line"><a id="l12745" name="l12745"></a><span class="lineno">12745</span><span class="comment">/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/</span></div>
<div class="line"><a id="l12746" name="l12746"></a><span class="lineno">12746</span><span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12747" name="l12747"></a><span class="lineno">12747</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12748" name="l12748"></a><span class="lineno">12748</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12749" name="l12749"></a><span class="lineno">12749</span><span class="preprocessor">                                            ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12750" name="l12750"></a><span class="lineno">12750</span><span class="preprocessor">                                            ((INSTANCE) == TIM6)   || \</span></div>
<div class="line"><a id="l12751" name="l12751"></a><span class="lineno">12751</span><span class="preprocessor">                                            ((INSTANCE) == TIM7)   || \</span></div>
<div class="line"><a id="l12752" name="l12752"></a><span class="lineno">12752</span><span class="preprocessor">                                            ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12753" name="l12753"></a><span class="lineno">12753</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l12754" name="l12754"></a><span class="lineno">12754</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l12755" name="l12755"></a><span class="lineno">12755</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12756" name="l12756"></a><span class="lineno">12756</span> </div>
<div class="line"><a id="l12757" name="l12757"></a><span class="lineno">12757</span><span class="comment">/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/</span></div>
<div class="line"><a id="l12758" name="l12758"></a><span class="lineno">12758</span><span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12759" name="l12759"></a><span class="lineno">12759</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12760" name="l12760"></a><span class="lineno">12760</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12761" name="l12761"></a><span class="lineno">12761</span><span class="preprocessor">                                            ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12762" name="l12762"></a><span class="lineno">12762</span><span class="preprocessor">                                            ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12763" name="l12763"></a><span class="lineno">12763</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l12764" name="l12764"></a><span class="lineno">12764</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l12765" name="l12765"></a><span class="lineno">12765</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12766" name="l12766"></a><span class="lineno">12766</span> </div>
<div class="line"><a id="l12767" name="l12767"></a><span class="lineno">12767</span><span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div>
<div class="line"><a id="l12768" name="l12768"></a><span class="lineno">12768</span><span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12769" name="l12769"></a><span class="lineno">12769</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12770" name="l12770"></a><span class="lineno">12770</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12771" name="l12771"></a><span class="lineno">12771</span><span class="preprocessor">                                            ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12772" name="l12772"></a><span class="lineno">12772</span><span class="preprocessor">                                            ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12773" name="l12773"></a><span class="lineno">12773</span><span class="preprocessor">                                            ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l12774" name="l12774"></a><span class="lineno">12774</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l12775" name="l12775"></a><span class="lineno">12775</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12776" name="l12776"></a><span class="lineno">12776</span> </div>
<div class="line"><a id="l12777" name="l12777"></a><span class="lineno">12777</span><span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div>
<div class="line"><a id="l12778" name="l12778"></a><span class="lineno">12778</span><span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l12779" name="l12779"></a><span class="lineno">12779</span><span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div>
<div class="line"><a id="l12780" name="l12780"></a><span class="lineno">12780</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l12781" name="l12781"></a><span class="lineno">12781</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l12782" name="l12782"></a><span class="lineno">12782</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l12783" name="l12783"></a><span class="lineno">12783</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4) ||          \</span></div>
<div class="line"><a id="l12784" name="l12784"></a><span class="lineno">12784</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_5) ||          \</span></div>
<div class="line"><a id="l12785" name="l12785"></a><span class="lineno">12785</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_6)))           \</span></div>
<div class="line"><a id="l12786" name="l12786"></a><span class="lineno">12786</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l12787" name="l12787"></a><span class="lineno">12787</span><span class="preprocessor">     (((INSTANCE) == TIM2) &amp;&amp;                  \</span></div>
<div class="line"><a id="l12788" name="l12788"></a><span class="lineno">12788</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l12789" name="l12789"></a><span class="lineno">12789</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l12790" name="l12790"></a><span class="lineno">12790</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l12791" name="l12791"></a><span class="lineno">12791</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l12792" name="l12792"></a><span class="lineno">12792</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l12793" name="l12793"></a><span class="lineno">12793</span><span class="preprocessor">     (((INSTANCE) == TIM3) &amp;&amp;                  \</span></div>
<div class="line"><a id="l12794" name="l12794"></a><span class="lineno">12794</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l12795" name="l12795"></a><span class="lineno">12795</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l12796" name="l12796"></a><span class="lineno">12796</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l12797" name="l12797"></a><span class="lineno">12797</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l12798" name="l12798"></a><span class="lineno">12798</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l12799" name="l12799"></a><span class="lineno">12799</span><span class="preprocessor">     (((INSTANCE) == TIM4) &amp;&amp;                  \</span></div>
<div class="line"><a id="l12800" name="l12800"></a><span class="lineno">12800</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l12801" name="l12801"></a><span class="lineno">12801</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l12802" name="l12802"></a><span class="lineno">12802</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l12803" name="l12803"></a><span class="lineno">12803</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l12804" name="l12804"></a><span class="lineno">12804</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l12805" name="l12805"></a><span class="lineno">12805</span><span class="preprocessor">     (((INSTANCE) == TIM8) &amp;&amp;                  \</span></div>
<div class="line"><a id="l12806" name="l12806"></a><span class="lineno">12806</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l12807" name="l12807"></a><span class="lineno">12807</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l12808" name="l12808"></a><span class="lineno">12808</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l12809" name="l12809"></a><span class="lineno">12809</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4) ||          \</span></div>
<div class="line"><a id="l12810" name="l12810"></a><span class="lineno">12810</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_5) ||          \</span></div>
<div class="line"><a id="l12811" name="l12811"></a><span class="lineno">12811</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_6)))           \</span></div>
<div class="line"><a id="l12812" name="l12812"></a><span class="lineno">12812</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l12813" name="l12813"></a><span class="lineno">12813</span><span class="preprocessor">     (((INSTANCE) == TIM15) &amp;&amp;                 \</span></div>
<div class="line"><a id="l12814" name="l12814"></a><span class="lineno">12814</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l12815" name="l12815"></a><span class="lineno">12815</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div>
<div class="line"><a id="l12816" name="l12816"></a><span class="lineno">12816</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l12817" name="l12817"></a><span class="lineno">12817</span><span class="preprocessor">     (((INSTANCE) == TIM16) &amp;&amp;                 \</span></div>
<div class="line"><a id="l12818" name="l12818"></a><span class="lineno">12818</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a id="l12819" name="l12819"></a><span class="lineno">12819</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l12820" name="l12820"></a><span class="lineno">12820</span><span class="preprocessor">     (((INSTANCE) == TIM17) &amp;&amp;                 \</span></div>
<div class="line"><a id="l12821" name="l12821"></a><span class="lineno">12821</span><span class="preprocessor">      (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
<div class="line"><a id="l12822" name="l12822"></a><span class="lineno">12822</span> </div>
<div class="line"><a id="l12823" name="l12823"></a><span class="lineno">12823</span><span class="comment">/****************** TIM Instances : supporting complementary output(s) ********/</span></div>
<div class="line"><a id="l12824" name="l12824"></a><span class="lineno">12824</span><span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l12825" name="l12825"></a><span class="lineno">12825</span><span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a id="l12826" name="l12826"></a><span class="lineno">12826</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a id="l12827" name="l12827"></a><span class="lineno">12827</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a id="l12828" name="l12828"></a><span class="lineno">12828</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||           \</span></div>
<div class="line"><a id="l12829" name="l12829"></a><span class="lineno">12829</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))            \</span></div>
<div class="line"><a id="l12830" name="l12830"></a><span class="lineno">12830</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l12831" name="l12831"></a><span class="lineno">12831</span><span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                    \</span></div>
<div class="line"><a id="l12832" name="l12832"></a><span class="lineno">12832</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a id="l12833" name="l12833"></a><span class="lineno">12833</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a id="l12834" name="l12834"></a><span class="lineno">12834</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||           \</span></div>
<div class="line"><a id="l12835" name="l12835"></a><span class="lineno">12835</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))            \</span></div>
<div class="line"><a id="l12836" name="l12836"></a><span class="lineno">12836</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l12837" name="l12837"></a><span class="lineno">12837</span><span class="preprocessor">    (((INSTANCE) == TIM15) &amp;&amp;                   \</span></div>
<div class="line"><a id="l12838" name="l12838"></a><span class="lineno">12838</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div>
<div class="line"><a id="l12839" name="l12839"></a><span class="lineno">12839</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l12840" name="l12840"></a><span class="lineno">12840</span><span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                   \</span></div>
<div class="line"><a id="l12841" name="l12841"></a><span class="lineno">12841</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div>
<div class="line"><a id="l12842" name="l12842"></a><span class="lineno">12842</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l12843" name="l12843"></a><span class="lineno">12843</span><span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                   \</span></div>
<div class="line"><a id="l12844" name="l12844"></a><span class="lineno">12844</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1)))</span></div>
<div class="line"><a id="l12845" name="l12845"></a><span class="lineno">12845</span> </div>
<div class="line"><a id="l12846" name="l12846"></a><span class="lineno">12846</span><span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="line"><a id="l12847" name="l12847"></a><span class="lineno">12847</span><span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l12848" name="l12848"></a><span class="lineno">12848</span><span class="preprocessor">                                                    ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a id="l12849" name="l12849"></a><span class="lineno">12849</span><span class="preprocessor">                                                    ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a id="l12850" name="l12850"></a><span class="lineno">12850</span><span class="preprocessor">                                                    ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a id="l12851" name="l12851"></a><span class="lineno">12851</span><span class="preprocessor">                                                    ((INSTANCE) == TIM8)    || \</span></div>
<div class="line"><a id="l12852" name="l12852"></a><span class="lineno">12852</span><span class="preprocessor">                                                    ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a id="l12853" name="l12853"></a><span class="lineno">12853</span><span class="preprocessor">                                                    ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l12854" name="l12854"></a><span class="lineno">12854</span><span class="preprocessor">                                                    ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12855" name="l12855"></a><span class="lineno">12855</span> </div>
<div class="line"><a id="l12856" name="l12856"></a><span class="lineno">12856</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div>
<div class="line"><a id="l12857" name="l12857"></a><span class="lineno">12857</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l12858" name="l12858"></a><span class="lineno">12858</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l12859" name="l12859"></a><span class="lineno">12859</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l12860" name="l12860"></a><span class="lineno">12860</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l12861" name="l12861"></a><span class="lineno">12861</span><span class="preprocessor">                                                        ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12862" name="l12862"></a><span class="lineno">12862</span> </div>
<div class="line"><a id="l12863" name="l12863"></a><span class="lineno">12863</span><span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div>
<div class="line"><a id="l12864" name="l12864"></a><span class="lineno">12864</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l12865" name="l12865"></a><span class="lineno">12865</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l12866" name="l12866"></a><span class="lineno">12866</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l12867" name="l12867"></a><span class="lineno">12867</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l12868" name="l12868"></a><span class="lineno">12868</span><span class="preprocessor">                                                        ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12869" name="l12869"></a><span class="lineno">12869</span> </div>
<div class="line"><a id="l12870" name="l12870"></a><span class="lineno">12870</span><span class="comment">/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/</span></div>
<div class="line"><a id="l12871" name="l12871"></a><span class="lineno">12871</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l12872" name="l12872"></a><span class="lineno">12872</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l12873" name="l12873"></a><span class="lineno">12873</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l12874" name="l12874"></a><span class="lineno">12874</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l12875" name="l12875"></a><span class="lineno">12875</span><span class="preprocessor">                                                        ((INSTANCE) == TIM8) || \</span></div>
<div class="line"><a id="l12876" name="l12876"></a><span class="lineno">12876</span><span class="preprocessor">                                                        ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l12877" name="l12877"></a><span class="lineno">12877</span> </div>
<div class="line"><a id="l12878" name="l12878"></a><span class="lineno">12878</span><span class="comment">/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/</span></div>
<div class="line"><a id="l12879" name="l12879"></a><span class="lineno">12879</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l12880" name="l12880"></a><span class="lineno">12880</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l12881" name="l12881"></a><span class="lineno">12881</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l12882" name="l12882"></a><span class="lineno">12882</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l12883" name="l12883"></a><span class="lineno">12883</span><span class="preprocessor">                                                        ((INSTANCE) == TIM8) || \</span></div>
<div class="line"><a id="l12884" name="l12884"></a><span class="lineno">12884</span><span class="preprocessor">                                                        ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l12885" name="l12885"></a><span class="lineno">12885</span> </div>
<div class="line"><a id="l12886" name="l12886"></a><span class="lineno">12886</span><span class="comment">/****************** TIM Instances : supporting combined 3-phase PWM mode ******/</span></div>
<div class="line"><a id="l12887" name="l12887"></a><span class="lineno">12887</span><span class="preprocessor">#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12888" name="l12888"></a><span class="lineno">12888</span><span class="preprocessor">                                                     ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12889" name="l12889"></a><span class="lineno">12889</span> </div>
<div class="line"><a id="l12890" name="l12890"></a><span class="lineno">12890</span><span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div>
<div class="line"><a id="l12891" name="l12891"></a><span class="lineno">12891</span><span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12892" name="l12892"></a><span class="lineno">12892</span><span class="preprocessor">                                                     ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12893" name="l12893"></a><span class="lineno">12893</span><span class="preprocessor">                                                     ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l12894" name="l12894"></a><span class="lineno">12894</span><span class="preprocessor">                                                     ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l12895" name="l12895"></a><span class="lineno">12895</span><span class="preprocessor">                                                     ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12896" name="l12896"></a><span class="lineno">12896</span> </div>
<div class="line"><a id="l12897" name="l12897"></a><span class="lineno">12897</span><span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div>
<div class="line"><a id="l12898" name="l12898"></a><span class="lineno">12898</span><span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l12899" name="l12899"></a><span class="lineno">12899</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l12900" name="l12900"></a><span class="lineno">12900</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l12901" name="l12901"></a><span class="lineno">12901</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l12902" name="l12902"></a><span class="lineno">12902</span><span class="preprocessor">                                                        ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12903" name="l12903"></a><span class="lineno">12903</span> </div>
<div class="line"><a id="l12904" name="l12904"></a><span class="lineno">12904</span><span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="line"><a id="l12905" name="l12905"></a><span class="lineno">12905</span><span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l12906" name="l12906"></a><span class="lineno">12906</span><span class="preprocessor">                                                      ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l12907" name="l12907"></a><span class="lineno">12907</span><span class="preprocessor">                                                      ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l12908" name="l12908"></a><span class="lineno">12908</span><span class="preprocessor">                                                      ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a id="l12909" name="l12909"></a><span class="lineno">12909</span><span class="preprocessor">                                                      ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12910" name="l12910"></a><span class="lineno">12910</span> </div>
<div class="line"><a id="l12911" name="l12911"></a><span class="lineno">12911</span><span class="comment">/****************** TIM Instances : supporting Hall sensor interface **********/</span></div>
<div class="line"><a id="l12912" name="l12912"></a><span class="lineno">12912</span><span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12913" name="l12913"></a><span class="lineno">12913</span><span class="preprocessor">                                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12914" name="l12914"></a><span class="lineno">12914</span><span class="preprocessor">                                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12915" name="l12915"></a><span class="lineno">12915</span><span class="preprocessor">                                                         ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12916" name="l12916"></a><span class="lineno">12916</span><span class="preprocessor">                                                         ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12917" name="l12917"></a><span class="lineno">12917</span><span class="preprocessor">                                                         ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l12918" name="l12918"></a><span class="lineno">12918</span> </div>
<div class="line"><a id="l12919" name="l12919"></a><span class="lineno">12919</span><span class="comment">/**************** TIM Instances : external trigger input available ************/</span></div>
<div class="line"><a id="l12920" name="l12920"></a><span class="lineno">12920</span><span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l12921" name="l12921"></a><span class="lineno">12921</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l12922" name="l12922"></a><span class="lineno">12922</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l12923" name="l12923"></a><span class="lineno">12923</span><span class="preprocessor">                                            ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a id="l12924" name="l12924"></a><span class="lineno">12924</span><span class="preprocessor">                                            ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12925" name="l12925"></a><span class="lineno">12925</span> </div>
<div class="line"><a id="l12926" name="l12926"></a><span class="lineno">12926</span><span class="comment">/************* TIM Instances : supporting ETR source selection ***************/</span></div>
<div class="line"><a id="l12927" name="l12927"></a><span class="lineno">12927</span><span class="preprocessor">#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l12928" name="l12928"></a><span class="lineno">12928</span><span class="preprocessor">                                             ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l12929" name="l12929"></a><span class="lineno">12929</span><span class="preprocessor">                                             ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l12930" name="l12930"></a><span class="lineno">12930</span><span class="preprocessor">                                             ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a id="l12931" name="l12931"></a><span class="lineno">12931</span><span class="preprocessor">                                             ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12932" name="l12932"></a><span class="lineno">12932</span> </div>
<div class="line"><a id="l12933" name="l12933"></a><span class="lineno">12933</span><span class="comment">/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/</span></div>
<div class="line"><a id="l12934" name="l12934"></a><span class="lineno">12934</span><span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l12935" name="l12935"></a><span class="lineno">12935</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l12936" name="l12936"></a><span class="lineno">12936</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l12937" name="l12937"></a><span class="lineno">12937</span><span class="preprocessor">                                            ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a id="l12938" name="l12938"></a><span class="lineno">12938</span><span class="preprocessor">                                            ((INSTANCE) == TIM6)  || \</span></div>
<div class="line"><a id="l12939" name="l12939"></a><span class="lineno">12939</span><span class="preprocessor">                                            ((INSTANCE) == TIM7)  || \</span></div>
<div class="line"><a id="l12940" name="l12940"></a><span class="lineno">12940</span><span class="preprocessor">                                            ((INSTANCE) == TIM8)  || \</span></div>
<div class="line"><a id="l12941" name="l12941"></a><span class="lineno">12941</span><span class="preprocessor">                                            ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l12942" name="l12942"></a><span class="lineno">12942</span> </div>
<div class="line"><a id="l12943" name="l12943"></a><span class="lineno">12943</span><span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div>
<div class="line"><a id="l12944" name="l12944"></a><span class="lineno">12944</span><span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l12945" name="l12945"></a><span class="lineno">12945</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l12946" name="l12946"></a><span class="lineno">12946</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l12947" name="l12947"></a><span class="lineno">12947</span><span class="preprocessor">                                            ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a id="l12948" name="l12948"></a><span class="lineno">12948</span><span class="preprocessor">                                            ((INSTANCE) == TIM8)  || \</span></div>
<div class="line"><a id="l12949" name="l12949"></a><span class="lineno">12949</span><span class="preprocessor">                                            ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l12950" name="l12950"></a><span class="lineno">12950</span> </div>
<div class="line"><a id="l12951" name="l12951"></a><span class="lineno">12951</span><span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div>
<div class="line"><a id="l12952" name="l12952"></a><span class="lineno">12952</span><span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l12953" name="l12953"></a><span class="lineno">12953</span><span class="preprocessor">                                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l12954" name="l12954"></a><span class="lineno">12954</span><span class="preprocessor">                                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l12955" name="l12955"></a><span class="lineno">12955</span><span class="preprocessor">                                                       ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a id="l12956" name="l12956"></a><span class="lineno">12956</span><span class="preprocessor">                                                       ((INSTANCE) == TIM8)  || \</span></div>
<div class="line"><a id="l12957" name="l12957"></a><span class="lineno">12957</span><span class="preprocessor">                                                       ((INSTANCE) == TIM15) || \</span></div>
<div class="line"><a id="l12958" name="l12958"></a><span class="lineno">12958</span><span class="preprocessor">                                                       ((INSTANCE) == TIM16) || \</span></div>
<div class="line"><a id="l12959" name="l12959"></a><span class="lineno">12959</span><span class="preprocessor">                                                       ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12960" name="l12960"></a><span class="lineno">12960</span> </div>
<div class="line"><a id="l12961" name="l12961"></a><span class="lineno">12961</span><span class="comment">/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/</span></div>
<div class="line"><a id="l12962" name="l12962"></a><span class="lineno">12962</span><span class="preprocessor">#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l12963" name="l12963"></a><span class="lineno">12963</span><span class="preprocessor">                                                       ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l12964" name="l12964"></a><span class="lineno">12964</span><span class="preprocessor">                                                       ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l12965" name="l12965"></a><span class="lineno">12965</span><span class="preprocessor">                                                       ((INSTANCE) == TIM8)  || \</span></div>
<div class="line"><a id="l12966" name="l12966"></a><span class="lineno">12966</span><span class="preprocessor">                                                       ((INSTANCE) == TIM15) || \</span></div>
<div class="line"><a id="l12967" name="l12967"></a><span class="lineno">12967</span><span class="preprocessor">                                                       ((INSTANCE) == TIM16) || \</span></div>
<div class="line"><a id="l12968" name="l12968"></a><span class="lineno">12968</span><span class="preprocessor">                                                       ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12969" name="l12969"></a><span class="lineno">12969</span> </div>
<div class="line"><a id="l12970" name="l12970"></a><span class="lineno">12970</span><span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div>
<div class="line"><a id="l12971" name="l12971"></a><span class="lineno">12971</span><span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l12972" name="l12972"></a><span class="lineno">12972</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l12973" name="l12973"></a><span class="lineno">12973</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l12974" name="l12974"></a><span class="lineno">12974</span><span class="preprocessor">                                            ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a id="l12975" name="l12975"></a><span class="lineno">12975</span><span class="preprocessor">                                            ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12976" name="l12976"></a><span class="lineno">12976</span> </div>
<div class="line"><a id="l12977" name="l12977"></a><span class="lineno">12977</span><span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div>
<div class="line"><a id="l12978" name="l12978"></a><span class="lineno">12978</span><span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l12979" name="l12979"></a><span class="lineno">12979</span><span class="preprocessor">                                                       ((INSTANCE) == TIM8)  || \</span></div>
<div class="line"><a id="l12980" name="l12980"></a><span class="lineno">12980</span><span class="preprocessor">                                                       ((INSTANCE) == TIM15) || \</span></div>
<div class="line"><a id="l12981" name="l12981"></a><span class="lineno">12981</span><span class="preprocessor">                                                       ((INSTANCE) == TIM16) || \</span></div>
<div class="line"><a id="l12982" name="l12982"></a><span class="lineno">12982</span><span class="preprocessor">                                                       ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l12983" name="l12983"></a><span class="lineno">12983</span> </div>
<div class="line"><a id="l12984" name="l12984"></a><span class="lineno">12984</span><span class="comment">/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/</span></div>
<div class="line"><a id="l12985" name="l12985"></a><span class="lineno">12985</span><span class="preprocessor">#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l12986" name="l12986"></a><span class="lineno">12986</span><span class="preprocessor">                                            ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l12987" name="l12987"></a><span class="lineno">12987</span> </div>
<div class="line"><a id="l12988" name="l12988"></a><span class="lineno">12988</span><span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div>
<div class="line"><a id="l12989" name="l12989"></a><span class="lineno">12989</span><span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12990" name="l12990"></a><span class="lineno">12990</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12991" name="l12991"></a><span class="lineno">12991</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l12992" name="l12992"></a><span class="lineno">12992</span><span class="preprocessor">                                            ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l12993" name="l12993"></a><span class="lineno">12993</span><span class="preprocessor">                                            ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l12994" name="l12994"></a><span class="lineno">12994</span><span class="preprocessor">                                            ((INSTANCE) == TIM15))</span></div>
<div class="line"><a id="l12995" name="l12995"></a><span class="lineno">12995</span> </div>
<div class="line"><a id="l12996" name="l12996"></a><span class="lineno">12996</span><span class="comment">/******************* TIM Instances : Timer input selection ********************/</span></div>
<div class="line"><a id="l12997" name="l12997"></a><span class="lineno">12997</span><span class="preprocessor">#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l12998" name="l12998"></a><span class="lineno">12998</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l12999" name="l12999"></a><span class="lineno">12999</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l13000" name="l13000"></a><span class="lineno">13000</span><span class="preprocessor">                                         ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l13001" name="l13001"></a><span class="lineno">13001</span><span class="preprocessor">                                         ((INSTANCE) == TIM8)   || \</span></div>
<div class="line"><a id="l13002" name="l13002"></a><span class="lineno">13002</span><span class="preprocessor">                                         ((INSTANCE) == TIM15)  || \</span></div>
<div class="line"><a id="l13003" name="l13003"></a><span class="lineno">13003</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l13004" name="l13004"></a><span class="lineno">13004</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l13005" name="l13005"></a><span class="lineno">13005</span> </div>
<div class="line"><a id="l13006" name="l13006"></a><span class="lineno">13006</span><span class="comment">/****************** TIM Instances : Advanced timer instances *******************/</span></div>
<div class="line"><a id="l13007" name="l13007"></a><span class="lineno">13007</span><span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l13008" name="l13008"></a><span class="lineno">13008</span><span class="preprocessor">                                                  ((INSTANCE) == TIM8))</span></div>
<div class="line"><a id="l13009" name="l13009"></a><span class="lineno">13009</span> </div>
<div class="line"><a id="l13010" name="l13010"></a><span class="lineno">13010</span> </div>
<div class="line"><a id="l13011" name="l13011"></a><span class="lineno">13011</span><span class="comment">/****************** TIM Instances : supporting HSE/32 request instances *******************/</span></div>
<div class="line"><a id="l13012" name="l13012"></a><span class="lineno">13012</span><span class="preprocessor">#define IS_TIM_HSE32_INSTANCE(INSTANCE)         (((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l13013" name="l13013"></a><span class="lineno">13013</span><span class="preprocessor">                                                 ((INSTANCE) == TIM17))</span></div>
<div class="line"><a id="l13014" name="l13014"></a><span class="lineno">13014</span> </div>
<div class="line"><a id="l13015" name="l13015"></a><span class="lineno">13015</span> </div>
<div class="line"><a id="l13016" name="l13016"></a><span class="lineno">13016</span><span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="line"><a id="l13017" name="l13017"></a><span class="lineno">13017</span><span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13018" name="l13018"></a><span class="lineno">13018</span><span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13019" name="l13019"></a><span class="lineno">13019</span><span class="preprocessor">                                     ((INSTANCE) == USART3))</span></div>
<div class="line"><a id="l13020" name="l13020"></a><span class="lineno">13020</span> </div>
<div class="line"><a id="l13021" name="l13021"></a><span class="lineno">13021</span><span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="line"><a id="l13022" name="l13022"></a><span class="lineno">13022</span><span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13023" name="l13023"></a><span class="lineno">13023</span><span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13024" name="l13024"></a><span class="lineno">13024</span><span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13025" name="l13025"></a><span class="lineno">13025</span><span class="preprocessor">                                    ((INSTANCE) == UART4))</span></div>
<div class="line"><a id="l13026" name="l13026"></a><span class="lineno">13026</span> </div>
<div class="line"><a id="l13027" name="l13027"></a><span class="lineno">13027</span><span class="comment">/*********************** UART Instances : FIFO mode ***************************/</span></div>
<div class="line"><a id="l13028" name="l13028"></a><span class="lineno">13028</span><span class="preprocessor">#define IS_UART_FIFO_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13029" name="l13029"></a><span class="lineno">13029</span><span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13030" name="l13030"></a><span class="lineno">13030</span><span class="preprocessor">                                         ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13031" name="l13031"></a><span class="lineno">13031</span><span class="preprocessor">                                         ((INSTANCE) == UART4) || \</span></div>
<div class="line"><a id="l13032" name="l13032"></a><span class="lineno">13032</span><span class="preprocessor">                                         ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l13033" name="l13033"></a><span class="lineno">13033</span> </div>
<div class="line"><a id="l13034" name="l13034"></a><span class="lineno">13034</span><span class="comment">/*********************** UART Instances : SPI Slave mode **********************/</span></div>
<div class="line"><a id="l13035" name="l13035"></a><span class="lineno">13035</span><span class="preprocessor">#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13036" name="l13036"></a><span class="lineno">13036</span><span class="preprocessor">                                              ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13037" name="l13037"></a><span class="lineno">13037</span><span class="preprocessor">                                              ((INSTANCE) == USART3))</span></div>
<div class="line"><a id="l13038" name="l13038"></a><span class="lineno">13038</span> </div>
<div class="line"><a id="l13039" name="l13039"></a><span class="lineno">13039</span><span class="comment">/****************** UART Instances : Auto Baud Rate detection ****************/</span></div>
<div class="line"><a id="l13040" name="l13040"></a><span class="lineno">13040</span><span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13041" name="l13041"></a><span class="lineno">13041</span><span class="preprocessor">                                                            ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13042" name="l13042"></a><span class="lineno">13042</span><span class="preprocessor">                                                            ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13043" name="l13043"></a><span class="lineno">13043</span><span class="preprocessor">                                                            ((INSTANCE) == UART4))</span></div>
<div class="line"><a id="l13044" name="l13044"></a><span class="lineno">13044</span> </div>
<div class="line"><a id="l13045" name="l13045"></a><span class="lineno">13045</span><span class="comment">/****************** UART Instances : Driver Enable *****************/</span></div>
<div class="line"><a id="l13046" name="l13046"></a><span class="lineno">13046</span><span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13047" name="l13047"></a><span class="lineno">13047</span><span class="preprocessor">                                                      ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13048" name="l13048"></a><span class="lineno">13048</span><span class="preprocessor">                                                      ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13049" name="l13049"></a><span class="lineno">13049</span><span class="preprocessor">                                                      ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a id="l13050" name="l13050"></a><span class="lineno">13050</span><span class="preprocessor">                                                      ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l13051" name="l13051"></a><span class="lineno">13051</span> </div>
<div class="line"><a id="l13052" name="l13052"></a><span class="lineno">13052</span><span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a id="l13053" name="l13053"></a><span class="lineno">13053</span><span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13054" name="l13054"></a><span class="lineno">13054</span><span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13055" name="l13055"></a><span class="lineno">13055</span><span class="preprocessor">                                                 ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13056" name="l13056"></a><span class="lineno">13056</span><span class="preprocessor">                                                 ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a id="l13057" name="l13057"></a><span class="lineno">13057</span><span class="preprocessor">                                                 ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l13058" name="l13058"></a><span class="lineno">13058</span> </div>
<div class="line"><a id="l13059" name="l13059"></a><span class="lineno">13059</span><span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="line"><a id="l13060" name="l13060"></a><span class="lineno">13060</span><span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13061" name="l13061"></a><span class="lineno">13061</span><span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13062" name="l13062"></a><span class="lineno">13062</span><span class="preprocessor">                                           ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13063" name="l13063"></a><span class="lineno">13063</span><span class="preprocessor">                                           ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a id="l13064" name="l13064"></a><span class="lineno">13064</span><span class="preprocessor">                                           ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l13065" name="l13065"></a><span class="lineno">13065</span> </div>
<div class="line"><a id="l13066" name="l13066"></a><span class="lineno">13066</span><span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a id="l13067" name="l13067"></a><span class="lineno">13067</span><span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13068" name="l13068"></a><span class="lineno">13068</span><span class="preprocessor">                                          ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13069" name="l13069"></a><span class="lineno">13069</span><span class="preprocessor">                                          ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13070" name="l13070"></a><span class="lineno">13070</span><span class="preprocessor">                                          ((INSTANCE) == UART4))</span></div>
<div class="line"><a id="l13071" name="l13071"></a><span class="lineno">13071</span> </div>
<div class="line"><a id="l13072" name="l13072"></a><span class="lineno">13072</span><span class="comment">/******************** UART Instances : Wake-up from Stop mode **********************/</span></div>
<div class="line"><a id="l13073" name="l13073"></a><span class="lineno">13073</span><span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13074" name="l13074"></a><span class="lineno">13074</span><span class="preprocessor">                                                      ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13075" name="l13075"></a><span class="lineno">13075</span><span class="preprocessor">                                                      ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13076" name="l13076"></a><span class="lineno">13076</span><span class="preprocessor">                                                      ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a id="l13077" name="l13077"></a><span class="lineno">13077</span><span class="preprocessor">                                                      ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l13078" name="l13078"></a><span class="lineno">13078</span> </div>
<div class="line"><a id="l13079" name="l13079"></a><span class="lineno">13079</span><span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a id="l13080" name="l13080"></a><span class="lineno">13080</span><span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13081" name="l13081"></a><span class="lineno">13081</span><span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13082" name="l13082"></a><span class="lineno">13082</span><span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a id="l13083" name="l13083"></a><span class="lineno">13083</span><span class="preprocessor">                                    ((INSTANCE) == UART4))</span></div>
<div class="line"><a id="l13084" name="l13084"></a><span class="lineno">13084</span> </div>
<div class="line"><a id="l13085" name="l13085"></a><span class="lineno">13085</span><span class="comment">/********************* USART Instances : Smard card mode ***********************/</span></div>
<div class="line"><a id="l13086" name="l13086"></a><span class="lineno">13086</span><span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l13087" name="l13087"></a><span class="lineno">13087</span><span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l13088" name="l13088"></a><span class="lineno">13088</span><span class="preprocessor">                                         ((INSTANCE) == USART3))</span></div>
<div class="line"><a id="l13089" name="l13089"></a><span class="lineno">13089</span> </div>
<div class="line"><a id="l13090" name="l13090"></a><span class="lineno">13090</span><span class="comment">/******************** LPUART Instance *****************************************/</span></div>
<div class="line"><a id="l13091" name="l13091"></a><span class="lineno">13091</span><span class="preprocessor">#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)</span></div>
<div class="line"><a id="l13092" name="l13092"></a><span class="lineno">13092</span> </div>
<div class="line"><a id="l13093" name="l13093"></a><span class="lineno">13093</span><span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a id="l13094" name="l13094"></a><span class="lineno">13094</span><span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a id="l13095" name="l13095"></a><span class="lineno">13095</span> </div>
<div class="line"><a id="l13096" name="l13096"></a><span class="lineno">13096</span><span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a id="l13097" name="l13097"></a><span class="lineno">13097</span><span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a id="l13098" name="l13098"></a><span class="lineno">13098</span> </div>
<div class="line"><a id="l13099" name="l13099"></a><span class="lineno">13099</span><span class="comment">/****************************** UCPD Instances ********************************/</span></div>
<div class="line"><a id="l13100" name="l13100"></a><span class="lineno">13100</span><span class="preprocessor">#define IS_UCPD_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == UCPD1)</span></div>
<div class="line"><a id="l13101" name="l13101"></a><span class="lineno">13101</span> </div>
<div class="line"><a id="l13102" name="l13102"></a><span class="lineno">13102</span><span class="comment">/******************************* USB Instances *******************************/</span></div>
<div class="line"><a id="l13103" name="l13103"></a><span class="lineno">13103</span><span class="preprocessor">#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)</span></div>
<div class="line"><a id="l13104" name="l13104"></a><span class="lineno">13104</span> </div>
<div class="line"><a id="l13110" name="l13110"></a><span class="lineno">13110</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13111" name="l13111"></a><span class="lineno">13111</span><span class="comment">/*  For a painless codes migration between the STM32G4xx device product       */</span></div>
<div class="line"><a id="l13112" name="l13112"></a><span class="lineno">13112</span><span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div>
<div class="line"><a id="l13113" name="l13113"></a><span class="lineno">13113</span><span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div>
<div class="line"><a id="l13114" name="l13114"></a><span class="lineno">13114</span><span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div>
<div class="line"><a id="l13115" name="l13115"></a><span class="lineno">13115</span><span class="comment">/*  product lines within the same STM32G4 Family                              */</span></div>
<div class="line"><a id="l13116" name="l13116"></a><span class="lineno">13116</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l13117" name="l13117"></a><span class="lineno">13117</span> </div>
<div class="line"><a id="l13118" name="l13118"></a><span class="lineno">13118</span><span class="comment">/* Aliases for __IRQn */</span></div>
<div class="line"><a id="l13119" name="l13119"></a><span class="lineno">13119</span><span class="preprocessor">#define TIM7_DAC_IRQn     TIM7_IRQn</span></div>
<div class="line"><a id="l13120" name="l13120"></a><span class="lineno">13120</span><span class="preprocessor">#define COMP4_5_6_IRQn    COMP4_IRQn</span></div>
<div class="line"><a id="l13121" name="l13121"></a><span class="lineno">13121</span> </div>
<div class="line"><a id="l13122" name="l13122"></a><span class="lineno">13122</span><span class="comment">/* Aliases for __IRQHandler */</span></div>
<div class="line"><a id="l13123" name="l13123"></a><span class="lineno">13123</span><span class="preprocessor">#define TIM7_DAC_IRQHandler     TIM7_IRQHandler</span></div>
<div class="line"><a id="l13124" name="l13124"></a><span class="lineno">13124</span><span class="preprocessor">#define COMP4_5_6_IRQHandler    COMP4_IRQHandler</span></div>
<div class="line"><a id="l13125" name="l13125"></a><span class="lineno">13125</span> </div>
<div class="line"><a id="l13126" name="l13126"></a><span class="lineno">13126</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l13127" name="l13127"></a><span class="lineno">13127</span>}</div>
<div class="line"><a id="l13128" name="l13128"></a><span class="lineno">13128</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l13129" name="l13129"></a><span class="lineno">13129</span> </div>
<div class="line"><a id="l13130" name="l13130"></a><span class="lineno">13130</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32G431xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l13131" name="l13131"></a><span class="lineno">13131</span> </div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="acore__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32G4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00065">stm32g431xx.h:66</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695">CRS_IRQn</a></div><div class="ttdeci">@ CRS_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00137">stm32g431xx.h:137</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a></div><div class="ttdeci">@ TIM8_TRG_COM_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00122">stm32g431xx.h:122</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4">FMAC_IRQn</a></div><div class="ttdeci">@ FMAC_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00148">stm32g431xx.h:147</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a></div><div class="ttdeci">@ COMP1_2_3_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00135">stm32g431xx.h:135</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00075">stm32g431xx.h:75</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00086">stm32g431xx.h:86</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a></div><div class="ttdeci">@ DMA2_Channel4_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00132">stm32g431xx.h:132</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00081">stm32g431xx.h:81</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a></div><div class="ttdeci">@ ADC1_2_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00095">stm32g431xx.h:95</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9">RTC_TAMP_LSECSS_IRQn</a></div><div class="ttdeci">@ RTC_TAMP_LSECSS_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00080">stm32g431xx.h:80</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00090">stm32g431xx.h:90</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140">UCPD1_IRQn</a></div><div class="ttdeci">@ UCPD1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00134">stm32g431xx.h:134</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a></div><div class="ttdeci">@ USBWakeUp_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00119">stm32g431xx.h:119</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00109">stm32g431xx.h:109</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdeci">@ I2C2_EV_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00110">stm32g431xx.h:110</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00070">stm32g431xx.h:70</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a></div><div class="ttdeci">@ SAI1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00138">stm32g431xx.h:138</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdeci">@ TIM4_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00107">stm32g431xx.h:107</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00105">stm32g431xx.h:105</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00089">stm32g431xx.h:89</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00091">stm32g431xx.h:91</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256">FDCAN1_IT0_IRQn</a></div><div class="ttdeci">@ FDCAN1_IT0_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00098">stm32g431xx.h:98</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00115">stm32g431xx.h:115</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a></div><div class="ttdeci">@ USB_LP_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00097">stm32g431xx.h:97</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00073">stm32g431xx.h:73</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdeci">@ SPI3_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00125">stm32g431xx.h:125</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00113">stm32g431xx.h:113</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdeci">@ TIM7_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00128">stm32g431xx.h:128</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00083">stm32g431xx.h:83</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_TIM17_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00103">stm32g431xx.h:103</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdeci">@ TIM6_DAC_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00127">stm32g431xx.h:127</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdeci">@ I2C2_ER_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00111">stm32g431xx.h:111</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a></div><div class="ttdeci">@ TIM8_CC_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00123">stm32g431xx.h:123</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00072">stm32g431xx.h:72</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00076">stm32g431xx.h:76</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdeci">@ I2C3_ER_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00143">stm32g431xx.h:143</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82d7c395cf638ee625655e93cd250ebe"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82d7c395cf638ee625655e93cd250ebe">COMP4_IRQn</a></div><div class="ttdeci">@ COMP4_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00136">stm32g431xx.h:136</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdeci">@ I2C3_EV_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00142">stm32g431xx.h:142</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00071">stm32g431xx.h:71</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">DMA2_Channel6_IRQn</a></div><div class="ttdeci">@ DMA2_Channel6_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00145">stm32g431xx.h:145</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_TIM15_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00101">stm32g431xx.h:101</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00074">stm32g431xx.h:74</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdeci">@ RNG_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00140">stm32g431xx.h:140</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00082">stm32g431xx.h:82</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00078">stm32g431xx.h:78</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00108">stm32g431xx.h:108</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00106">stm32g431xx.h:106</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00117">stm32g431xx.h:117</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a></div><div class="ttdeci">@ USB_HP_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00096">stm32g431xx.h:96</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00100">stm32g431xx.h:100</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a></div><div class="ttdeci">@ LPTIM1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00124">stm32g431xx.h:124</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdeci">@ FPU_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00139">stm32g431xx.h:139</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdeci">@ DMA1_Channel6_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00094">stm32g431xx.h:94</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00112">stm32g431xx.h:112</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af">DMAMUX_OVR_IRQn</a></div><div class="ttdeci">@ DMAMUX_OVR_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00144">stm32g431xx.h:144</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00069">stm32g431xx.h:69</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00084">stm32g431xx.h:84</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00088">stm32g431xx.h:88</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a></div><div class="ttdeci">@ DMA2_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00129">stm32g431xx.h:129</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdeci">@ DMA1_Channel5_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00093">stm32g431xx.h:93</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a></div><div class="ttdeci">@ TIM8_BRK_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00120">stm32g431xx.h:120</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a></div><div class="ttdeci">@ DMA2_Channel5_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00133">stm32g431xx.h:133</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a></div><div class="ttdeci">@ DMA2_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00130">stm32g431xx.h:130</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a></div><div class="ttdeci">@ TIM1_UP_TIM16_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00102">stm32g431xx.h:102</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00114">stm32g431xx.h:114</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a></div><div class="ttdeci">@ DMA2_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00131">stm32g431xx.h:131</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00087">stm32g431xx.h:87</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00068">stm32g431xx.h:68</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdeci">@ UART4_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00126">stm32g431xx.h:126</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">PVD_PVM_IRQn</a></div><div class="ttdeci">@ PVD_PVM_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00079">stm32g431xx.h:79</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00092">stm32g431xx.h:92</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00085">stm32g431xx.h:85</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a></div><div class="ttdeci">@ TIM8_UP_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00121">stm32g431xx.h:121</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00104">stm32g431xx.h:104</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4">FDCAN1_IT1_IRQn</a></div><div class="ttdeci">@ FDCAN1_IT1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00099">stm32g431xx.h:99</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a></div><div class="ttdeci">@ LPUART1_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00141">stm32g431xx.h:141</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4">CORDIC_IRQn</a></div><div class="ttdeci">@ CORDIC_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00146">stm32g431xx.h:146</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdeci">@ USART3_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00116">stm32g431xx.h:116</a></div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00118">stm32g431xx.h:118</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00209">stm32g431xx.h:210</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00213">stm32g431xx.h:213</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a760f86a1a18dffffda54fc15a977979f"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00214">stm32g431xx.h:214</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00211">stm32g431xx.h:211</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">ADC_Common_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00212">stm32g431xx.h:212</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00166">stm32g431xx.h:167</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a0d4e10d65f674882544c457183f643dd"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0d4e10d65f674882544c457183f643dd">ADC_TypeDef::GCOMP</a></div><div class="ttdeci">__IO uint32_t GCOMP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00206">stm32g431xx.h:206</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a22fa21352be442bd02f9c26a1013d598"><div class="ttname"><a href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00194">stm32g431xx.h:194</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">ADC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00171">stm32g431xx.h:171</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a29b9c5387e26932298f220236bd69dee"><div class="ttname"><a href="struct_a_d_c___type_def.html#a29b9c5387e26932298f220236bd69dee">ADC_TypeDef::TR2</a></div><div class="ttdeci">__IO uint32_t TR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00177">stm32g431xx.h:177</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00180">stm32g431xx.h:180</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3a54028253a75a470fccf841178cba46"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00196">stm32g431xx.h:196</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00184">stm32g431xx.h:184</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a4686388b1cd45bca2ef737f1d614a8e7"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">ADC_TypeDef::OFR1</a></div><div class="ttdeci">__IO uint32_t OFR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00189">stm32g431xx.h:189</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00179">stm32g431xx.h:179</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00169">stm32g431xx.h:169</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a66d997b210433aa8f57b2405cf895d2d"><div class="ttname"><a href="struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d">ADC_TypeDef::OFR3</a></div><div class="ttdeci">__IO uint32_t OFR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00191">stm32g431xx.h:191</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6ac83fae8377c7b7fcae50fa4211b0e8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00174">stm32g431xx.h:174</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00187">stm32g431xx.h:187</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a7e0eef00d32be4b39e71068425dbdcb1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1">ADC_TypeDef::OFR2</a></div><div class="ttdeci">__IO uint32_t OFR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00190">stm32g431xx.h:190</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a8634248df172cd37d156a9d4df976a74"><div class="ttname"><a href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">ADC_TypeDef::TR1</a></div><div class="ttdeci">__IO uint32_t TR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00176">stm32g431xx.h:176</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a9274ceea3b2c6d5c1903d0a7abad91a1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00197">stm32g431xx.h:197</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a95e53a6a23b0060a05a4a0f606bba7e9"><div class="ttname"><a href="struct_a_d_c___type_def.html#a95e53a6a23b0060a05a4a0f606bba7e9">ADC_TypeDef::SQR4</a></div><div class="ttdeci">__IO uint32_t SQR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00183">stm32g431xx.h:183</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a97e40d9928fa25a5628d6442f0aa6c0f"><div class="ttname"><a href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00182">stm32g431xx.h:182</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aab440b0ad8631f5666dd32768a89cf60"><div class="ttname"><a href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00181">stm32g431xx.h:181</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab06ef5ee40897c98320733b78b837768"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">ADC_TypeDef::AWD3CR</a></div><div class="ttdeci">__IO uint32_t AWD3CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00200">stm32g431xx.h:200</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00168">stm32g431xx.h:168</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00170">stm32g431xx.h:170</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab52af14ef01c38de4adde4332a217421"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00204">stm32g431xx.h:204</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_a_d_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">ADC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00186">stm32g431xx.h:186</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00175">stm32g431xx.h:175</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00172">stm32g431xx.h:172</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad5e6ea0a37a7f654716cd4036ad9d54a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">ADC_TypeDef::RESERVED9</a></div><div class="ttdeci">uint32_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00202">stm32g431xx.h:202</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ae818864200b315ff24e20004da2e649b"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">ADC_TypeDef::DIFSEL</a></div><div class="ttdeci">__IO uint32_t DIFSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00203">stm32g431xx.h:203</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ae9156af81694b7a85923348be45a2167"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00195">stm32g431xx.h:195</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aee443a628cc2914005393b723b836c2a"><div class="ttname"><a href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">ADC_TypeDef::AWD2CR</a></div><div class="ttdeci">__IO uint32_t AWD2CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00199">stm32g431xx.h:199</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">ADC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00185">stm32g431xx.h:185</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af3ffbe3e7e1def1ea3ed3d7e87f74d39"><div class="ttname"><a href="struct_a_d_c___type_def.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">ADC_TypeDef::TR3</a></div><div class="ttdeci">__IO uint32_t TR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00178">stm32g431xx.h:178</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af9aea66fa3452ae47d2b938898b1c094"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9aea66fa3452ae47d2b938898b1c094">ADC_TypeDef::RESERVED8</a></div><div class="ttdeci">uint32_t RESERVED8</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00201">stm32g431xx.h:201</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00173">stm32g431xx.h:173</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_afe206e635f30b7b29f9e538b12247149"><div class="ttname"><a href="struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149">ADC_TypeDef::OFR4</a></div><div class="ttdeci">__IO uint32_t OFR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00192">stm32g431xx.h:192</a></div></div>
<div class="ttc" id="astruct_c_o_m_p___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00280">stm32g431xx.h:281</a></div></div>
<div class="ttc" id="astruct_c_o_m_p___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_c_o_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">COMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00282">stm32g431xx.h:282</a></div></div>
<div class="ttc" id="astruct_c_o_r_d_i_c___type_def_html"><div class="ttname"><a href="struct_c_o_r_d_i_c___type_def.html">CORDIC_TypeDef</a></div><div class="ttdoc">CORDIC.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00883">stm32g431xx.h:884</a></div></div>
<div class="ttc" id="astruct_c_o_r_d_i_c___type_def_html_a1a9ec62dc5c37856dec9d9cbeb0db996"><div class="ttname"><a href="struct_c_o_r_d_i_c___type_def.html#a1a9ec62dc5c37856dec9d9cbeb0db996">CORDIC_TypeDef::WDATA</a></div><div class="ttdeci">__IO uint32_t WDATA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00886">stm32g431xx.h:886</a></div></div>
<div class="ttc" id="astruct_c_o_r_d_i_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_c_o_r_d_i_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CORDIC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00885">stm32g431xx.h:885</a></div></div>
<div class="ttc" id="astruct_c_o_r_d_i_c___type_def_html_aa7b31555400f27fecec7f6bd34e2f0ee"><div class="ttname"><a href="struct_c_o_r_d_i_c___type_def.html#aa7b31555400f27fecec7f6bd34e2f0ee">CORDIC_TypeDef::RDATA</a></div><div class="ttdeci">__IO uint32_t RDATA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00887">stm32g431xx.h:887</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00289">stm32g431xx.h:290</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_c_r_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00292">stm32g431xx.h:292</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00291">stm32g431xx.h:291</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a9037a11797290aef4ac48048c07e2e89"><div class="ttname"><a href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">CRC_TypeDef::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00296">stm32g431xx.h:296</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00293">stm32g431xx.h:293</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_af29f59e3e9149946df6717c205eaac7c"><div class="ttname"><a href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00295">stm32g431xx.h:295</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_c_r_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00294">stm32g431xx.h:294</a></div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html"><div class="ttname"><a href="struct_c_r_s___type_def.html">CRS_TypeDef</a></div><div class="ttdoc">Clock Recovery System.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00302">stm32g431xx.h:303</a></div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_c_r_s___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">CRS_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00307">stm32g431xx.h:307</a></div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_c_r_s___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CRS_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00305">stm32g431xx.h:305</a></div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_c_r_s___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">CRS_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00306">stm32g431xx.h:306</a></div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRS_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00304">stm32g431xx.h:304</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00314">stm32g431xx.h:315</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a0fa3fb0105403a3cc45c5199a7cf18aa"><div class="ttname"><a href="struct_d_a_c___type_def.html#a0fa3fb0105403a3cc45c5199a7cf18aa">DAC_TypeDef::SHRR</a></div><div class="ttdeci">__IO uint32_t SHRR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00335">stm32g431xx.h:335</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a1590b77e57f17e75193da259da72095e"><div class="ttname"><a href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00324">stm32g431xx.h:324</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_d_a_c___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">DAC_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00331">stm32g431xx.h:331</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a2d84ecfc6f23a6ffeeea6a6aa8bf0e3e"><div class="ttname"><a href="struct_d_a_c___type_def.html#a2d84ecfc6f23a6ffeeea6a6aa8bf0e3e">DAC_TypeDef::STMODR</a></div><div class="ttdeci">__IO uint32_t STMODR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00339">stm32g431xx.h:339</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a2e45f9c9d67e384187b25334ba0a3e3d"><div class="ttname"><a href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00322">stm32g431xx.h:322</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a2ed474a60e57e7957d5ecc165ea1b770"><div class="ttname"><a href="struct_d_a_c___type_def.html#a2ed474a60e57e7957d5ecc165ea1b770">DAC_TypeDef::SHSR2</a></div><div class="ttdeci">__IO uint32_t SHSR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00333">stm32g431xx.h:333</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a2f1b1c5dc8845e9975fd4e389f3d61df"><div class="ttname"><a href="struct_d_a_c___type_def.html#a2f1b1c5dc8845e9975fd4e389f3d61df">DAC_TypeDef::SHSR1</a></div><div class="ttdeci">__IO uint32_t SHSR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00332">stm32g431xx.h:332</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a32bcc4a8d05220fba0dc44a6cd289a5b"><div class="ttname"><a href="struct_d_a_c___type_def.html#a32bcc4a8d05220fba0dc44a6cd289a5b">DAC_TypeDef::SHHR</a></div><div class="ttdeci">__IO uint32_t SHHR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00334">stm32g431xx.h:334</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a4c435f0e34ace4421241cd5c3ae87fc2"><div class="ttname"><a href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00323">stm32g431xx.h:323</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a52d6e8ee5c70673fedac9291236a2b89"><div class="ttname"><a href="struct_d_a_c___type_def.html#a52d6e8ee5c70673fedac9291236a2b89">DAC_TypeDef::STR2</a></div><div class="ttdeci">__IO uint32_t STR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00338">stm32g431xx.h:338</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_a_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DAC_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00330">stm32g431xx.h:330</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a7a82a5bfb94b070675ac41836d32c97b"><div class="ttname"><a href="struct_d_a_c___type_def.html#a7a82a5bfb94b070675ac41836d32c97b">DAC_TypeDef::STR1</a></div><div class="ttdeci">__IO uint32_t STR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00337">stm32g431xx.h:337</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a804c7e15dbb587c7ea25511f6a7809f7"><div class="ttname"><a href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00321">stm32g431xx.h:321</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a896bbb7153af0b67ad772360feaceeb4"><div class="ttname"><a href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00317">stm32g431xx.h:317</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a9590269cba8412f1be96b0ddb846ef44"><div class="ttname"><a href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00326">stm32g431xx.h:326</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_aa710505be03a41981c35bacc7ce20746"><div class="ttname"><a href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00327">stm32g431xx.h:327</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00316">stm32g431xx.h:316</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_aba9fb810b0cf6cbc1280c5c63be2418b"><div class="ttname"><a href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00328">stm32g431xx.h:328</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_ac2bb55b037b800a25852736afdd7a258"><div class="ttname"><a href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00318">stm32g431xx.h:318</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_acc269320aff0a6482730224a4b641a59"><div class="ttname"><a href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00325">stm32g431xx.h:325</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_ad0a200e12acad17a5c7d2059159ea7e1"><div class="ttname"><a href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00320">stm32g431xx.h:320</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_ae9028b8bcb5118b7073165fb50fcd559"><div class="ttname"><a href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00319">stm32g431xx.h:319</a></div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00329">stm32g431xx.h:329</a></div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00346">stm32g431xx.h:347</a></div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00348">stm32g431xx.h:348</a></div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a28c36c82c92159d332e737b3eb3e91f8"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a28c36c82c92159d332e737b3eb3e91f8">DBGMCU_TypeDef::APB1FZR1</a></div><div class="ttdeci">__IO uint32_t APB1FZR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00350">stm32g431xx.h:350</a></div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a4628a8c32f97ef93b15b2b503ef90c75"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00352">stm32g431xx.h:352</a></div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00349">stm32g431xx.h:349</a></div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_acd2e6232df2a59e1404b361408dcd3af"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#acd2e6232df2a59e1404b361408dcd3af">DBGMCU_TypeDef::APB1FZR2</a></div><div class="ttdeci">__IO uint32_t APB1FZR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00351">stm32g431xx.h:351</a></div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00359">stm32g431xx.h:360</a></div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_a07aacf332c9bf310ff5be02140f892e1"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00363">stm32g431xx.h:363</a></div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00361">stm32g431xx.h:361</a></div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_aae019365e4288337da20775971c1a123"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00362">stm32g431xx.h:362</a></div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_ab51edd49cb9294ebe2db18fb5cf399dd"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00364">stm32g431xx.h:364</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00367">stm32g431xx.h:368</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00369">stm32g431xx.h:369</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac6f9d540fd6a21c0fbc7bfbbee9a8504"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00370">stm32g431xx.h:370</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a></div><div class="ttdoc">DMA Multiplexer.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00377">stm32g431xx.h:378</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMAMUX_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00379">stm32g431xx.h:379</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel_status___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel_status___type_def.html">DMAMUX_ChannelStatus_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00382">stm32g431xx.h:383</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel_status___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">DMAMUX_ChannelStatus_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00384">stm32g431xx.h:384</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel_status___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">DMAMUX_ChannelStatus_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00385">stm32g431xx.h:385</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00388">stm32g431xx.h:389</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen___type_def_html_af617ec455f55f9d75a3cd87886ed0db2"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">DMAMUX_RequestGen_TypeDef::RGCR</a></div><div class="ttdeci">__IO uint32_t RGCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00390">stm32g431xx.h:390</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen_status___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen_status___type_def.html">DMAMUX_RequestGenStatus_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00393">stm32g431xx.h:394</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen_status___type_def_html_a38d23c49e57da98eddc7e80805a53d01"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">DMAMUX_RequestGenStatus_TypeDef::RGCFR</a></div><div class="ttdeci">__IO uint32_t RGCFR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00396">stm32g431xx.h:396</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen_status___type_def_html_acd15854a6b0590daecbc44dd3e4e0bff"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#acd15854a6b0590daecbc44dd3e4e0bff">DMAMUX_RequestGenStatus_TypeDef::RGSR</a></div><div class="ttdeci">__IO uint32_t RGSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00395">stm32g431xx.h:395</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00403">stm32g431xx.h:404</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a07bacdf23d9c3a8692d99cc2930c1ed1"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a07bacdf23d9c3a8692d99cc2930c1ed1">EXTI_TypeDef::RTSR2</a></div><div class="ttdeci">__IO uint32_t RTSR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00415">stm32g431xx.h:415</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a0e17561a663731942ae2a24ccfeda992"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a0e17561a663731942ae2a24ccfeda992">EXTI_TypeDef::SWIER2</a></div><div class="ttdeci">__IO uint32_t SWIER2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00417">stm32g431xx.h:417</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a1505a648822329eafa565c3fd5589b6c"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a1505a648822329eafa565c3fd5589b6c">EXTI_TypeDef::SWIER1</a></div><div class="ttdeci">__IO uint32_t SWIER1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00409">stm32g431xx.h:409</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a230867a7be42661d545fcb8c6667490d"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a230867a7be42661d545fcb8c6667490d">EXTI_TypeDef::EMR2</a></div><div class="ttdeci">__IO uint32_t EMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00414">stm32g431xx.h:414</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a35cb1cf342522c35163ca68d129225bb"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a35cb1cf342522c35163ca68d129225bb">EXTI_TypeDef::EMR1</a></div><div class="ttdeci">__IO uint32_t EMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00406">stm32g431xx.h:406</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a4270c3f84d19ae7e5ddac96cf36fb9fe"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a4270c3f84d19ae7e5ddac96cf36fb9fe">EXTI_TypeDef::PR1</a></div><div class="ttdeci">__IO uint32_t PR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00410">stm32g431xx.h:410</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">EXTI_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00412">stm32g431xx.h:412</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a5f69f8f69bc737360b01b0e066643592"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a5f69f8f69bc737360b01b0e066643592">EXTI_TypeDef::FTSR2</a></div><div class="ttdeci">__IO uint32_t FTSR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00416">stm32g431xx.h:416</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a6148580ac6bf32f046fd0d6d7af90756"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a6148580ac6bf32f046fd0d6d7af90756">EXTI_TypeDef::IMR2</a></div><div class="ttdeci">__IO uint32_t IMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00413">stm32g431xx.h:413</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a86124759eb82b2816e3b8e19e578ae23"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a86124759eb82b2816e3b8e19e578ae23">EXTI_TypeDef::IMR1</a></div><div class="ttdeci">__IO uint32_t IMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00405">stm32g431xx.h:405</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a9977ed8528793541e579a317b264e657"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9977ed8528793541e579a317b264e657">EXTI_TypeDef::RTSR1</a></div><div class="ttdeci">__IO uint32_t RTSR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00407">stm32g431xx.h:407</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">EXTI_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00411">stm32g431xx.h:411</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_af19a6271cc16f9052ca5b8933fdedec2"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#af19a6271cc16f9052ca5b8933fdedec2">EXTI_TypeDef::FTSR1</a></div><div class="ttdeci">__IO uint32_t FTSR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00408">stm32g431xx.h:408</a></div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_afa9403cd8cce41e2f668bb31b5821efa"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#afa9403cd8cce41e2f668bb31b5821efa">EXTI_TypeDef::PR2</a></div><div class="ttdeci">__IO uint32_t PR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00418">stm32g431xx.h:418</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___config___type_def_html"><div class="ttname"><a href="struct_f_d_c_a_n___config___type_def.html">FDCAN_Config_TypeDef</a></div><div class="ttdoc">FD Controller Area Network Configuration.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00271">stm32g431xx.h:272</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___config___type_def_html_a9671e475d38f40acc390bb04dd4a4296"><div class="ttname"><a href="struct_f_d_c_a_n___config___type_def.html#a9671e475d38f40acc390bb04dd4a4296">FDCAN_Config_TypeDef::CKDIV</a></div><div class="ttdeci">__IO uint32_t CKDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00273">stm32g431xx.h:273</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html">FDCAN_GlobalTypeDef</a></div><div class="ttdoc">FD Controller Area Network.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00221">stm32g431xx.h:222</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a071509075a20265b5c09b13d91247a9c"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a071509075a20265b5c09b13d91247a9c">FDCAN_GlobalTypeDef::TEST</a></div><div class="ttdeci">__IO uint32_t TEST</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00227">stm32g431xx.h:227</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a086c81ab5ca3076448e6cc0421ee513e"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a086c81ab5ca3076448e6cc0421ee513e">FDCAN_GlobalTypeDef::TSCC</a></div><div class="ttdeci">__IO uint32_t TSCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00231">stm32g431xx.h:231</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a18a6edb2c46482b657a9a83730bba06c"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a18a6edb2c46482b657a9a83730bba06c">FDCAN_GlobalTypeDef::ILS</a></div><div class="ttdeci">__IO uint32_t ILS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00242">stm32g431xx.h:242</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a1c146954c72b1cc2c05a85dd55ae5c9b"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">FDCAN_GlobalTypeDef::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00236">stm32g431xx.h:236</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a3631e18bd4bcae72d8d61f1eba15e9d7"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a3631e18bd4bcae72d8d61f1eba15e9d7">FDCAN_GlobalTypeDef::TXBCF</a></div><div class="ttdeci">__IO uint32_t TXBCF</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00260">stm32g431xx.h:260</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a44e82fba635d5f8dcf81bb8a1652ff8d"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a44e82fba635d5f8dcf81bb8a1652ff8d">FDCAN_GlobalTypeDef::RXF0A</a></div><div class="ttdeci">__IO uint32_t RXF0A</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00250">stm32g431xx.h:250</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a4c8921ff8dc0d21b3ddbbbf4294c2ca9"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a4c8921ff8dc0d21b3ddbbbf4294c2ca9">FDCAN_GlobalTypeDef::TXBCR</a></div><div class="ttdeci">__IO uint32_t TXBCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00258">stm32g431xx.h:258</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a504c4a37aa4e7840305d30af1e3baf96"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a504c4a37aa4e7840305d30af1e3baf96">FDCAN_GlobalTypeDef::RXGFC</a></div><div class="ttdeci">__IO uint32_t RXGFC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00245">stm32g431xx.h:245</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a5334fa489ba4df825113ac9b606e7da3"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a5334fa489ba4df825113ac9b606e7da3">FDCAN_GlobalTypeDef::IE</a></div><div class="ttdeci">__IO uint32_t IE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00241">stm32g431xx.h:241</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a54412819ff4fa0f86fe0d5d16980abba"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a54412819ff4fa0f86fe0d5d16980abba">FDCAN_GlobalTypeDef::DBTP</a></div><div class="ttdeci">__IO uint32_t DBTP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00226">stm32g431xx.h:226</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a5fc2f55ee54956bc99fd0e444318ee41"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a5fc2f55ee54956bc99fd0e444318ee41">FDCAN_GlobalTypeDef::NBTP</a></div><div class="ttdeci">__IO uint32_t NBTP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00230">stm32g431xx.h:230</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a6127c4ebef48cee524225ba363defd70"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a6127c4ebef48cee524225ba363defd70">FDCAN_GlobalTypeDef::TXBTO</a></div><div class="ttdeci">__IO uint32_t TXBTO</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00259">stm32g431xx.h:259</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a6615bc39cfcd7131bdc8662583cc6714"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a6615bc39cfcd7131bdc8662583cc6714">FDCAN_GlobalTypeDef::IR</a></div><div class="ttdeci">__IO uint32_t IR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00240">stm32g431xx.h:240</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a6837a68a3220a3612715b8ad5ec5cb0f"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a6837a68a3220a3612715b8ad5ec5cb0f">FDCAN_GlobalTypeDef::ILE</a></div><div class="ttdeci">__IO uint32_t ILE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00243">stm32g431xx.h:243</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a6d86090c003567e1b5e3e9207124ba86"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a6d86090c003567e1b5e3e9207124ba86">FDCAN_GlobalTypeDef::TXBCIE</a></div><div class="ttdeci">__IO uint32_t TXBCIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00262">stm32g431xx.h:262</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a7676c0a83a28dbab64586a95888c96f9"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a7676c0a83a28dbab64586a95888c96f9">FDCAN_GlobalTypeDef::XIDAM</a></div><div class="ttdeci">__IO uint32_t XIDAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00246">stm32g431xx.h:246</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a771b4bc494bb9ec48347a243743191ed"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a771b4bc494bb9ec48347a243743191ed">FDCAN_GlobalTypeDef::TXBRP</a></div><div class="ttdeci">__IO uint32_t TXBRP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00256">stm32g431xx.h:256</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a7855cdf00d457c3ce75c622d41a1af61"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a7855cdf00d457c3ce75c622d41a1af61">FDCAN_GlobalTypeDef::HPMS</a></div><div class="ttdeci">__IO uint32_t HPMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00247">stm32g431xx.h:247</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a7c012535bc8bee1680f07e11e7ccab6e"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a7c012535bc8bee1680f07e11e7ccab6e">FDCAN_GlobalTypeDef::TXFQS</a></div><div class="ttdeci">__IO uint32_t TXFQS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00255">stm32g431xx.h:255</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a7d2ee9121bf6e4f9b6f9c794346e8f64"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a7d2ee9121bf6e4f9b6f9c794346e8f64">FDCAN_GlobalTypeDef::TXEFA</a></div><div class="ttdeci">__IO uint32_t TXEFA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00264">stm32g431xx.h:264</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a7dd4a44a328b5c1b90288f2d9f7561ab"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a7dd4a44a328b5c1b90288f2d9f7561ab">FDCAN_GlobalTypeDef::RXF0S</a></div><div class="ttdeci">__IO uint32_t RXF0S</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00249">stm32g431xx.h:249</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a801972b18965fcbcd16ede1babf526ce"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a801972b18965fcbcd16ede1babf526ce">FDCAN_GlobalTypeDef::TXBC</a></div><div class="ttdeci">__IO uint32_t TXBC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00254">stm32g431xx.h:254</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a909d70d4d88dd6731a07b76a21c8214b"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a909d70d4d88dd6731a07b76a21c8214b">FDCAN_GlobalTypeDef::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00237">stm32g431xx.h:237</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_a9fd0362bbfc6a3137b441bdc6a39511d"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#a9fd0362bbfc6a3137b441bdc6a39511d">FDCAN_GlobalTypeDef::CREL</a></div><div class="ttdeci">__IO uint32_t CREL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00223">stm32g431xx.h:223</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_aa2ecba07f23cf2933186251dc0daf73c"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#aa2ecba07f23cf2933186251dc0daf73c">FDCAN_GlobalTypeDef::RXF1A</a></div><div class="ttdeci">__IO uint32_t RXF1A</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00252">stm32g431xx.h:252</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_aa6c3cefbcdb46a4aa2d0b1f67768a8b2"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#aa6c3cefbcdb46a4aa2d0b1f67768a8b2">FDCAN_GlobalTypeDef::TXEFS</a></div><div class="ttdeci">__IO uint32_t TXEFS</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00263">stm32g431xx.h:263</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_ab1065651598e12b8655b92125eba6775"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#ab1065651598e12b8655b92125eba6775">FDCAN_GlobalTypeDef::TXBTIE</a></div><div class="ttdeci">__IO uint32_t TXBTIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00261">stm32g431xx.h:261</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_ab2121ccada33a19629c9b2acdb775fbe"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#ab2121ccada33a19629c9b2acdb775fbe">FDCAN_GlobalTypeDef::TSCV</a></div><div class="ttdeci">__IO uint32_t TSCV</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00232">stm32g431xx.h:232</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_ab81d2b1ba9cc468bc74a9921d1180296"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#ab81d2b1ba9cc468bc74a9921d1180296">FDCAN_GlobalTypeDef::ENDN</a></div><div class="ttdeci">__IO uint32_t ENDN</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00224">stm32g431xx.h:224</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#ac4ac04e673b5b8320d53f7b0947db902">FDCAN_GlobalTypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00225">stm32g431xx.h:225</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_ac689816b67ce3d5a6ef496bd97c57eca"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#ac689816b67ce3d5a6ef496bd97c57eca">FDCAN_GlobalTypeDef::TDCR</a></div><div class="ttdeci">__IO uint32_t TDCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00238">stm32g431xx.h:238</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_acfa1ae20aeb2b84ef6e175171b7fc05a"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#acfa1ae20aeb2b84ef6e175171b7fc05a">FDCAN_GlobalTypeDef::RWD</a></div><div class="ttdeci">__IO uint32_t RWD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00228">stm32g431xx.h:228</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_adb4bebbe6b0ac5c1518bc6efb1086fd9"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">FDCAN_GlobalTypeDef::RESERVED5</a></div><div class="ttdeci">uint32_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00248">stm32g431xx.h:248</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_add7915afdd5454d4eb76c9f2c76feea3"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#add7915afdd5454d4eb76c9f2c76feea3">FDCAN_GlobalTypeDef::RXF1S</a></div><div class="ttdeci">__IO uint32_t RXF1S</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00251">stm32g431xx.h:251</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_ade82175f8de1848c6f0f3c7c588c73ea"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#ade82175f8de1848c6f0f3c7c588c73ea">FDCAN_GlobalTypeDef::CCCR</a></div><div class="ttdeci">__IO uint32_t CCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00229">stm32g431xx.h:229</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_ae4ffb1d45ff35a47752802a8d2bc20ca"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#ae4ffb1d45ff35a47752802a8d2bc20ca">FDCAN_GlobalTypeDef::TOCV</a></div><div class="ttdeci">__IO uint32_t TOCV</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00234">stm32g431xx.h:234</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_aedcc891e5b22b924df352e73f9205ff3"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#aedcc891e5b22b924df352e73f9205ff3">FDCAN_GlobalTypeDef::TXBAR</a></div><div class="ttdeci">__IO uint32_t TXBAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00257">stm32g431xx.h:257</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_af26521f26d7f49be0ad265ebd3160e8e"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#af26521f26d7f49be0ad265ebd3160e8e">FDCAN_GlobalTypeDef::TOCC</a></div><div class="ttdeci">__IO uint32_t TOCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00233">stm32g431xx.h:233</a></div></div>
<div class="ttc" id="astruct_f_d_c_a_n___global_type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_f_d_c_a_n___global_type_def.html#af2b40c5e36a5e861490988275499e158">FDCAN_GlobalTypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00239">stm32g431xx.h:239</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00425">stm32g431xx.h:426</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a0a5451bd489a6183347939eecfb69b14"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">FLASH_TypeDef::OPTR</a></div><div class="ttdeci">__IO uint32_t OPTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00435">stm32g431xx.h:435</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a503024fb8ce3251295cb464cb2fc296a"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a503024fb8ce3251295cb464cb2fc296a">FLASH_TypeDef::WRP1AR</a></div><div class="ttdeci">__IO uint32_t WRP1AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00438">stm32g431xx.h:438</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a6c4436204616aa7b8494c93cc3a58cee"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a6c4436204616aa7b8494c93cc3a58cee">FLASH_TypeDef::WRP1BR</a></div><div class="ttdeci">__IO uint32_t WRP1BR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00439">stm32g431xx.h:439</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00429">stm32g431xx.h:429</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a8f1fc856e5a0760b4152ef10ba1a802d"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a8f1fc856e5a0760b4152ef10ba1a802d">FLASH_TypeDef::SEC1R</a></div><div class="ttdeci">__IO uint32_t SEC1R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00441">stm32g431xx.h:441</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00427">stm32g431xx.h:427</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a9e1c86171e89f89cb5d337c55fe53e01"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9e1c86171e89f89cb5d337c55fe53e01">FLASH_TypeDef::PCROP1SR</a></div><div class="ttdeci">__IO uint32_t PCROP1SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00436">stm32g431xx.h:436</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_aa0e34261741fdac1326900b59c746790"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aa0e34261741fdac1326900b59c746790">FLASH_TypeDef::PCROP1ER</a></div><div class="ttdeci">__IO uint32_t PCROP1ER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00437">stm32g431xx.h:437</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_aa9f5b0f466070a82627be260a1ad062b"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">FLASH_TypeDef::PDKEYR</a></div><div class="ttdeci">__IO uint32_t PDKEYR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00428">stm32g431xx.h:428</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00432">stm32g431xx.h:432</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_abe203f827d2e33c7f162e4170b6dfdb3"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">FLASH_TypeDef::ECCR</a></div><div class="ttdeci">__IO uint32_t ECCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00433">stm32g431xx.h:433</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">FLASH_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00434">stm32g431xx.h:434</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00431">stm32g431xx.h:431</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_afc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00430">stm32g431xx.h:430</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html"><div class="ttname"><a href="struct_f_m_a_c___type_def.html">FMAC_TypeDef</a></div><div class="ttdoc">FMAC.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00447">stm32g431xx.h:448</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html_a1a9ec62dc5c37856dec9d9cbeb0db996"><div class="ttname"><a href="struct_f_m_a_c___type_def.html#a1a9ec62dc5c37856dec9d9cbeb0db996">FMAC_TypeDef::WDATA</a></div><div class="ttdeci">__IO uint32_t WDATA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00455">stm32g431xx.h:455</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html_a61cf42919a775e85905c87824c108253"><div class="ttname"><a href="struct_f_m_a_c___type_def.html#a61cf42919a775e85905c87824c108253">FMAC_TypeDef::X2BUFCFG</a></div><div class="ttdeci">__IO uint32_t X2BUFCFG</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00450">stm32g431xx.h:450</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html_a9730ac0a50a8130a1b39225f6b8fcef2"><div class="ttname"><a href="struct_f_m_a_c___type_def.html#a9730ac0a50a8130a1b39225f6b8fcef2">FMAC_TypeDef::X1BUFCFG</a></div><div class="ttdeci">__IO uint32_t X1BUFCFG</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00449">stm32g431xx.h:449</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html_aa03458fe971a538d6b532b6bcb9afb14"><div class="ttname"><a href="struct_f_m_a_c___type_def.html#aa03458fe971a538d6b532b6bcb9afb14">FMAC_TypeDef::PARAM</a></div><div class="ttdeci">__IO uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00452">stm32g431xx.h:452</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html_aa449b465f8f7ea9f57e025f8c619dd5d"><div class="ttname"><a href="struct_f_m_a_c___type_def.html#aa449b465f8f7ea9f57e025f8c619dd5d">FMAC_TypeDef::YBUFCFG</a></div><div class="ttdeci">__IO uint32_t YBUFCFG</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00451">stm32g431xx.h:451</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html_aa7b31555400f27fecec7f6bd34e2f0ee"><div class="ttname"><a href="struct_f_m_a_c___type_def.html#aa7b31555400f27fecec7f6bd34e2f0ee">FMAC_TypeDef::RDATA</a></div><div class="ttdeci">__IO uint32_t RDATA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00456">stm32g431xx.h:456</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_f_m_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">FMAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00453">stm32g431xx.h:453</a></div></div>
<div class="ttc" id="astruct_f_m_a_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_m_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FMAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00454">stm32g431xx.h:454</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00464">stm32g431xx.h:465</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00475">stm32g431xx.h:475</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00473">stm32g431xx.h:473</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00466">stm32g431xx.h:466</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00468">stm32g431xx.h:468</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00470">stm32g431xx.h:470</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00467">stm32g431xx.h:467</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00469">stm32g431xx.h:469</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00471">stm32g431xx.h:471</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00472">stm32g431xx.h:472</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00482">stm32g431xx.h:483</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00486">stm32g431xx.h:486</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00491">stm32g431xx.h:491</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a5576a30ffbe0a0800ce7788610327677"><div class="ttname"><a href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00488">stm32g431xx.h:488</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a95187d83f061ebbddd8668d0db3fbaa5"><div class="ttname"><a href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00489">stm32g431xx.h:489</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00493">stm32g431xx.h:493</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00484">stm32g431xx.h:484</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00490">stm32g431xx.h:490</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00487">stm32g431xx.h:487</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00494">stm32g431xx.h:494</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_af427631ab4515bb1f16bf5869682c18b"><div class="ttname"><a href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00492">stm32g431xx.h:492</a></div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00485">stm32g431xx.h:485</a></div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00501">stm32g431xx.h:502</a></div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00503">stm32g431xx.h:503</a></div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00505">stm32g431xx.h:505</a></div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a794a46a7a95dca7444f7a797a4f6aa2a"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00507">stm32g431xx.h:507</a></div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00506">stm32g431xx.h:506</a></div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00504">stm32g431xx.h:504</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a></div><div class="ttdoc">LPTIMER.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00514">stm32g431xx.h:515</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">LPTIM_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00517">stm32g431xx.h:517</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a12521d40371a2f123a6834c74f2b2041"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">LPTIM_TypeDef::CMP</a></div><div class="ttdeci">__IO uint32_t CMP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00521">stm32g431xx.h:521</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">LPTIM_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00519">stm32g431xx.h:519</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">LPTIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00523">stm32g431xx.h:523</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">LPTIM_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00518">stm32g431xx.h:518</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">LPTIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00524">stm32g431xx.h:524</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">LPTIM_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00516">stm32g431xx.h:516</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">LPTIM_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00520">stm32g431xx.h:520</a></div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">LPTIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00522">stm32g431xx.h:522</a></div></div>
<div class="ttc" id="astruct_o_p_a_m_p___type_def_html"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></div><div class="ttdoc">Operational Amplifier (OPAMP)</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00531">stm32g431xx.h:532</a></div></div>
<div class="ttc" id="astruct_o_p_a_m_p___type_def_html_a60c5f2c242a5400123f2ef1c65af686f"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html#a60c5f2c242a5400123f2ef1c65af686f">OPAMP_TypeDef::TCMR</a></div><div class="ttdeci">__IO uint32_t TCMR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00535">stm32g431xx.h:535</a></div></div>
<div class="ttc" id="astruct_o_p_a_m_p___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">OPAMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00533">stm32g431xx.h:533</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00542">stm32g431xx.h:543</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a096bb0935d0cafda7fef9a96a859ee1f"><div class="ttname"><a href="struct_p_w_r___type_def.html#a096bb0935d0cafda7fef9a96a859ee1f">PWR_TypeDef::PUCRG</a></div><div class="ttdeci">__IO uint32_t PUCRG</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00564">stm32g431xx.h:564</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a0bbbf567fcfbb44116c5ae184dca8b58"><div class="ttname"><a href="struct_p_w_r___type_def.html#a0bbbf567fcfbb44116c5ae184dca8b58">PWR_TypeDef::CR5</a></div><div class="ttdeci">__IO uint32_t CR5</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00567">stm32g431xx.h:567</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a0c82c09f5896fc28b5455f2ae5fcb1b1"><div class="ttname"><a href="struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1">PWR_TypeDef::PDCRD</a></div><div class="ttdeci">__IO uint32_t PDCRD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00559">stm32g431xx.h:559</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a0e5030971ec1bfd3101f83f546493c83"><div class="ttname"><a href="struct_p_w_r___type_def.html#a0e5030971ec1bfd3101f83f546493c83">PWR_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00551">stm32g431xx.h:551</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a1bc6c88bc9f84bd8b0f527cb86bfabe0"><div class="ttname"><a href="struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">PWR_TypeDef::PDCRB</a></div><div class="ttdeci">__IO uint32_t PDCRB</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00555">stm32g431xx.h:555</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a2676bf9a592b8a6befd85ae98ea597b0"><div class="ttname"><a href="struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0">PWR_TypeDef::PDCRA</a></div><div class="ttdeci">__IO uint32_t PDCRA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00553">stm32g431xx.h:553</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a4770038c721e2d0286203aa1129bb893"><div class="ttname"><a href="struct_p_w_r___type_def.html#a4770038c721e2d0286203aa1129bb893">PWR_TypeDef::PDCRE</a></div><div class="ttdeci">__IO uint32_t PDCRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00561">stm32g431xx.h:561</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a5c4eba2c90ea7bf1ceb653301a77e8bf"><div class="ttname"><a href="struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">PWR_TypeDef::PUCRC</a></div><div class="ttdeci">__IO uint32_t PUCRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00556">stm32g431xx.h:556</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_p_w_r___type_def.html#a64a95891ad3e904dd5548112539c1c98">PWR_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00550">stm32g431xx.h:550</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a6e7e6d82ae35200fb60f9b235d9774a1"><div class="ttname"><a href="struct_p_w_r___type_def.html#a6e7e6d82ae35200fb60f9b235d9774a1">PWR_TypeDef::PUCRF</a></div><div class="ttdeci">__IO uint32_t PUCRF</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00562">stm32g431xx.h:562</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="struct_p_w_r___type_def.html#a89623ee198737b29dc0a803310605a83">PWR_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00549">stm32g431xx.h:549</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a8b419b22309c807ea4e6f1121c1afc12"><div class="ttname"><a href="struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12">PWR_TypeDef::PDCRC</a></div><div class="ttdeci">__IO uint32_t PDCRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00557">stm32g431xx.h:557</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a99ccf6e37f84fddafa77b8f7e10f5b85"><div class="ttname"><a href="struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85">PWR_TypeDef::PUCRD</a></div><div class="ttdeci">__IO uint32_t PUCRD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00558">stm32g431xx.h:558</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_aac0337fe57b790ab6fe244d74d2a7cbc"><div class="ttname"><a href="struct_p_w_r___type_def.html#aac0337fe57b790ab6fe244d74d2a7cbc">PWR_TypeDef::PDCRG</a></div><div class="ttdeci">__IO uint32_t PDCRG</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00565">stm32g431xx.h:565</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_aad73b4746976ca75f784db4062482f07"><div class="ttname"><a href="struct_p_w_r___type_def.html#aad73b4746976ca75f784db4062482f07">PWR_TypeDef::CR4</a></div><div class="ttdeci">__IO uint32_t CR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00547">stm32g431xx.h:547</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab0ec7102960640751d44e92ddac994f0">PWR_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00544">stm32g431xx.h:544</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ab72f8959a6bd611677cd4afbe9cf07d9"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9">PWR_TypeDef::PUCRB</a></div><div class="ttdeci">__IO uint32_t PUCRB</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00554">stm32g431xx.h:554</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_abe4c1e74829e021cc61eaea9cb35b20a"><div class="ttname"><a href="struct_p_w_r___type_def.html#abe4c1e74829e021cc61eaea9cb35b20a">PWR_TypeDef::PUCRE</a></div><div class="ttdeci">__IO uint32_t PUCRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00560">stm32g431xx.h:560</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ac0307ace68686dbf855a02f79b593a95"><div class="ttname"><a href="struct_p_w_r___type_def.html#ac0307ace68686dbf855a02f79b593a95">PWR_TypeDef::PDCRF</a></div><div class="ttdeci">__IO uint32_t PDCRF</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00563">stm32g431xx.h:563</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_acefca4fd83c4b7846ae6d3cfe7bb8df9"><div class="ttname"><a href="struct_p_w_r___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">PWR_TypeDef::SR1</a></div><div class="ttdeci">__IO uint32_t SR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00548">stm32g431xx.h:548</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_p_w_r___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">PWR_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00546">stm32g431xx.h:546</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_aeead890c47f378dffcb852b99d303ee6"><div class="ttname"><a href="struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6">PWR_TypeDef::PUCRA</a></div><div class="ttdeci">__IO uint32_t PUCRA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00552">stm32g431xx.h:552</a></div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_p_w_r___type_def.html#afdfa307571967afb1d97943e982b6586">PWR_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00545">stm32g431xx.h:545</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00575">stm32g431xx.h:576</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a04dc454e176d50a3a5918b2095880924"><div class="ttname"><a href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">RCC_TypeDef::CCIPR</a></div><div class="ttdeci">__IO uint32_t CCIPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00611">stm32g431xx.h:611</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a056687364a883b087fc5664830563cad"><div class="ttname"><a href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">RCC_TypeDef::ICSCR</a></div><div class="ttdeci">__IO uint32_t ICSCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00578">stm32g431xx.h:578</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0b86632e083b14cd70083eb2af0dd29e"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0b86632e083b14cd70083eb2af0dd29e">RCC_TypeDef::APB1SMENR2</a></div><div class="ttdeci">__IO uint32_t APB1SMENR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00608">stm32g431xx.h:608</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0b9a3ced775287c8585a6a61af4b40e9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00613">stm32g431xx.h:613</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a197c5ad92b90b5d78ebb04f072983c14"><div class="ttname"><a href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">RCC_TypeDef::CIER</a></div><div class="ttdeci">__IO uint32_t CIER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00583">stm32g431xx.h:583</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a1e9c75b06c99d0611535f38c7b4aa845"><div class="ttname"><a href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">RCC_TypeDef::AHB1ENR</a></div><div class="ttdeci">__IO uint32_t AHB1ENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00595">stm32g431xx.h:595</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a237a692a156e19b3becf8fc97ff0f584"><div class="ttname"><a href="struct_r_c_c___type_def.html#a237a692a156e19b3becf8fc97ff0f584">RCC_TypeDef::APB1RSTR1</a></div><div class="ttdeci">__IO uint32_t APB1RSTR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00591">stm32g431xx.h:591</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00579">stm32g431xx.h:579</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a28560c5bfeb45326ea7f2019dba57bea"><div class="ttname"><a href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">RCC_TypeDef::AHB3RSTR</a></div><div class="ttdeci">__IO uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00589">stm32g431xx.h:589</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a4484a5d1f02025926b62dcc5e0311bb0"><div class="ttname"><a href="struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0">RCC_TypeDef::APB2SMENR</a></div><div class="ttdeci">__IO uint32_t APB2SMENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00609">stm32g431xx.h:609</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a46c20c598e9e12f919f0ea47ebcbc90f"><div class="ttname"><a href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">RCC_TypeDef::AHB1RSTR</a></div><div class="ttdeci">__IO uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00587">stm32g431xx.h:587</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RCC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00586">stm32g431xx.h:586</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a540dca302294444f48c31655a7496a3a"><div class="ttname"><a href="struct_r_c_c___type_def.html#a540dca302294444f48c31655a7496a3a">RCC_TypeDef::RESERVED6</a></div><div class="ttdeci">uint32_t RESERVED6</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00602">stm32g431xx.h:602</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a543aa341a8ebd0ea0c03b89bf0beceff"><div class="ttname"><a href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">RCC_TypeDef::CICR</a></div><div class="ttdeci">__IO uint32_t CICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00585">stm32g431xx.h:585</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a5e92ed32c33c92e7ebf6919400ad535b"><div class="ttname"><a href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">RCC_TypeDef::AHB2ENR</a></div><div class="ttdeci">__IO uint32_t AHB2ENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00596">stm32g431xx.h:596</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a6491ddb037276e9d38c378a89e33cfe7"><div class="ttname"><a href="struct_r_c_c___type_def.html#a6491ddb037276e9d38c378a89e33cfe7">RCC_TypeDef::CCIPR2</a></div><div class="ttdeci">__IO uint32_t CCIPR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00616">stm32g431xx.h:616</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a652b0e9556d58102277cd30ae6559382"><div class="ttname"><a href="struct_r_c_c___type_def.html#a652b0e9556d58102277cd30ae6559382">RCC_TypeDef::APB1RSTR2</a></div><div class="ttdeci">__IO uint32_t APB1RSTR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00592">stm32g431xx.h:592</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a6be3d40baea405ecaf6b38462357dac0"><div class="ttname"><a href="struct_r_c_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">RCC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00606">stm32g431xx.h:606</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a78a5aa9dd5694c48a7d8e66888a46450"><div class="ttname"><a href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">RCC_TypeDef::AHB2RSTR</a></div><div class="ttdeci">__IO uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00588">stm32g431xx.h:588</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a79b5aff2202e70906b3ac0a0e3ecfa98"><div class="ttname"><a href="struct_r_c_c___type_def.html#a79b5aff2202e70906b3ac0a0e3ecfa98">RCC_TypeDef::APB1ENR1</a></div><div class="ttdeci">__IO uint32_t APB1ENR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00599">stm32g431xx.h:599</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7f0ff70edf1518ec0cf18b3868ae8419"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">RCC_TypeDef::CRRCR</a></div><div class="ttdeci">__IO uint32_t CRRCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00615">stm32g431xx.h:615</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00614">stm32g431xx.h:614</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a959e3c2e6f3e6327d47d2f70af1d6922"><div class="ttname"><a href="struct_r_c_c___type_def.html#a959e3c2e6f3e6327d47d2f70af1d6922">RCC_TypeDef::AHB3SMENR</a></div><div class="ttdeci">__IO uint32_t AHB3SMENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00605">stm32g431xx.h:605</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aaf0a001d3f29b6edcc69182a77f8c9a9"><div class="ttname"><a href="struct_r_c_c___type_def.html#aaf0a001d3f29b6edcc69182a77f8c9a9">RCC_TypeDef::AHB2SMENR</a></div><div class="ttdeci">__IO uint32_t AHB2SMENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00604">stm32g431xx.h:604</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ab2c5389c9ff4ac188cd498b8f7170968"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00593">stm32g431xx.h:593</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00577">stm32g431xx.h:577</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RCC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00594">stm32g431xx.h:594</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RCC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00582">stm32g431xx.h:582</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_acc7bb47dddd2d94de124f74886d919be"><div class="ttname"><a href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00601">stm32g431xx.h:601</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_acdaa650fcd63730825479f6e8f70d4c0"><div class="ttname"><a href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">RCC_TypeDef::AHB3ENR</a></div><div class="ttdeci">__IO uint32_t AHB3ENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00597">stm32g431xx.h:597</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ad5e6ea0a37a7f654716cd4036ad9d54a"><div class="ttname"><a href="struct_r_c_c___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RCC_TypeDef::RESERVED9</a></div><div class="ttdeci">uint32_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00612">stm32g431xx.h:612</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ad8423b2da6edd95c40655f31a39b5d63"><div class="ttname"><a href="struct_r_c_c___type_def.html#ad8423b2da6edd95c40655f31a39b5d63">RCC_TypeDef::AHB1SMENR</a></div><div class="ttdeci">__IO uint32_t AHB1SMENR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00603">stm32g431xx.h:603</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_adadeee103cf937f548f7f922eb305e97"><div class="ttname"><a href="struct_r_c_c___type_def.html#adadeee103cf937f548f7f922eb305e97">RCC_TypeDef::APB1SMENR1</a></div><div class="ttdeci">__IO uint32_t APB1SMENR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00607">stm32g431xx.h:607</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_adb4bebbe6b0ac5c1518bc6efb1086fd9"><div class="ttname"><a href="struct_r_c_c___type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RCC_TypeDef::RESERVED5</a></div><div class="ttdeci">uint32_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00598">stm32g431xx.h:598</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ae6ff257862eba6b4b367feea786bf1fd"><div class="ttname"><a href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">__IO uint32_t PLLCFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00580">stm32g431xx.h:580</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_r_c_c___type_def.html#af2b40c5e36a5e861490988275499e158">RCC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00590">stm32g431xx.h:590</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af7b2383b3d5fbc21e7356b6cbefc2c0f"><div class="ttname"><a href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">RCC_TypeDef::CIFR</a></div><div class="ttdeci">__IO uint32_t CIFR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00584">stm32g431xx.h:584</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af84d22cd2c07c0a4b4d37f8cc8ba856d"><div class="ttname"><a href="struct_r_c_c___type_def.html#af84d22cd2c07c0a4b4d37f8cc8ba856d">RCC_TypeDef::APB1ENR2</a></div><div class="ttdeci">__IO uint32_t APB1ENR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00600">stm32g431xx.h:600</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00581">stm32g431xx.h:581</a></div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af9aea66fa3452ae47d2b938898b1c094"><div class="ttname"><a href="struct_r_c_c___type_def.html#af9aea66fa3452ae47d2b938898b1c094">RCC_TypeDef::RESERVED8</a></div><div class="ttdeci">uint32_t RESERVED8</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00610">stm32g431xx.h:610</a></div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html"><div class="ttname"><a href="struct_r_n_g___type_def.html">RNG_TypeDef</a></div><div class="ttdoc">RNG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00872">stm32g431xx.h:873</a></div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_r_n_g___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RNG_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00876">stm32g431xx.h:876</a></div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_n_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RNG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00874">stm32g431xx.h:874</a></div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_r_n_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">RNG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00875">stm32g431xx.h:875</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00632">stm32g431xx.h:633</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a042059c8b4168681d6aecf30211dd7b8"><div class="ttname"><a href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00646">stm32g431xx.h:646</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1d6c2bc4c067d6a64ef30d16a5925796"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00648">stm32g431xx.h:648</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2372c05a6c5508e0a9adada793f68b4f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00645">stm32g431xx.h:645</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2ce7c3842792c506635bb87a21588b58"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00644">stm32g431xx.h:644</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00635">stm32g431xx.h:635</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RTC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00649">stm32g431xx.h:649</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4e513deb9f58a138ad9f317cc5a3555d"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00652">stm32g431xx.h:652</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4ef7499da5d5beb1cfc81f7be057a7b2"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00653">stm32g431xx.h:653</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="struct_r_t_c___type_def.html#a524e134cec519206cb41d0545e382978">RTC_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00655">stm32g431xx.h:655</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a61282fa74cede526af85fd9d20513646"><div class="ttname"><a href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00651">stm32g431xx.h:651</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6204786b050eb135fabb15784698e86e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00643">stm32g431xx.h:643</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00634">stm32g431xx.h:634</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_r_t_c___type_def.html#a64a95891ad3e904dd5548112539c1c98">RTC_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00657">stm32g431xx.h:657</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00636">stm32g431xx.h:636</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8fec9e122b923822e7f951cd48cf1d47"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8fec9e122b923822e7f951cd48cf1d47">RTC_TypeDef::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00637">stm32g431xx.h:637</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00640">stm32g431xx.h:640</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_abeb6fb580a8fd128182aa9ba2738ac2c"><div class="ttname"><a href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00647">stm32g431xx.h:647</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac005b1a5bc52634d5a34578cc9d2c3f6"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00650">stm32g431xx.h:650</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RTC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00642">stm32g431xx.h:642</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac5b3c8be61045a304d3076d4714d29f2"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00639">stm32g431xx.h:639</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac9b4c6c5b29f3461ce3f875eea69f35b"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00638">stm32g431xx.h:638</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">RTC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00656">stm32g431xx.h:656</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">RTC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00654">stm32g431xx.h:654</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_r_t_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RTC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00641">stm32g431xx.h:641</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html"><div class="ttname"><a href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00708">stm32g431xx.h:709</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SAI_Block_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00717">stm32g431xx.h:717</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html_aa46ece753867049c7643819478b8330b"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#aa46ece753867049c7643819478b8330b">SAI_Block_TypeDef::CLRFR</a></div><div class="ttdeci">__IO uint32_t CLRFR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00716">stm32g431xx.h:716</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#ab0ec7102960640751d44e92ddac994f0">SAI_Block_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00710">stm32g431xx.h:710</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html_ad30f20f612dacf85a5bb7f9f97cf0772"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#ad30f20f612dacf85a5bb7f9f97cf0772">SAI_Block_TypeDef::SLOTR</a></div><div class="ttdeci">__IO uint32_t SLOTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00713">stm32g431xx.h:713</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html_ae307d5a553582e6c9717f50037245710"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#ae307d5a553582e6c9717f50037245710">SAI_Block_TypeDef::FRCR</a></div><div class="ttdeci">__IO uint32_t FRCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00712">stm32g431xx.h:712</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#ae845b86e973b4bf8a33c447c261633f6">SAI_Block_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00714">stm32g431xx.h:714</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SAI_Block_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00715">stm32g431xx.h:715</a></div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#afdfa307571967afb1d97943e982b6586">SAI_Block_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00711">stm32g431xx.h:711</a></div></div>
<div class="ttc" id="astruct_s_a_i___type_def_html"><div class="ttname"><a href="struct_s_a_i___type_def.html">SAI_TypeDef</a></div><div class="ttdoc">Serial Audio Interface.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00700">stm32g431xx.h:701</a></div></div>
<div class="ttc" id="astruct_s_a_i___type_def_html_a5002a514f43745feb29e9e4c6efe484f"><div class="ttname"><a href="struct_s_a_i___type_def.html#a5002a514f43745feb29e9e4c6efe484f">SAI_TypeDef::PDMDLY</a></div><div class="ttdeci">__IO uint32_t PDMDLY</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00705">stm32g431xx.h:705</a></div></div>
<div class="ttc" id="astruct_s_a_i___type_def_html_aae092d9d07574afe1fbc79c8bf7f7c19"><div class="ttname"><a href="struct_s_a_i___type_def.html#aae092d9d07574afe1fbc79c8bf7f7c19">SAI_TypeDef::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00702">stm32g431xx.h:702</a></div></div>
<div class="ttc" id="astruct_s_a_i___type_def_html_ae98382ebc3ec173bced2f4821e9f83d0"><div class="ttname"><a href="struct_s_a_i___type_def.html#ae98382ebc3ec173bced2f4821e9f83d0">SAI_TypeDef::PDMCR</a></div><div class="ttdeci">__IO uint32_t PDMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00704">stm32g431xx.h:704</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00724">stm32g431xx.h:725</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a2cf9dcd9008924334f20f0dc6b57042e"><div class="ttname"><a href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00731">stm32g431xx.h:731</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00729">stm32g431xx.h:729</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_aa0c41c8883cb0812d6aaf956c393584b"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00733">stm32g431xx.h:733</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00726">stm32g431xx.h:726</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab4e4328504fd66285df8264d410deefd"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00732">stm32g431xx.h:732</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab9be89a916ee5904381e10da10e5e8e9"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00734">stm32g431xx.h:734</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ace450027b4b33f921dd8edd3425a717c"><div class="ttname"><a href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00730">stm32g431xx.h:730</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00728">stm32g431xx.h:728</a></div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00727">stm32g431xx.h:727</a></div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00741">stm32g431xx.h:742</a></div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a3e9b568118f73101acf1006c5d5f10a2"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a3e9b568118f73101acf1006c5d5f10a2">SYSCFG_TypeDef::SWPR</a></div><div class="ttdeci">__IO uint32_t SWPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00748">stm32g431xx.h:748</a></div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00744">stm32g431xx.h:744</a></div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a8400cd28474edc58d9a34316039bc125"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a8400cd28474edc58d9a34316039bc125">SYSCFG_TypeDef::SKR</a></div><div class="ttdeci">__IO uint32_t SKR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00749">stm32g431xx.h:749</a></div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ab36c409d0a009e3ce5a89ac55d3ff194"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">SYSCFG_TypeDef::MEMRMP</a></div><div class="ttdeci">__IO uint32_t MEMRMP</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00743">stm32g431xx.h:743</a></div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ac47be9a014592341e7bf863ae3d6195d"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ac47be9a014592341e7bf863ae3d6195d">SYSCFG_TypeDef::SCSR</a></div><div class="ttdeci">__IO uint32_t SCSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00746">stm32g431xx.h:746</a></div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00747">stm32g431xx.h:747</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html"><div class="ttname"><a href="struct_t_a_m_p___type_def.html">TAMP_TypeDef</a></div><div class="ttdoc">Tamper and backup registers.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00664">stm32g431xx.h:665</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a0b1eeda834c3cfd4d2c67f242f7b2a1c"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">TAMP_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00681">stm32g431xx.h:681</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a1d854d2d7f0452f4c90035952b92d2ba"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">TAMP_TypeDef::BKP6R</a></div><div class="ttdeci">__IO uint32_t BKP6R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00684">stm32g431xx.h:684</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">TAMP_TypeDef::BKP7R</a></div><div class="ttdeci">__IO uint32_t BKP7R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00685">stm32g431xx.h:685</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a4808ec597e5a5fefd8a83a9127dd1aec"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">TAMP_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00678">stm32g431xx.h:678</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">TAMP_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00671">stm32g431xx.h:671</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a524e134cec519206cb41d0545e382978">TAMP_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00674">stm32g431xx.h:674</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a64a95891ad3e904dd5548112539c1c98">TAMP_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00676">stm32g431xx.h:676</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">TAMP_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00672">stm32g431xx.h:672</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a6c33564df6eaf97400e0457dde9b14ef"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">TAMP_TypeDef::BKP9R</a></div><div class="ttdeci">__IO uint32_t BKP9R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00687">stm32g431xx.h:687</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a6ed4c3a0d4588a75078e9f8e376b4d06"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">TAMP_TypeDef::BKP13R</a></div><div class="ttdeci">__IO uint32_t BKP13R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00691">stm32g431xx.h:691</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a6f7eee5ae8a32c07f9c8fe14281bdaf3"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">TAMP_TypeDef::BKP12R</a></div><div class="ttdeci">__IO uint32_t BKP12R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00690">stm32g431xx.h:690</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a7b9a396bf60fe92f8ea0713862d9679e"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a7b9a396bf60fe92f8ea0713862d9679e">TAMP_TypeDef::FLTCR</a></div><div class="ttdeci">__IO uint32_t FLTCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00669">stm32g431xx.h:669</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_aaa251a80daa57ad0bd7db75cb3b9cdec"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">TAMP_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00680">stm32g431xx.h:680</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_aade2881a3e408bfd106b27f78bbbcfc9"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">TAMP_TypeDef::BKP10R</a></div><div class="ttdeci">__IO uint32_t BKP10R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00688">stm32g431xx.h:688</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#ab0ec7102960640751d44e92ddac994f0">TAMP_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00666">stm32g431xx.h:666</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_ab13e106cc2eca92d1f4022df3bfdbcd7"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">TAMP_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00682">stm32g431xx.h:682</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_ab6bed862c0d0476ff4f89f7b9bf3e130"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">TAMP_TypeDef::BKP5R</a></div><div class="ttdeci">__IO uint32_t BKP5R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00683">stm32g431xx.h:683</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_ac1085f6aae54b353c30871fe90c59851"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#ac1085f6aae54b353c30871fe90c59851">TAMP_TypeDef::BKP8R</a></div><div class="ttdeci">__IO uint32_t BKP8R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00686">stm32g431xx.h:686</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_ac60f13e6619724747e61cfbff55b9fab"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#ac60f13e6619724747e61cfbff55b9fab">TAMP_TypeDef::BKP14R</a></div><div class="ttdeci">__IO uint32_t BKP14R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00692">stm32g431xx.h:692</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_ac66d5e2d3459cff89794c47dbc8f7228"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">TAMP_TypeDef::BKP11R</a></div><div class="ttdeci">__IO uint32_t BKP11R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00689">stm32g431xx.h:689</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#af2b40c5e36a5e861490988275499e158">TAMP_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00675">stm32g431xx.h:675</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TAMP_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00673">stm32g431xx.h:673</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_af85290529fb82acef7c9fcea3718346c"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#af85290529fb82acef7c9fcea3718346c">TAMP_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00679">stm32g431xx.h:679</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">TAMP_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00668">stm32g431xx.h:668</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_afafaddc3a983eb71332b7526d82191ad"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#afafaddc3a983eb71332b7526d82191ad">TAMP_TypeDef::BKP15R</a></div><div class="ttdeci">__IO uint32_t BKP15R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00693">stm32g431xx.h:693</a></div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#afdfa307571967afb1d97943e982b6586">TAMP_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00667">stm32g431xx.h:667</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00756">stm32g431xx.h:757</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00761">stm32g431xx.h:761</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00765">stm32g431xx.h:765</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00766">stm32g431xx.h:766</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00763">stm32g431xx.h:763</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a1c146954c72b1cc2c05a85dd55ae5c9b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">TIM_TypeDef::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00780">stm32g431xx.h:780</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a23d4cf627c278273f0b20f88592ae96a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a23d4cf627c278273f0b20f88592ae96a">TIM_TypeDef::TISEL</a></div><div class="ttdeci">__IO uint32_t TISEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00781">stm32g431xx.h:781</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00773">stm32g431xx.h:773</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00760">stm32g431xx.h:760</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a34474d97b298c0bf671b72203ae43713"><div class="ttname"><a href="struct_t_i_m___type_def.html#a34474d97b298c0bf671b72203ae43713">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00776">stm32g431xx.h:776</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a3d712f76141c5f21d16d3c55ec7d89a0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a3d712f76141c5f21d16d3c55ec7d89a0">TIM_TypeDef::AF2</a></div><div class="ttdeci">__IO uint32_t AF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00783">stm32g431xx.h:783</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00775">stm32g431xx.h:775</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a522126f56497797646c95acb049bfa9c"><div class="ttname"><a href="struct_t_i_m___type_def.html#a522126f56497797646c95acb049bfa9c">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00777">stm32g431xx.h:777</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00767">stm32g431xx.h:767</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00784">stm32g431xx.h:784</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00774">stm32g431xx.h:774</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00768">stm32g431xx.h:768</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00770">stm32g431xx.h:770</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aaa8b893e1390434a07a70d17ea058223"><div class="ttname"><a href="struct_t_i_m___type_def.html#aaa8b893e1390434a07a70d17ea058223">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00782">stm32g431xx.h:782</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00758">stm32g431xx.h:758</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab9087f2f31dd5edf59de6a59ae4e67ae"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00787">stm32g431xx.h:787</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00772">stm32g431xx.h:772</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ac92e1ab4dfee01a9f734236fb1eee249"><div class="ttname"><a href="struct_t_i_m___type_def.html#ac92e1ab4dfee01a9f734236fb1eee249">TIM_TypeDef::DTR2</a></div><div class="ttdeci">__IO uint32_t DTR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00779">stm32g431xx.h:779</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00771">stm32g431xx.h:771</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00764">stm32g431xx.h:764</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aeae3f2752306d96164bb0b895aec60da"><div class="ttname"><a href="struct_t_i_m___type_def.html#aeae3f2752306d96164bb0b895aec60da">TIM_TypeDef::CCMR3</a></div><div class="ttdeci">__IO uint32_t CCMR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00778">stm32g431xx.h:778</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00769">stm32g431xx.h:769</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00786">stm32g431xx.h:786</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00762">stm32g431xx.h:762</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00759">stm32g431xx.h:759</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html"><div class="ttname"><a href="struct_u_c_p_d___type_def.html">UCPD_TypeDef</a></div><div class="ttdoc">UCPD.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00894">stm32g431xx.h:895</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">UCPD_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00902">stm32g431xx.h:902</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_a4408c2afcf687125d3918a30bcae1106"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#a4408c2afcf687125d3918a30bcae1106">UCPD_TypeDef::RX_ORDEXT2</a></div><div class="ttdeci">__IO uint32_t RX_ORDEXT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00910">stm32g431xx.h:910</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_a722c7bd03a5d7b185bf43bdb5f846d43"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#a722c7bd03a5d7b185bf43bdb5f846d43">UCPD_TypeDef::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00897">stm32g431xx.h:897</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_a7b789d75efee140e49a88acdc17b883d"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#a7b789d75efee140e49a88acdc17b883d">UCPD_TypeDef::TX_ORDSET</a></div><div class="ttdeci">__IO uint32_t TX_ORDSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00903">stm32g431xx.h:903</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">UCPD_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00908">stm32g431xx.h:908</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_ab08951d2511e8867d6f97c25bde8848b"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#ab08951d2511e8867d6f97c25bde8848b">UCPD_TypeDef::RESERVED0</a></div><div class="ttdeci">__IO uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00898">stm32g431xx.h:898</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">UCPD_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00899">stm32g431xx.h:899</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_abecccecd01b0d465123a2dc166db4141"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#abecccecd01b0d465123a2dc166db4141">UCPD_TypeDef::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00896">stm32g431xx.h:896</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_ad1f8caae3b2e09ed2479301f56e3df80"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#ad1f8caae3b2e09ed2479301f56e3df80">UCPD_TypeDef::RX_PAYSZ</a></div><div class="ttdeci">__IO uint32_t RX_PAYSZ</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00907">stm32g431xx.h:907</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">UCPD_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00905">stm32g431xx.h:905</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_ade1537301e42df2f48fe05667f9e68ab"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#ade1537301e42df2f48fe05667f9e68ab">UCPD_TypeDef::RX_ORDEXT1</a></div><div class="ttdeci">__IO uint32_t RX_ORDEXT1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00909">stm32g431xx.h:909</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_ae205df745c4f66fc3dbacd94bc353b40"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#ae205df745c4f66fc3dbacd94bc353b40">UCPD_TypeDef::RX_ORDSET</a></div><div class="ttdeci">__IO uint32_t RX_ORDSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00906">stm32g431xx.h:906</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#ae845b86e973b4bf8a33c447c261633f6">UCPD_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00900">stm32g431xx.h:900</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_aee1349dfc332a1ff34955c7e4b136a29"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#aee1349dfc332a1ff34955c7e4b136a29">UCPD_TypeDef::TX_PAYSZ</a></div><div class="ttdeci">__IO uint32_t TX_PAYSZ</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00904">stm32g431xx.h:904</a></div></div>
<div class="ttc" id="astruct_u_c_p_d___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_u_c_p_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">UCPD_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00901">stm32g431xx.h:901</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00793">stm32g431xx.h:794</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00798">stm32g431xx.h:798</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00803">stm32g431xx.h:803</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a40540a209bca9f0e2045a5748e1803da"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint32_t TDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00805">stm32g431xx.h:805</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a5dd0cb6c861eaf26470f56f451c1edbf"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00799">stm32g431xx.h:799</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a8aa81f5cac584bdef4235fcc7e8fa745"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint32_t RDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00804">stm32g431xx.h:804</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_aab90d7451f8af4b6e6fd1de6c72d8f22"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00801">stm32g431xx.h:801</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00795">stm32g431xx.h:795</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00802">stm32g431xx.h:802</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00797">stm32g431xx.h:797</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af455f54206b36a7cfd7441501adf7535"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af455f54206b36a7cfd7441501adf7535">USART_TypeDef::PRESC</a></div><div class="ttdeci">__IO uint32_t PRESC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00806">stm32g431xx.h:806</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af702fd1614d8606cf715e9f961f2e381"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00800">stm32g431xx.h:800</a></div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00796">stm32g431xx.h:796</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html"><div class="ttname"><a href="struct_u_s_b___type_def.html">USB_TypeDef</a></div><div class="ttdoc">Universal Serial Bus Full Speed Device.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00813">stm32g431xx.h:814</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a045130eb8c2d3eb353a4417f24f34f46"><div class="ttname"><a href="struct_u_s_b___type_def.html#a045130eb8c2d3eb353a4417f24f34f46">USB_TypeDef::BTABLE</a></div><div class="ttdeci">__IO uint16_t BTABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00839">stm32g431xx.h:839</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a0fdf1be4be4317a597f6b5f1f667290b"><div class="ttname"><a href="struct_u_s_b___type_def.html#a0fdf1be4be4317a597f6b5f1f667290b">USB_TypeDef::RESERVEDE</a></div><div class="ttdeci">__IO uint16_t RESERVEDE</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00844">stm32g431xx.h:844</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a181159566b312dd1471e247e6a74b8ef"><div class="ttname"><a href="struct_u_s_b___type_def.html#a181159566b312dd1471e247e6a74b8ef">USB_TypeDef::EP1R</a></div><div class="ttdeci">__IO uint16_t EP1R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00817">stm32g431xx.h:817</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a27f713a0ca762e5fd478a66a82f39a36"><div class="ttname"><a href="struct_u_s_b___type_def.html#a27f713a0ca762e5fd478a66a82f39a36">USB_TypeDef::RESERVED4</a></div><div class="ttdeci">__IO uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00824">stm32g431xx.h:824</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a2eaf7996b107c6bf4c1930b05241420c"><div class="ttname"><a href="struct_u_s_b___type_def.html#a2eaf7996b107c6bf4c1930b05241420c">USB_TypeDef::RESERVEDD</a></div><div class="ttdeci">__IO uint16_t RESERVEDD</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00842">stm32g431xx.h:842</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a304267e30a8fb671cfe22c8ef965d284"><div class="ttname"><a href="struct_u_s_b___type_def.html#a304267e30a8fb671cfe22c8ef965d284">USB_TypeDef::EP4R</a></div><div class="ttdeci">__IO uint16_t EP4R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00823">stm32g431xx.h:823</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a325f0bdb1f81ce237dea2773bc26aed2"><div class="ttname"><a href="struct_u_s_b___type_def.html#a325f0bdb1f81ce237dea2773bc26aed2">USB_TypeDef::EP0R</a></div><div class="ttdeci">__IO uint16_t EP0R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00815">stm32g431xx.h:815</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a44086b7a050f78b2148a60945e477293"><div class="ttname"><a href="struct_u_s_b___type_def.html#a44086b7a050f78b2148a60945e477293">USB_TypeDef::RESERVED2</a></div><div class="ttdeci">__IO uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00820">stm32g431xx.h:820</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a532529aa4c809b7e6881ce081f55c37b"><div class="ttname"><a href="struct_u_s_b___type_def.html#a532529aa4c809b7e6881ce081f55c37b">USB_TypeDef::CNTR</a></div><div class="ttdeci">__IO uint16_t CNTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00831">stm32g431xx.h:831</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a54fc7329a9549448d56b50bcca73bab4"><div class="ttname"><a href="struct_u_s_b___type_def.html#a54fc7329a9549448d56b50bcca73bab4">USB_TypeDef::ISTR</a></div><div class="ttdeci">__IO uint16_t ISTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00833">stm32g431xx.h:833</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a5c7950efccc55900c811a434d259e357"><div class="ttname"><a href="struct_u_s_b___type_def.html#a5c7950efccc55900c811a434d259e357">USB_TypeDef::EP5R</a></div><div class="ttdeci">__IO uint16_t EP5R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00825">stm32g431xx.h:825</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a5ecb1ade997ff76fd2ff76370717d464"><div class="ttname"><a href="struct_u_s_b___type_def.html#a5ecb1ade997ff76fd2ff76370717d464">USB_TypeDef::FNR</a></div><div class="ttdeci">__IO uint16_t FNR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00835">stm32g431xx.h:835</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a71145eb8e6d24d871c231d38f2ff49f7"><div class="ttname"><a href="struct_u_s_b___type_def.html#a71145eb8e6d24d871c231d38f2ff49f7">USB_TypeDef::RESERVED5</a></div><div class="ttdeci">__IO uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00826">stm32g431xx.h:826</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a73aa1eb05d9f4581a6efe7a8e919bcbf"><div class="ttname"><a href="struct_u_s_b___type_def.html#a73aa1eb05d9f4581a6efe7a8e919bcbf">USB_TypeDef::RESERVED3</a></div><div class="ttdeci">__IO uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00822">stm32g431xx.h:822</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a952c408bacd5ee662017440986eca043"><div class="ttname"><a href="struct_u_s_b___type_def.html#a952c408bacd5ee662017440986eca043">USB_TypeDef::RESERVEDB</a></div><div class="ttdeci">__IO uint16_t RESERVEDB</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00838">stm32g431xx.h:838</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a9af23dac80d50cdf937b9fbbc4add948"><div class="ttname"><a href="struct_u_s_b___type_def.html#a9af23dac80d50cdf937b9fbbc4add948">USB_TypeDef::RESERVEDC</a></div><div class="ttdeci">__IO uint16_t RESERVEDC</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00840">stm32g431xx.h:840</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_aaa3240660b9b6f379ecdffd4d440f726"><div class="ttname"><a href="struct_u_s_b___type_def.html#aaa3240660b9b6f379ecdffd4d440f726">USB_TypeDef::RESERVEDA</a></div><div class="ttdeci">__IO uint16_t RESERVEDA</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00836">stm32g431xx.h:836</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_aaf056ff97c76de78e90701449c8cbf16"><div class="ttname"><a href="struct_u_s_b___type_def.html#aaf056ff97c76de78e90701449c8cbf16">USB_TypeDef::EP2R</a></div><div class="ttdeci">__IO uint16_t EP2R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00819">stm32g431xx.h:819</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ab234cb4952ccf50c24a841b3f2f28a91"><div class="ttname"><a href="struct_u_s_b___type_def.html#ab234cb4952ccf50c24a841b3f2f28a91">USB_TypeDef::RESERVED0</a></div><div class="ttdeci">__IO uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00816">stm32g431xx.h:816</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_aba6ced7617c465949dc6b9ba64b96ef7"><div class="ttname"><a href="struct_u_s_b___type_def.html#aba6ced7617c465949dc6b9ba64b96ef7">USB_TypeDef::EP6R</a></div><div class="ttdeci">__IO uint16_t EP6R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00827">stm32g431xx.h:827</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_abc8d8ef89e886cc3492e0617bef98edf"><div class="ttname"><a href="struct_u_s_b___type_def.html#abc8d8ef89e886cc3492e0617bef98edf">USB_TypeDef::EP7R</a></div><div class="ttdeci">__IO uint16_t EP7R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00829">stm32g431xx.h:829</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_abd0cb7c1fef737616a25adb37ef909bd"><div class="ttname"><a href="struct_u_s_b___type_def.html#abd0cb7c1fef737616a25adb37ef909bd">USB_TypeDef::RESERVED1</a></div><div class="ttdeci">__IO uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00818">stm32g431xx.h:818</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ac4d0c88deada778ef870d2f6d478768f"><div class="ttname"><a href="struct_u_s_b___type_def.html#ac4d0c88deada778ef870d2f6d478768f">USB_TypeDef::EP3R</a></div><div class="ttdeci">__IO uint16_t EP3R</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00821">stm32g431xx.h:821</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ac72f7489a9d2c795bce1158ee23e78f3"><div class="ttname"><a href="struct_u_s_b___type_def.html#ac72f7489a9d2c795bce1158ee23e78f3">USB_TypeDef::RESERVED9</a></div><div class="ttdeci">__IO uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00834">stm32g431xx.h:834</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_adcfbdb4bcad575e5ed423803e0a0b321"><div class="ttname"><a href="struct_u_s_b___type_def.html#adcfbdb4bcad575e5ed423803e0a0b321">USB_TypeDef::RESERVED8</a></div><div class="ttdeci">__IO uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00832">stm32g431xx.h:832</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ae21a63f0e47e2b526ec7087deca91d96"><div class="ttname"><a href="struct_u_s_b___type_def.html#ae21a63f0e47e2b526ec7087deca91d96">USB_TypeDef::LPMCSR</a></div><div class="ttdeci">__IO uint16_t LPMCSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00841">stm32g431xx.h:841</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ae95ebb359f2974e0f25b27e488978922"><div class="ttname"><a href="struct_u_s_b___type_def.html#ae95ebb359f2974e0f25b27e488978922">USB_TypeDef::DADDR</a></div><div class="ttdeci">__IO uint16_t DADDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00837">stm32g431xx.h:837</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_af6264c920c71ea17140e0f673bd2f9ca"><div class="ttname"><a href="struct_u_s_b___type_def.html#af6264c920c71ea17140e0f673bd2f9ca">USB_TypeDef::RESERVED6</a></div><div class="ttdeci">__IO uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00828">stm32g431xx.h:828</a></div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_afa745ad72775fcf145e7637311dc2852"><div class="ttname"><a href="struct_u_s_b___type_def.html#afa745ad72775fcf145e7637311dc2852">USB_TypeDef::BCDR</a></div><div class="ttdeci">__IO uint16_t BCDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00843">stm32g431xx.h:843</a></div></div>
<div class="ttc" id="astruct_v_r_e_f_b_u_f___type_def_html"><div class="ttname"><a href="struct_v_r_e_f_b_u_f___type_def.html">VREFBUF_TypeDef</a></div><div class="ttdoc">VREFBUF.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00851">stm32g431xx.h:852</a></div></div>
<div class="ttc" id="astruct_v_r_e_f_b_u_f___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_v_r_e_f_b_u_f___type_def.html#a5e1322e27c40bf91d172f9673f205c97">VREFBUF_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00854">stm32g431xx.h:854</a></div></div>
<div class="ttc" id="astruct_v_r_e_f_b_u_f___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_v_r_e_f_b_u_f___type_def.html#a876dd0a8546697065f406b7543e27af2">VREFBUF_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00853">stm32g431xx.h:853</a></div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00861">stm32g431xx.h:862</a></div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00863">stm32g431xx.h:863</a></div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00864">stm32g431xx.h:864</a></div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32g431xx_8h_source.html#l00865">stm32g431xx.h:865</a></div></div>
<div class="ttc" id="asystem__stm32g4xx_8h_html"><div class="ttname"><a href="system__stm32g4xx_8h.html">system_stm32g4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32G4xx devices.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
