// Seed: 3765780257
module module_0 ();
  logic id_1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_19 = 32'd2,
    parameter id_21 = 32'd22
) (
    id_1,
    access,
    id_3,
    id_4,
    id_5,
    module_2,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    _id_21
);
  output wire _id_21;
  output wire id_20;
  output wire _id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  module_0 modCall_1 ();
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output tri1 id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  and primCall (id_1, id_10, id_14, id_15, id_16, id_17, id_3, id_4, id_5, id_7, id_9);
  input wire id_2;
  inout wire id_1;
  wire id_22;
  logic [id_19 : id_21] id_23 = id_5;
endmodule
