#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Mar  2 16:47:45 2016
# Process ID: 1476
# Current directory: /media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/run
# Command line: vivado -mode batch -source ../script/vivado_non_project.tcl -notrace -tclargs -cmd run -ifn ../script/file_list.txt -top spectrum_top -part xc7z020clg484-1
# Log file: /media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/run/vivado.log
# Journal file: /media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/run/vivado.jou
#-----------------------------------------------------------
source ../script/vivado_non_project.tcl -notrace
    IfnOpt=../script/file_list.txt TopOpt=spectrum_top PartOpt=xc7z020clg484-1
WARNING: Unsupported file extension .wcfg for ../debug/hw_ila_data_1.wcfg
WARNING: Unsupported source type misc. ../debug/hw_ila_data_1.wcfg will be version controlled.
WARNING: Unsupported file extension .txt for ../script/file_list.txt
WARNING: Unsupported source type misc. ../script/file_list.txt will be version controlled.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'dds_compiler_0' is locked:
* IP definition 'DDS Compiler (6.0)' for IP 'dds_compiler_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fir_compiler_0' is locked:
* IP definition 'FIR Compiler (7.1)' for IP 'fir_compiler_0' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xfft_0' is locked:
* IP definition 'Fast Fourier Transform (9.0)' for IP 'xfft_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'vio_i256_o256' is locked:
* IP definition 'VIO (Virtual Input/Output) (2.0)' for IP 'vio_i256_o256' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (2.1)' for IP 'ila_0' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Command: synth_design -top spectrum_top -part xc7z020clg484-1
Starting synth_design
WARNING: [IP_Flow 19-2162] IP 'dds_compiler_0' is locked:
* IP definition 'DDS Compiler (6.0)' for IP 'dds_compiler_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fir_compiler_0' is locked:
* IP definition 'FIR Compiler (7.1)' for IP 'fir_compiler_0' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xfft_0' is locked:
* IP definition 'Fast Fourier Transform (9.0)' for IP 'xfft_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'vio_i256_o256' is locked:
* IP definition 'VIO (Virtual Input/Output) (2.0)' for IP 'vio_i256_o256' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (2.1)' for IP 'ila_0' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -2 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1067.672 ; gain = 205.449 ; free physical = 174 ; free virtual = 9715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spectrum_top' [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:44]
	Parameter C_SIM bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:59]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:60]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:61]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:62]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:65]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:66]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:73]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:82]
ERROR: [Synth 8-439] module 'ila_0' not found [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:179]
ERROR: [Synth 8-285] failed synthesizing module 'spectrum_top' [/media/Data/Work/adder_tb_vivado/xapp/vcs_non_project/src/verilog/spectrum_top.v:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.047 ; gain = 243.824 ; free physical = 169 ; free virtual = 9674
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 10 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 16:47:53 2016...
