--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 460 paths analyzed, 144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.618ns.
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_3 (SLICE_X34Y104.D2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/phase_0 (FF)
  Destination:          vga_ctrl_i/pixel_x_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/phase_0 to vga_ctrl_i/pixel_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y105.AQ     Tcko                  0.525   vga_ctrl_i/vga_clk
                                                       vga_ctrl_i/phase_0
    SLICE_X34Y105.B2     net (fanout=14)       0.560   vga_ctrl_i/phase<0>
    SLICE_X34Y105.B      Tilo                  0.254   vga_ctrl_i/vga_clk
                                                       vga_ctrl_i/en_25MHz<1>1_1
    SLICE_X35Y105.C1     net (fanout=1)        0.646   vga_ctrl_i/en_25MHz<1>1
    SLICE_X35Y105.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X34Y104.D2     net (fanout=9)        0.787   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X34Y104.CLK    Tas                   0.339   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3_rstpot
                                                       vga_ctrl_i/pixel_x_3
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.377ns logic, 1.993ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_3 (FF)
  Destination:          vga_ctrl_i/pixel_x_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.245ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_3 to vga_ctrl_i/pixel_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y104.DQ     Tcko                  0.525   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3
    SLICE_X35Y104.B2     net (fanout=4)        0.566   vga_ctrl_i/pixel_x<3>
    SLICE_X35Y104.B      Tilo                  0.259   N4
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_4_o_SW1
    SLICE_X35Y105.C4     net (fanout=2)        0.510   N4
    SLICE_X35Y105.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X34Y104.D2     net (fanout=9)        0.787   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X34Y104.CLK    Tas                   0.339   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3_rstpot
                                                       vga_ctrl_i/pixel_x_3
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.382ns logic, 1.863ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/phase_1 (FF)
  Destination:          vga_ctrl_i/pixel_x_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/phase_1 to vga_ctrl_i/pixel_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y105.AMUX   Tshcko                0.576   vga_ctrl_i/vga_clk
                                                       vga_ctrl_i/phase_1
    SLICE_X34Y105.B4     net (fanout=15)       0.361   vga_ctrl_i/phase<1>
    SLICE_X34Y105.B      Tilo                  0.254   vga_ctrl_i/vga_clk
                                                       vga_ctrl_i/en_25MHz<1>1_1
    SLICE_X35Y105.C1     net (fanout=1)        0.646   vga_ctrl_i/en_25MHz<1>1
    SLICE_X35Y105.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X34Y104.D2     net (fanout=9)        0.787   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X34Y104.CLK    Tas                   0.339   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3_rstpot
                                                       vga_ctrl_i/pixel_x_3
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.428ns logic, 1.794ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_y_8 (SLICE_X40Y104.B2), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_y_1 (FF)
  Destination:          vga_ctrl_i/pixel_y_8 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.342ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_y_1 to vga_ctrl_i/pixel_y_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y104.CQ     Tcko                  0.430   vga_ctrl_i/pixel_y<3>
                                                       vga_ctrl_i/pixel_y_1
    SLICE_X38Y103.B1     net (fanout=3)        0.802   vga_ctrl_i/pixel_y<1>
    SLICE_X38Y103.COUT   Topcyb                0.483   vga_ctrl_i/Mcount_pixel_y_cy<3>
                                                       vga_ctrl_i/pixel_y<1>_rt
                                                       vga_ctrl_i/Mcount_pixel_y_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   vga_ctrl_i/Mcount_pixel_y_cy<3>
    SLICE_X38Y104.COUT   Tbyp                  0.093   vga_ctrl_i/Mcount_pixel_y_cy<7>
                                                       vga_ctrl_i/Mcount_pixel_y_cy<7>
    SLICE_X38Y105.CIN    net (fanout=1)        0.003   vga_ctrl_i/Mcount_pixel_y_cy<7>
    SLICE_X38Y105.AMUX   Tcina                 0.220   vga_ctrl_i/Result<8>
                                                       vga_ctrl_i/Mcount_pixel_y_xor<8>
    SLICE_X40Y104.B2     net (fanout=1)        1.008   vga_ctrl_i/Result<8>
    SLICE_X40Y104.CLK    Tas                   0.221   vga_ctrl_i/pixel_y<7>
                                                       vga_ctrl_i/pixel_y_8_dpot
                                                       vga_ctrl_i/pixel_y_8
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.447ns logic, 1.895ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_y_0 (FF)
  Destination:          vga_ctrl_i/pixel_y_8 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.068ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_y_0 to vga_ctrl_i/pixel_y_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y104.BQ     Tcko                  0.430   vga_ctrl_i/pixel_y<3>
                                                       vga_ctrl_i/pixel_y_0
    SLICE_X38Y103.A4     net (fanout=2)        0.537   vga_ctrl_i/pixel_y<0>
    SLICE_X38Y103.COUT   Topcya                0.474   vga_ctrl_i/Mcount_pixel_y_cy<3>
                                                       vga_ctrl_i/Mcount_pixel_y_lut<0>_INV_0
                                                       vga_ctrl_i/Mcount_pixel_y_cy<3>
    SLICE_X38Y104.CIN    net (fanout=1)        0.082   vga_ctrl_i/Mcount_pixel_y_cy<3>
    SLICE_X38Y104.COUT   Tbyp                  0.093   vga_ctrl_i/Mcount_pixel_y_cy<7>
                                                       vga_ctrl_i/Mcount_pixel_y_cy<7>
    SLICE_X38Y105.CIN    net (fanout=1)        0.003   vga_ctrl_i/Mcount_pixel_y_cy<7>
    SLICE_X38Y105.AMUX   Tcina                 0.220   vga_ctrl_i/Result<8>
                                                       vga_ctrl_i/Mcount_pixel_y_xor<8>
    SLICE_X40Y104.B2     net (fanout=1)        1.008   vga_ctrl_i/Result<8>
    SLICE_X40Y104.CLK    Tas                   0.221   vga_ctrl_i/pixel_y<7>
                                                       vga_ctrl_i/pixel_y_8_dpot
                                                       vga_ctrl_i/pixel_y_8
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (1.438ns logic, 1.630ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_y_6 (FF)
  Destination:          vga_ctrl_i/pixel_y_8 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_y_6 to vga_ctrl_i/pixel_y_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AMUX   Tshcko                0.535   vga_ctrl_i/pixel_y<7>
                                                       vga_ctrl_i/pixel_y_6
    SLICE_X38Y104.C2     net (fanout=3)        0.752   vga_ctrl_i/pixel_y<6>
    SLICE_X38Y104.COUT   Topcyc                0.328   vga_ctrl_i/Mcount_pixel_y_cy<7>
                                                       vga_ctrl_i/pixel_y<6>_rt
                                                       vga_ctrl_i/Mcount_pixel_y_cy<7>
    SLICE_X38Y105.CIN    net (fanout=1)        0.003   vga_ctrl_i/Mcount_pixel_y_cy<7>
    SLICE_X38Y105.AMUX   Tcina                 0.220   vga_ctrl_i/Result<8>
                                                       vga_ctrl_i/Mcount_pixel_y_xor<8>
    SLICE_X40Y104.B2     net (fanout=1)        1.008   vga_ctrl_i/Result<8>
    SLICE_X40Y104.CLK    Tas                   0.221   vga_ctrl_i/pixel_y<7>
                                                       vga_ctrl_i/pixel_y_8_dpot
                                                       vga_ctrl_i/pixel_y_8
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.304ns logic, 1.763ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_5 (SLICE_X39Y105.B4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/phase_0 (FF)
  Destination:          vga_ctrl_i/pixel_x_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.287 - 0.304)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/phase_0 to vga_ctrl_i/pixel_x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y105.AQ     Tcko                  0.525   vga_ctrl_i/vga_clk
                                                       vga_ctrl_i/phase_0
    SLICE_X34Y105.B2     net (fanout=14)       0.560   vga_ctrl_i/phase<0>
    SLICE_X34Y105.B      Tilo                  0.254   vga_ctrl_i/vga_clk
                                                       vga_ctrl_i/en_25MHz<1>1_1
    SLICE_X35Y105.C1     net (fanout=1)        0.646   vga_ctrl_i/en_25MHz<1>1
    SLICE_X35Y105.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X39Y105.B4     net (fanout=9)        0.671   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X39Y105.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5_rstpot
                                                       vga_ctrl_i/pixel_x_5
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.411ns logic, 1.877ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_3 (FF)
  Destination:          vga_ctrl_i/pixel_x_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_3 to vga_ctrl_i/pixel_x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y104.DQ     Tcko                  0.525   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3
    SLICE_X35Y104.B2     net (fanout=4)        0.566   vga_ctrl_i/pixel_x<3>
    SLICE_X35Y104.B      Tilo                  0.259   N4
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_4_o_SW1
    SLICE_X35Y105.C4     net (fanout=2)        0.510   N4
    SLICE_X35Y105.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X39Y105.B4     net (fanout=9)        0.671   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X39Y105.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5_rstpot
                                                       vga_ctrl_i/pixel_x_5
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.416ns logic, 1.747ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/phase_1 (FF)
  Destination:          vga_ctrl_i/pixel_x_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.140ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.287 - 0.304)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/phase_1 to vga_ctrl_i/pixel_x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y105.AMUX   Tshcko                0.576   vga_ctrl_i/vga_clk
                                                       vga_ctrl_i/phase_1
    SLICE_X34Y105.B4     net (fanout=15)       0.361   vga_ctrl_i/phase<1>
    SLICE_X34Y105.B      Tilo                  0.254   vga_ctrl_i/vga_clk
                                                       vga_ctrl_i/en_25MHz<1>1_1
    SLICE_X35Y105.C1     net (fanout=1)        0.646   vga_ctrl_i/en_25MHz<1>1
    SLICE_X35Y105.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X39Y105.B4     net (fanout=9)        0.671   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X39Y105.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5_rstpot
                                                       vga_ctrl_i/pixel_x_5
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (1.462ns logic, 1.678ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_8 (SLICE_X35Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_x_8 (FF)
  Destination:          vga_ctrl_i/pixel_x_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_x_8 to vga_ctrl_i/pixel_x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y105.AQ     Tcko                  0.198   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/pixel_x_8
    SLICE_X35Y105.A6     net (fanout=6)        0.040   vga_ctrl_i/pixel_x<8>
    SLICE_X35Y105.CLK    Tah         (-Th)    -0.215   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/pixel_x_8_rstpot
                                                       vga_ctrl_i/pixel_x_8
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.413ns logic, 0.040ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_7 (SLICE_X39Y105.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_x_7 (FF)
  Destination:          vga_ctrl_i/pixel_x_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_x_7 to vga_ctrl_i/pixel_x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.DQ     Tcko                  0.198   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7
    SLICE_X39Y105.D6     net (fanout=5)        0.041   vga_ctrl_i/pixel_x<7>
    SLICE_X39Y105.CLK    Tah         (-Th)    -0.215   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7_rstpot
                                                       vga_ctrl_i/pixel_x_7
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.413ns logic, 0.041ns route)
                                                       (91.0% logic, 9.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_y_d1_5 (SLICE_X40Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_y_5 (FF)
  Destination:          vga_ctrl_i/pixel_y_d1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_y_5 to vga_ctrl_i/pixel_y_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.200   vga_ctrl_i/pixel_y<7>
                                                       vga_ctrl_i/pixel_y_5
    SLICE_X40Y105.AX     net (fanout=3)        0.214   vga_ctrl_i/pixel_y<5>
    SLICE_X40Y105.CLK    Tckdi       (-Th)    -0.048   vga_ctrl_i/pixel_y_d1<8>
                                                       vga_ctrl_i/pixel_y_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.248ns logic, 0.214ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.222ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen/buf_clk_fx/I0
  Logical resource: clk_gen/buf_clk_fx/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga_ctrl_i/pixel_x<3>/CLK
  Logical resource: vga_ctrl_i/pixel_x_0/CK
  Location pin: SLICE_X34Y104.CLK
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga_ctrl_i/pixel_x<3>/CLK
  Logical resource: vga_ctrl_i/pixel_x_2/CK
  Location pin: SLICE_X34Y104.CLK
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     15.075ns|            0|            0|            0|          460|
| TS_clk_gen_clk_fx             |      8.889ns|      3.618ns|          N/A|            0|            0|          460|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    3.618|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 460 paths, 0 nets, and 199 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 17 18:56:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



