// Seed: 1110307211
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = id_3;
  always begin : LABEL_0
    id_4 = id_4;
  end
  wand id_5, id_6, id_7, id_8 = 1'b0, id_9, id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  initial begin : LABEL_0
    id_1 <= id_3;
  end
  wire id_4;
  always_ff id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
