

================================================================
== Vitis HLS Report for 'max_pooling2d_2'
================================================================
* Date:           Fri Dec 22 00:44:05 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7753|     7753|  77.530 us|  77.530 us|  7753|  7753|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |     7751|     7751|         9|          2|          1|  3872|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    739|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    126|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    223|    -|
|Register         |        -|    -|     943|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     943|   1344|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_7_1_1_U26  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U27  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_5ns_6ns_9_1_1_U22  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_9_1_1_U23  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_9_1_1_U24  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_9_1_1_U25  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0| 126|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln121_1_fu_280_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln121_fu_436_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln124_1_fu_430_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln127_fu_453_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln136_2_fu_524_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln136_3_fu_419_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln136_5_fu_692_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln136_6_fu_364_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln136_7_fu_556_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln136_fu_254_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln142_fu_869_p2       |         +|   0|  0|  19|          12|          12|
    |ii_2_fu_340_p2            |         +|   0|  0|  12|           5|           2|
    |mul351_fu_803_p2          |         +|   0|  0|  14|           7|           7|
    |mul351_mid1_fu_838_p2     |         +|   0|  0|  14|           7|           7|
    |and_ln121_fu_334_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln136_1_fu_652_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_2_fu_658_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_3_fu_768_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_4_fu_774_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_5_fu_945_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_6_fu_951_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_fu_509_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_260_p2      |      icmp|   0|  0|  12|          12|           9|
    |icmp_ln124_fu_266_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln127_fu_328_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln136_10_fu_909_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_11_fu_915_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_12_fu_927_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_13_fu_933_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_1_fu_497_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_2_fu_616_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_3_fu_622_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_4_fu_634_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_5_fu_640_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_6_fu_732_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_7_fu_738_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_8_fu_750_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_9_fu_756_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_fu_491_p2      |      icmp|   0|  0|  11|           8|           2|
    |empty_33_fu_234_p2        |        or|   0|  0|   5|           5|           1|
    |or_ln124_1_fu_378_p2      |        or|   0|  0|   9|           9|           1|
    |or_ln124_2_fu_568_p2      |        or|   0|  0|   9|           9|           1|
    |or_ln124_fu_346_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln136_1_fu_628_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_2_fu_646_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_3_fu_744_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_4_fu_762_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_5_fu_921_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_6_fu_939_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_fu_503_p2        |        or|   0|  0|   2|           1|           1|
    |p_mid110_fu_528_p2        |        or|   0|  0|   5|           1|           5|
    |output_r_d0               |    select|   0|  0|  32|           1|          32|
    |select_ln121_1_fu_818_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln121_2_fu_306_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln121_3_fu_543_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln121_4_fu_314_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln121_5_fu_549_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln121_6_fu_442_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln121_7_fu_844_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln121_fu_272_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln124_1_fu_851_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln124_2_fu_370_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln124_3_fu_561_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln124_4_fu_448_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln124_5_fu_458_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln124_fu_352_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln136_1_fu_664_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln136_2_fu_780_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln136_fu_515_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln121_fu_322_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 739|         433|         387|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_156_p4                 |   9|          2|    5|         10|
    |ap_phi_mux_ii_phi_fu_179_p4                |   9|          2|    5|         10|
    |ap_phi_mux_iii_phi_fu_190_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten44_phi_fu_144_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_168_p4    |   9|          2|   10|         20|
    |grp_fu_197_p0                              |  14|          3|   32|         96|
    |grp_fu_197_p1                              |  14|          3|   32|         96|
    |grp_fu_203_p0                              |  14|          3|   32|         96|
    |grp_fu_203_p1                              |  14|          3|   32|         96|
    |i_reg_152                                  |   9|          2|    5|         10|
    |ii_reg_175                                 |   9|          2|    5|         10|
    |iii_reg_186                                |   9|          2|    6|         12|
    |indvar_flatten44_reg_140                   |   9|          2|   12|         24|
    |indvar_flatten_reg_164                     |   9|          2|   10|         20|
    |input_r_address0                           |  14|          3|   14|         42|
    |input_r_address1                           |  14|          3|   14|         42|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 223|         48|  235|        630|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln121_1_reg_1007                   |   5|   0|    5|          0|
    |add_ln121_1_reg_1007_pp0_iter1_reg     |   5|   0|    5|          0|
    |add_ln121_reg_1063                     |  12|   0|   12|          0|
    |add_ln124_1_reg_1058                   |  10|   0|   10|          0|
    |add_ln127_reg_1085                     |   6|   0|    6|          0|
    |add_ln136_5_reg_1120                   |  14|   0|   14|          0|
    |add_ln142_reg_1144                     |  12|   0|   12|          0|
    |and_ln121_reg_1018                     |   1|   0|    1|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |empty_33_reg_973                       |   4|   0|    5|          1|
    |i_reg_152                              |   5|   0|    5|          0|
    |icmp_ln121_reg_988                     |   1|   0|    1|          0|
    |icmp_ln124_reg_992                     |   1|   0|    1|          0|
    |ii_2_reg_1025                          |   5|   0|    5|          0|
    |ii_reg_175                             |   5|   0|    5|          0|
    |iii_cast_reg_1043                      |   6|   0|   14|          8|
    |iii_cast_reg_1043_pp0_iter1_reg        |   6|   0|   14|          8|
    |iii_reg_186                            |   6|   0|    6|          0|
    |indvar_flatten44_reg_140               |  12|   0|   12|          0|
    |indvar_flatten_reg_164                 |  10|   0|   10|          0|
    |input_load_1_reg_1078                  |  32|   0|   32|          0|
    |input_load_3_reg_1137                  |  32|   0|   32|          0|
    |mul_ln124_reg_1095                     |   9|   0|    9|          0|
    |p_lshr_f9_cast_mid1_reg_1013           |   4|   0|    4|          0|
    |p_lshr_f9_cast_reg_968                 |   4|   0|    4|          0|
    |p_lshr_f_cast_reg_978                  |   4|   0|    4|          0|
    |reg_208                                |  32|   0|   32|          0|
    |select_ln121_6_reg_1068                |   5|   0|    5|          0|
    |select_ln121_reg_1002                  |   5|   0|    5|          0|
    |select_ln124_4_reg_1073                |   5|   0|    5|          0|
    |select_ln124_5_reg_1090                |  10|   0|   10|          0|
    |select_ln124_reg_1031                  |   6|   0|    6|          0|
    |select_ln136_1_reg_1108                |  32|   0|   32|          0|
    |select_ln136_2_reg_1125                |  32|   0|   32|          0|
    |select_ln136_2_reg_1125_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln136_reg_1101                  |  32|   0|   32|          0|
    |zext_ln127_1_reg_1038                  |   5|   0|    9|          4|
    |zext_ln127_1_reg_1038_pp0_iter1_reg    |   5|   0|    9|          4|
    |zext_ln127_reg_983                     |   5|   0|    9|          4|
    |zext_ln127_reg_983_pp0_iter1_reg       |   5|   0|    9|          4|
    |and_ln121_reg_1018                     |  64|  32|    1|          0|
    |icmp_ln121_reg_988                     |  64|  32|    1|          0|
    |icmp_ln124_reg_992                     |  64|  32|    1|          0|
    |ii_2_reg_1025                          |  64|  32|    5|          0|
    |p_lshr_f9_cast_mid1_reg_1013           |  64|  32|    4|          0|
    |p_lshr_f9_cast_reg_968                 |  64|  32|    4|          0|
    |p_lshr_f_cast_reg_978                  |  64|  32|    4|          0|
    |select_ln124_reg_1031                  |  64|  32|    6|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 943| 256|  490|         33|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_din0     |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_din1     |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_opcode   |  out|    5|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_dout0    |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_ce       |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|input_r_address0      |  out|   14|   ap_memory|          input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|          input_r|         array|
|input_r_address1      |  out|   14|   ap_memory|          input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|          input_r|         array|
|output_r_address0     |  out|   12|   ap_memory|         output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|         output_r|         array|
+----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln121 = br void" [../src/hls/cnn.cpp:121]   --->   Operation 12 'br' 'br_ln121' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i12 0, void, i12 %add_ln121, void %.reset7" [../src/hls/cnn.cpp:121]   --->   Operation 13 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i5 0, void, i5 %select_ln121_6, void %.reset7" [../src/hls/cnn.cpp:121]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %select_ln124_5, void %.reset7" [../src/hls/cnn.cpp:124]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i5 0, void, i5 %select_ln124_4, void %.reset7" [../src/hls/cnn.cpp:124]   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void, i6 %add_ln127, void %.reset7" [../src/hls/cnn.cpp:127]   --->   Operation 17 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_tr_cast = zext i5 %i" [../src/hls/cnn.cpp:121]   --->   Operation 18 'zext' 'i_tr_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_lshr_f9_cast = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %i, i32 1, i32 4" [../src/hls/cnn.cpp:121]   --->   Operation 19 'partselect' 'p_lshr_f9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.42ns)   --->   "%empty = mul i9 %i_tr_cast, i9 22" [../src/hls/cnn.cpp:121]   --->   Operation 20 'mul' 'empty' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_33 = or i5 %i, i5 1" [../src/hls/cnn.cpp:121]   --->   Operation 21 'or' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii, i32 1, i32 4" [../src/hls/cnn.cpp:124]   --->   Operation 22 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %ii" [../src/hls/cnn.cpp:127]   --->   Operation 23 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%add_ln136 = add i9 %empty, i9 %zext_ln127" [../src/hls/cnn.cpp:136]   --->   Operation 24 'add' 'add_ln136' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln121 = icmp_eq  i12 %indvar_flatten44, i12 3872" [../src/hls/cnn.cpp:121]   --->   Operation 25 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %.reset7, void" [../src/hls/cnn.cpp:121]   --->   Operation 26 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln124 = icmp_eq  i10 %indvar_flatten, i10 352" [../src/hls/cnn.cpp:124]   --->   Operation 27 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%select_ln121 = select i1 %icmp_ln124, i5 0, i5 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 28 'select' 'select_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln121_1 = add i5 %i, i5 2" [../src/hls/cnn.cpp:121]   --->   Operation 29 'add' 'add_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_tr_cast_mid1 = zext i5 %add_ln121_1" [../src/hls/cnn.cpp:121]   --->   Operation 30 'zext' 'i_tr_cast_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_lshr_f9_cast_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln121_1, i32 1, i32 4" [../src/hls/cnn.cpp:121]   --->   Operation 31 'partselect' 'p_lshr_f9_cast_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%p_mid1 = mul i9 %i_tr_cast_mid1, i9 22" [../src/hls/cnn.cpp:121]   --->   Operation 32 'mul' 'p_mid1' <Predicate = (!icmp_ln121)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_6)   --->   "%select_ln121_2 = select i1 %icmp_ln124, i9 %p_mid1, i9 %empty" [../src/hls/cnn.cpp:121]   --->   Operation 33 'select' 'select_ln121_2' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%select_ln121_4 = select i1 %icmp_ln124, i9 %p_mid1, i9 %add_ln136" [../src/hls/cnn.cpp:121]   --->   Operation 34 'select' 'select_ln121_4' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln121)   --->   "%xor_ln121 = xor i1 %icmp_ln124, i1 1" [../src/hls/cnn.cpp:121]   --->   Operation 35 'xor' 'xor_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln127 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:127]   --->   Operation 36 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln121 = and i1 %icmp_ln127, i1 %xor_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 37 'and' 'and_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.87ns)   --->   "%ii_2 = add i5 %select_ln121, i5 2" [../src/hls/cnn.cpp:124]   --->   Operation 38 'add' 'ii_2' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %and_ln121, i1 %icmp_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 39 'or' 'or_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124, i6 0, i6 %iii" [../src/hls/cnn.cpp:124]   --->   Operation 40 'select' 'select_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i5 %ii_2" [../src/hls/cnn.cpp:127]   --->   Operation 41 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln136_6 = add i9 %select_ln121_2, i9 %zext_ln127_1" [../src/hls/cnn.cpp:136]   --->   Operation 42 'add' 'add_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln124_2 = select i1 %and_ln121, i9 %add_ln136_6, i9 %select_ln121_4" [../src/hls/cnn.cpp:124]   --->   Operation 43 'select' 'select_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_3)   --->   "%or_ln124_1 = or i9 %select_ln124_2, i9 1" [../src/hls/cnn.cpp:124]   --->   Operation 44 'or' 'or_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_3)   --->   "%shl_ln136_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %or_ln124_1, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 45 'bitconcatenate' 'shl_ln136_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 46 'zext' 'iii_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln124_2, i32 1, i32 8" [../src/hls/cnn.cpp:136]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln136_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 48 'bitconcatenate' 'add_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i14 %add_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 49 'zext' 'zext_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 50 'getelementptr' 'input_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.35ns)   --->   "%input_load = load i14 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 51 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_2 : Operation 52 [1/1] (0.98ns) (out node of the LUT)   --->   "%add_ln136_3 = add i14 %shl_ln136_mid2, i14 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 52 'add' 'add_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i14 %add_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 53 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 54 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.35ns)   --->   "%input_load_1 = load i14 %input_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 55 'load' 'input_load_1' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_2 : Operation 56 [1/1] (0.93ns)   --->   "%add_ln124_1 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:124]   --->   Operation 56 'add' 'add_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 57 [1/1] (0.96ns)   --->   "%add_ln121 = add i12 %indvar_flatten44, i12 1" [../src/hls/cnn.cpp:121]   --->   Operation 57 'add' 'add_ln121' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.48ns)   --->   "%select_ln121_6 = select i1 %icmp_ln124, i5 %add_ln121_1, i5 %i" [../src/hls/cnn.cpp:121]   --->   Operation 58 'select' 'select_ln121_6' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.48ns)   --->   "%select_ln124_4 = select i1 %and_ln121, i5 %ii_2, i5 %select_ln121" [../src/hls/cnn.cpp:124]   --->   Operation 59 'select' 'select_ln124_4' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/2] (1.35ns)   --->   "%input_load = load i14 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 60 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_3 : Operation 61 [2/2] (3.34ns)   --->   "%tmp_5 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 61 'fcmp' 'tmp_5' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (1.35ns)   --->   "%input_load_1 = load i14 %input_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 62 'load' 'input_load_1' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_3 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln127 = add i6 %select_ln124, i6 1" [../src/hls/cnn.cpp:127]   --->   Operation 63 'add' 'add_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.47ns)   --->   "%select_ln124_5 = select i1 %icmp_ln124, i10 1, i10 %add_ln124_1" [../src/hls/cnn.cpp:124]   --->   Operation 64 'select' 'select_ln124_5' <Predicate = (!icmp_ln121)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %empty_33" [../src/hls/cnn.cpp:124]   --->   Operation 65 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.42ns)   --->   "%mul_ln124 = mul i9 %zext_ln124, i9 22" [../src/hls/cnn.cpp:124]   --->   Operation 66 'mul' 'mul_ln124' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %input_load" [../src/hls/cnn.cpp:136]   --->   Operation 67 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %bitcast_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 69 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.85ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp_4, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 70 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns)   --->   "%icmp_ln136_1 = icmp_eq  i23 %trunc_ln136, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 71 'icmp' 'icmp_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136 = or i1 %icmp_ln136_1, i1 %icmp_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 72 'or' 'or_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (3.34ns)   --->   "%tmp_5 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 73 'fcmp' 'tmp_5' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%and_ln136 = and i1 %or_ln136, i1 %tmp_5" [../src/hls/cnn.cpp:136]   --->   Operation 74 'and' 'and_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %and_ln136, i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 75 'select' 'select_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (3.34ns)   --->   "%tmp_8 = fcmp_ogt  i32 %input_load_1, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 76 'fcmp' 'tmp_8' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 77 [1/1] (0.92ns)   --->   "%add_ln136_2 = add i9 %mul_ln124, i9 %zext_ln127" [../src/hls/cnn.cpp:136]   --->   Operation 77 'add' 'add_ln136_2' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_mid110 = or i5 %add_ln121_1, i5 1" [../src/hls/cnn.cpp:121]   --->   Operation 78 'or' 'p_mid110' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i5 %p_mid110" [../src/hls/cnn.cpp:124]   --->   Operation 79 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.42ns)   --->   "%mul_ln124_1 = mul i9 %zext_ln124_1, i9 22" [../src/hls/cnn.cpp:124]   --->   Operation 80 'mul' 'mul_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_7)   --->   "%select_ln121_3 = select i1 %icmp_ln124, i9 %mul_ln124_1, i9 %mul_ln124" [../src/hls/cnn.cpp:121]   --->   Operation 81 'select' 'select_ln121_3' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%select_ln121_5 = select i1 %icmp_ln124, i9 %mul_ln124_1, i9 %add_ln136_2" [../src/hls/cnn.cpp:121]   --->   Operation 82 'select' 'select_ln121_5' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln136_7 = add i9 %select_ln121_3, i9 %zext_ln127_1" [../src/hls/cnn.cpp:136]   --->   Operation 83 'add' 'add_ln136_7' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln124_3 = select i1 %and_ln121, i9 %add_ln136_7, i9 %select_ln121_5" [../src/hls/cnn.cpp:124]   --->   Operation 84 'select' 'select_ln124_3' <Predicate = (!icmp_ln121)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_5)   --->   "%or_ln124_2 = or i9 %select_ln124_3, i9 1" [../src/hls/cnn.cpp:124]   --->   Operation 85 'or' 'or_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_5)   --->   "%shl_ln136_1_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %or_ln124_2, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 86 'bitconcatenate' 'shl_ln136_1_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln136_1 = bitcast i32 %input_load_1" [../src/hls/cnn.cpp:136]   --->   Operation 87 'bitcast' 'bitcast_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_1, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 88 'partselect' 'tmp_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = trunc i32 %bitcast_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 89 'trunc' 'trunc_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln136_2 = bitcast i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 90 'bitcast' 'bitcast_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_2, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 91 'partselect' 'tmp_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln136_2 = trunc i32 %bitcast_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 92 'trunc' 'trunc_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln136_2 = icmp_ne  i8 %tmp_6, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 93 'icmp' 'icmp_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.97ns)   --->   "%icmp_ln136_3 = icmp_eq  i23 %trunc_ln136_1, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 94 'icmp' 'icmp_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%or_ln136_1 = or i1 %icmp_ln136_3, i1 %icmp_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 95 'or' 'or_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln136_4 = icmp_ne  i8 %tmp_7, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 96 'icmp' 'icmp_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.97ns)   --->   "%icmp_ln136_5 = icmp_eq  i23 %trunc_ln136_2, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 97 'icmp' 'icmp_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%or_ln136_2 = or i1 %icmp_ln136_5, i1 %icmp_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 98 'or' 'or_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%and_ln136_1 = and i1 %or_ln136_1, i1 %or_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 99 'and' 'and_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (3.34ns)   --->   "%tmp_8 = fcmp_ogt  i32 %input_load_1, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 100 'fcmp' 'tmp_8' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_2 = and i1 %and_ln136_1, i1 %tmp_8" [../src/hls/cnn.cpp:136]   --->   Operation 101 'and' 'and_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_1 = select i1 %and_ln136_2, i32 %input_load_1, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 102 'select' 'select_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln124_3, i32 1, i32 8" [../src/hls/cnn.cpp:136]   --->   Operation 103 'partselect' 'tmp_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%add_ln136_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_9, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 104 'bitconcatenate' 'add_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i14 %add_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 105 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 106 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (1.35ns)   --->   "%input_load_2 = load i14 %input_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 107 'load' 'input_load_2' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_5 : Operation 108 [1/1] (0.98ns) (out node of the LUT)   --->   "%add_ln136_5 = add i14 %shl_ln136_1_mid2, i14 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 108 'add' 'add_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 109 [1/2] (1.35ns)   --->   "%input_load_2 = load i14 %input_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 109 'load' 'input_load_2' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_6 : Operation 110 [2/2] (3.34ns)   --->   "%tmp_2 = fcmp_ogt  i32 %input_load_2, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 110 'fcmp' 'tmp_2' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln136_3 = bitcast i32 %input_load_2" [../src/hls/cnn.cpp:136]   --->   Operation 111 'bitcast' 'bitcast_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_3, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 112 'partselect' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln136_3 = trunc i32 %bitcast_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 113 'trunc' 'trunc_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln136_4 = bitcast i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 114 'bitcast' 'bitcast_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_4, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 115 'partselect' 'tmp_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln136_4 = trunc i32 %bitcast_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 116 'trunc' 'trunc_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln136_6 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 117 'icmp' 'icmp_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.97ns)   --->   "%icmp_ln136_7 = icmp_eq  i23 %trunc_ln136_3, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 118 'icmp' 'icmp_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%or_ln136_3 = or i1 %icmp_ln136_7, i1 %icmp_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 119 'or' 'or_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln136_8 = icmp_ne  i8 %tmp_1, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 120 'icmp' 'icmp_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.97ns)   --->   "%icmp_ln136_9 = icmp_eq  i23 %trunc_ln136_4, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 121 'icmp' 'icmp_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%or_ln136_4 = or i1 %icmp_ln136_9, i1 %icmp_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 122 'or' 'or_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%and_ln136_3 = and i1 %or_ln136_3, i1 %or_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 123 'and' 'and_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (3.34ns)   --->   "%tmp_2 = fcmp_ogt  i32 %input_load_2, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 124 'fcmp' 'tmp_2' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_4 = and i1 %and_ln136_3, i1 %tmp_2" [../src/hls/cnn.cpp:136]   --->   Operation 125 'and' 'and_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_2 = select i1 %and_ln136_4, i32 %input_load_2, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 126 'select' 'select_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i14 %add_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 127 'zext' 'zext_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 128 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (1.35ns)   --->   "%input_load_3 = load i14 %input_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 129 'load' 'input_load_3' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 130 [1/2] (1.35ns)   --->   "%input_load_3 = load i14 %input_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 130 'load' 'input_load_3' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %p_lshr_f9_cast" [../src/hls/cnn.cpp:121]   --->   Operation 131 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.36ns)   --->   "%mul33 = mul i7 %p_cast, i7 11" [../src/hls/cnn.cpp:121]   --->   Operation 132 'mul' 'mul33' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast2 = zext i4 %p_lshr_f_cast" [../src/hls/cnn.cpp:124]   --->   Operation 133 'zext' 'p_cast2' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.89ns)   --->   "%mul351 = add i7 %mul33, i7 %p_cast2" [../src/hls/cnn.cpp:121]   --->   Operation 134 'add' 'mul351' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i4 %p_lshr_f9_cast_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 136 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.36ns)   --->   "%mul33_mid1 = mul i7 %p_cast_mid1, i7 11" [../src/hls/cnn.cpp:121]   --->   Operation 137 'mul' 'mul33_mid1' <Predicate = (!icmp_ln121)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node mul351_mid1)   --->   "%select_ln121_1 = select i1 %icmp_ln124, i7 %mul33_mid1, i7 %mul33" [../src/hls/cnn.cpp:121]   --->   Operation 138 'select' 'select_ln121_1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node mul351_mid1)   --->   "%p_lshr_f_cast_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii_2, i32 1, i32 4" [../src/hls/cnn.cpp:124]   --->   Operation 139 'partselect' 'p_lshr_f_cast_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node mul351_mid1)   --->   "%p_cast2_mid1 = zext i4 %p_lshr_f_cast_mid1" [../src/hls/cnn.cpp:124]   --->   Operation 140 'zext' 'p_cast2_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.89ns) (out node of the LUT)   --->   "%mul351_mid1 = add i7 %select_ln121_1, i7 %p_cast2_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 141 'add' 'mul351_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%select_ln121_7 = select i1 %icmp_ln124, i7 %mul33_mid1, i7 %mul351" [../src/hls/cnn.cpp:121]   --->   Operation 142 'select' 'select_ln121_7' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%select_ln124_1 = select i1 %and_ln121, i7 %mul351_mid1, i7 %select_ln121_7" [../src/hls/cnn.cpp:124]   --->   Operation 143 'select' 'select_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%add40_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln124_1, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 144 'bitconcatenate' 'add40_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%iii_cast5 = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 145 'zext' 'iii_cast5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 146 'fcmp' 'tmp_11' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln142 = add i12 %iii_cast5, i12 %add40_mid2" [../src/hls/cnn.cpp:142]   --->   Operation 147 'add' 'add_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872"   --->   Operation 149 'speclooptripcount' 'empty_34' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:127]   --->   Operation 153 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln136_5 = bitcast i32 %input_load_3" [../src/hls/cnn.cpp:136]   --->   Operation 154 'bitcast' 'bitcast_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_5, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 155 'partselect' 'tmp_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln136_5 = trunc i32 %bitcast_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 156 'trunc' 'trunc_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln136_6 = bitcast i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 157 'bitcast' 'bitcast_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_6, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 158 'partselect' 'tmp_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln136_6 = trunc i32 %bitcast_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 159 'trunc' 'trunc_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.85ns)   --->   "%icmp_ln136_10 = icmp_ne  i8 %tmp_3, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 160 'icmp' 'icmp_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.97ns)   --->   "%icmp_ln136_11 = icmp_eq  i23 %trunc_ln136_5, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 161 'icmp' 'icmp_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%or_ln136_5 = or i1 %icmp_ln136_11, i1 %icmp_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 162 'or' 'or_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.85ns)   --->   "%icmp_ln136_12 = icmp_ne  i8 %tmp_10, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 163 'icmp' 'icmp_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.97ns)   --->   "%icmp_ln136_13 = icmp_eq  i23 %trunc_ln136_6, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 164 'icmp' 'icmp_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%or_ln136_6 = or i1 %icmp_ln136_13, i1 %icmp_ln136_12" [../src/hls/cnn.cpp:136]   --->   Operation 165 'or' 'or_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%and_ln136_5 = and i1 %or_ln136_5, i1 %or_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 166 'and' 'and_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 167 'fcmp' 'tmp_11' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_6 = and i1 %and_ln136_5, i1 %tmp_11" [../src/hls/cnn.cpp:136]   --->   Operation 168 'and' 'and_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_3 = select i1 %and_ln136_6, i32 %input_load_3, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 169 'select' 'select_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i12 %add_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 170 'zext' 'zext_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 171 'getelementptr' 'output_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln142 = store i32 %select_ln136_3, i12 %output_addr" [../src/hls/cnn.cpp:142]   --->   Operation 172 'store' 'store_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [../src/hls/cnn.cpp:146]   --->   Operation 174 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln121            (br               ) [ 011111111110]
indvar_flatten44    (phi              ) [ 001100000000]
i                   (phi              ) [ 001100000000]
indvar_flatten      (phi              ) [ 001000000000]
ii                  (phi              ) [ 001000000000]
iii                 (phi              ) [ 001000000000]
i_tr_cast           (zext             ) [ 000000000000]
p_lshr_f9_cast      (partselect       ) [ 001111111100]
empty               (mul              ) [ 000000000000]
empty_33            (or               ) [ 001110000000]
p_lshr_f_cast       (partselect       ) [ 001111111100]
zext_ln127          (zext             ) [ 001111000000]
add_ln136           (add              ) [ 000000000000]
icmp_ln121          (icmp             ) [ 001111111110]
br_ln121            (br               ) [ 000000000000]
icmp_ln124          (icmp             ) [ 001111111100]
select_ln121        (select           ) [ 000100000000]
add_ln121_1         (add              ) [ 001111000000]
i_tr_cast_mid1      (zext             ) [ 000000000000]
p_lshr_f9_cast_mid1 (partselect       ) [ 001111111100]
p_mid1              (mul              ) [ 000000000000]
select_ln121_2      (select           ) [ 000000000000]
select_ln121_4      (select           ) [ 000000000000]
xor_ln121           (xor              ) [ 000000000000]
icmp_ln127          (icmp             ) [ 000000000000]
and_ln121           (and              ) [ 001111111100]
ii_2                (add              ) [ 001111111100]
or_ln124            (or               ) [ 000000000000]
select_ln124        (select           ) [ 001111111100]
zext_ln127_1        (zext             ) [ 001111000000]
add_ln136_6         (add              ) [ 000000000000]
select_ln124_2      (select           ) [ 000000000000]
or_ln124_1          (or               ) [ 000000000000]
shl_ln136_mid2      (bitconcatenate   ) [ 000000000000]
iii_cast            (zext             ) [ 001111000000]
tmp                 (partselect       ) [ 000000000000]
add_ln136_1         (bitconcatenate   ) [ 000000000000]
zext_ln136          (zext             ) [ 000000000000]
input_addr          (getelementptr    ) [ 000100000000]
add_ln136_3         (add              ) [ 000000000000]
zext_ln136_1        (zext             ) [ 000000000000]
input_addr_1        (getelementptr    ) [ 000100000000]
add_ln124_1         (add              ) [ 000100000000]
add_ln121           (add              ) [ 011111111110]
select_ln121_6      (select           ) [ 011111111110]
select_ln124_4      (select           ) [ 011111111110]
input_load          (load             ) [ 001010000000]
input_load_1        (load             ) [ 001111000000]
add_ln127           (add              ) [ 011111111110]
select_ln124_5      (select           ) [ 011111111110]
zext_ln124          (zext             ) [ 000000000000]
mul_ln124           (mul              ) [ 000101000000]
bitcast_ln136       (bitcast          ) [ 000000000000]
tmp_4               (partselect       ) [ 000000000000]
trunc_ln136         (trunc            ) [ 000000000000]
icmp_ln136          (icmp             ) [ 000000000000]
icmp_ln136_1        (icmp             ) [ 000000000000]
or_ln136            (or               ) [ 000000000000]
tmp_5               (fcmp             ) [ 000000000000]
and_ln136           (and              ) [ 000000000000]
select_ln136        (select           ) [ 000101000000]
add_ln136_2         (add              ) [ 000000000000]
p_mid110            (or               ) [ 000000000000]
zext_ln124_1        (zext             ) [ 000000000000]
mul_ln124_1         (mul              ) [ 000000000000]
select_ln121_3      (select           ) [ 000000000000]
select_ln121_5      (select           ) [ 000000000000]
add_ln136_7         (add              ) [ 000000000000]
select_ln124_3      (select           ) [ 000000000000]
or_ln124_2          (or               ) [ 000000000000]
shl_ln136_1_mid2    (bitconcatenate   ) [ 000000000000]
bitcast_ln136_1     (bitcast          ) [ 000000000000]
tmp_6               (partselect       ) [ 000000000000]
trunc_ln136_1       (trunc            ) [ 000000000000]
bitcast_ln136_2     (bitcast          ) [ 000000000000]
tmp_7               (partselect       ) [ 000000000000]
trunc_ln136_2       (trunc            ) [ 000000000000]
icmp_ln136_2        (icmp             ) [ 000000000000]
icmp_ln136_3        (icmp             ) [ 000000000000]
or_ln136_1          (or               ) [ 000000000000]
icmp_ln136_4        (icmp             ) [ 000000000000]
icmp_ln136_5        (icmp             ) [ 000000000000]
or_ln136_2          (or               ) [ 000000000000]
and_ln136_1         (and              ) [ 000000000000]
tmp_8               (fcmp             ) [ 000000000000]
and_ln136_2         (and              ) [ 000000000000]
select_ln136_1      (select           ) [ 001100110000]
tmp_9               (partselect       ) [ 000000000000]
add_ln136_4         (bitconcatenate   ) [ 000000000000]
zext_ln136_2        (zext             ) [ 000000000000]
input_addr_2        (getelementptr    ) [ 001000100000]
add_ln136_5         (add              ) [ 001100110000]
input_load_2        (load             ) [ 000100010000]
bitcast_ln136_3     (bitcast          ) [ 000000000000]
tmp_s               (partselect       ) [ 000000000000]
trunc_ln136_3       (trunc            ) [ 000000000000]
bitcast_ln136_4     (bitcast          ) [ 000000000000]
tmp_1               (partselect       ) [ 000000000000]
trunc_ln136_4       (trunc            ) [ 000000000000]
icmp_ln136_6        (icmp             ) [ 000000000000]
icmp_ln136_7        (icmp             ) [ 000000000000]
or_ln136_3          (or               ) [ 000000000000]
icmp_ln136_8        (icmp             ) [ 000000000000]
icmp_ln136_9        (icmp             ) [ 000000000000]
or_ln136_4          (or               ) [ 000000000000]
and_ln136_3         (and              ) [ 000000000000]
tmp_2               (fcmp             ) [ 000000000000]
and_ln136_4         (and              ) [ 000000000000]
select_ln136_2      (select           ) [ 001100001110]
zext_ln136_3        (zext             ) [ 000000000000]
input_addr_3        (getelementptr    ) [ 001000001000]
input_load_3        (load             ) [ 001100000110]
p_cast              (zext             ) [ 000000000000]
mul33               (mul              ) [ 000000000000]
p_cast2             (zext             ) [ 000000000000]
mul351              (add              ) [ 000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000]
p_cast_mid1         (zext             ) [ 000000000000]
mul33_mid1          (mul              ) [ 000000000000]
select_ln121_1      (select           ) [ 000000000000]
p_lshr_f_cast_mid1  (partselect       ) [ 000000000000]
p_cast2_mid1        (zext             ) [ 000000000000]
mul351_mid1         (add              ) [ 000000000000]
select_ln121_7      (select           ) [ 000000000000]
select_ln124_1      (select           ) [ 000000000000]
add40_mid2          (bitconcatenate   ) [ 000000000000]
iii_cast5           (zext             ) [ 000000000000]
add_ln142           (add              ) [ 001000000010]
specloopname_ln0    (specloopname     ) [ 000000000000]
empty_34            (speclooptripcount) [ 000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000]
specloopname_ln127  (specloopname     ) [ 000000000000]
bitcast_ln136_5     (bitcast          ) [ 000000000000]
tmp_3               (partselect       ) [ 000000000000]
trunc_ln136_5       (trunc            ) [ 000000000000]
bitcast_ln136_6     (bitcast          ) [ 000000000000]
tmp_10              (partselect       ) [ 000000000000]
trunc_ln136_6       (trunc            ) [ 000000000000]
icmp_ln136_10       (icmp             ) [ 000000000000]
icmp_ln136_11       (icmp             ) [ 000000000000]
or_ln136_5          (or               ) [ 000000000000]
icmp_ln136_12       (icmp             ) [ 000000000000]
icmp_ln136_13       (icmp             ) [ 000000000000]
or_ln136_6          (or               ) [ 000000000000]
and_ln136_5         (and              ) [ 000000000000]
tmp_11              (fcmp             ) [ 000000000000]
and_ln136_6         (and              ) [ 000000000000]
select_ln136_3      (select           ) [ 000000000000]
zext_ln142          (zext             ) [ 000000000000]
output_addr         (getelementptr    ) [ 000000000000]
store_ln142         (store            ) [ 000000000000]
br_ln0              (br               ) [ 011111111110]
ret_ln146           (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="input_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
<pin id="101" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_1/2 input_load_2/5 input_load_3/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_addr_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="14" slack="0"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="input_addr_3_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="output_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln142_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/10 "/>
</bind>
</comp>

<comp id="140" class="1005" name="indvar_flatten44_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="1"/>
<pin id="142" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten44 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten44_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="12" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten44/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="5" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="1"/>
<pin id="166" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="10" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="ii_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="ii_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="5" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="iii_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="iii_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="6" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/3 tmp_8/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/6 tmp_11/9 "/>
</bind>
</comp>

<comp id="208" class="1005" name="reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_tr_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_tr_cast/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_lshr_f9_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="4" slack="0"/>
<pin id="223" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f9_cast/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_33_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_33/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_lshr_f_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="4" slack="0"/>
<pin id="245" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln127_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln136_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln121_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln124_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln121_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln121_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_tr_cast_mid1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_tr_cast_mid1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_lshr_f9_cast_mid1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="0" index="3" bw="4" slack="0"/>
<pin id="295" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f9_cast_mid1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_mid1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln121_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="0" index="2" bw="9" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln121_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="0" index="2" bw="9" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_4/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln121_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln127_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln121_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="ii_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_2/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln124_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln124/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln124_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln127_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln136_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_6/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln124_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="0"/>
<pin id="373" dir="0" index="2" bw="9" slack="0"/>
<pin id="374" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln124_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="9" slack="0"/>
<pin id="381" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln124_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shl_ln136_mid2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="0"/>
<pin id="386" dir="0" index="1" bw="9" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln136_mid2/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="iii_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="9" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="0" index="3" bw="5" slack="0"/>
<pin id="401" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln136_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="14" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln136_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln136_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln136_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_3/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln136_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln124_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln121_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="1"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln121_6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="5" slack="1"/>
<pin id="445" dir="0" index="2" bw="5" slack="1"/>
<pin id="446" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_6/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln124_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="5" slack="1"/>
<pin id="451" dir="0" index="2" bw="5" slack="1"/>
<pin id="452" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_4/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln127_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="1"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln124_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="0" index="2" bw="10" slack="1"/>
<pin id="462" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_5/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln124_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="2"/>
<pin id="466" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="mul_ln124_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln124/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="bitcast_ln136_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="0" index="3" bw="6" slack="0"/>
<pin id="482" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln136_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln136_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln136_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="23" slack="0"/>
<pin id="499" dir="0" index="1" bw="23" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_1/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln136_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="and_ln136_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln136_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="1"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln136_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="1"/>
<pin id="526" dir="0" index="1" bw="5" slack="3"/>
<pin id="527" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_2/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_mid110_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="3"/>
<pin id="530" dir="0" index="1" bw="5" slack="0"/>
<pin id="531" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid110/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln124_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_1/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="mul_ln124_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="0" index="1" bw="6" slack="0"/>
<pin id="540" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln124_1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln121_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="3"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="0" index="2" bw="9" slack="1"/>
<pin id="547" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_3/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln121_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="3"/>
<pin id="551" dir="0" index="1" bw="9" slack="0"/>
<pin id="552" dir="0" index="2" bw="9" slack="0"/>
<pin id="553" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_5/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln136_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="3"/>
<pin id="559" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_7/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln124_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="3"/>
<pin id="563" dir="0" index="1" bw="9" slack="0"/>
<pin id="564" dir="0" index="2" bw="9" slack="0"/>
<pin id="565" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_3/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln124_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="0"/>
<pin id="570" dir="0" index="1" bw="9" slack="0"/>
<pin id="571" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln124_2/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln136_1_mid2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="14" slack="0"/>
<pin id="576" dir="0" index="1" bw="9" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln136_1_mid2/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="bitcast_ln136_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_1/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="6" slack="0"/>
<pin id="589" dir="0" index="3" bw="6" slack="0"/>
<pin id="590" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln136_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_1/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="bitcast_ln136_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_2/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_7_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="6" slack="0"/>
<pin id="607" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln136_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_2/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln136_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_2/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln136_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="23" slack="0"/>
<pin id="624" dir="0" index="1" bw="23" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_3/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="or_ln136_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_1/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln136_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_4/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln136_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="23" slack="0"/>
<pin id="642" dir="0" index="1" bw="23" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_5/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln136_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_2/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="and_ln136_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_1/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln136_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_2/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="select_ln136_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="2"/>
<pin id="667" dir="0" index="2" bw="32" slack="1"/>
<pin id="668" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_1/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_9_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="9" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="0" index="3" bw="5" slack="0"/>
<pin id="675" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln136_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="14" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="3"/>
<pin id="684" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln136_4/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln136_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="14" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_2/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln136_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="14" slack="0"/>
<pin id="694" dir="0" index="1" bw="6" slack="3"/>
<pin id="695" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_5/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="bitcast_ln136_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_3/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_s_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="0" index="3" bw="6" slack="0"/>
<pin id="706" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln136_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_3/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="bitcast_ln136_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="2"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_4/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="6" slack="0"/>
<pin id="722" dir="0" index="3" bw="6" slack="0"/>
<pin id="723" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln136_4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_4/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln136_6_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_6/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln136_7_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="23" slack="0"/>
<pin id="740" dir="0" index="1" bw="23" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_7/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="or_ln136_3_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_3/7 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln136_8_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_8/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln136_9_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="23" slack="0"/>
<pin id="758" dir="0" index="1" bw="23" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_9/7 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln136_4_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_4/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="and_ln136_3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_3/7 "/>
</bind>
</comp>

<comp id="774" class="1004" name="and_ln136_4_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_4/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln136_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="0" index="2" bw="32" slack="2"/>
<pin id="784" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_2/7 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln136_3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="14" slack="2"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_3/7 "/>
</bind>
</comp>

<comp id="791" class="1004" name="p_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="7"/>
<pin id="793" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="mul33_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="0"/>
<pin id="796" dir="0" index="1" bw="5" slack="0"/>
<pin id="797" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul33/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_cast2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="7"/>
<pin id="802" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="mul351_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="7" slack="0"/>
<pin id="805" dir="0" index="1" bw="4" slack="0"/>
<pin id="806" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul351/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="p_cast_mid1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="7"/>
<pin id="811" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="mul33_mid1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="0" index="1" bw="5" slack="0"/>
<pin id="815" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul33_mid1/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="select_ln121_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="7"/>
<pin id="820" dir="0" index="1" bw="7" slack="0"/>
<pin id="821" dir="0" index="2" bw="7" slack="0"/>
<pin id="822" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_1/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="p_lshr_f_cast_mid1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="0"/>
<pin id="827" dir="0" index="1" bw="5" slack="7"/>
<pin id="828" dir="0" index="2" bw="1" slack="0"/>
<pin id="829" dir="0" index="3" bw="4" slack="0"/>
<pin id="830" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast_mid1/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="p_cast2_mid1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="0"/>
<pin id="836" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2_mid1/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="mul351_mid1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="0"/>
<pin id="840" dir="0" index="1" bw="4" slack="0"/>
<pin id="841" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul351_mid1/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="select_ln121_7_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="7"/>
<pin id="846" dir="0" index="1" bw="7" slack="0"/>
<pin id="847" dir="0" index="2" bw="7" slack="0"/>
<pin id="848" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_7/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="select_ln124_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="7"/>
<pin id="853" dir="0" index="1" bw="7" slack="0"/>
<pin id="854" dir="0" index="2" bw="7" slack="0"/>
<pin id="855" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_1/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add40_mid2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="12" slack="0"/>
<pin id="860" dir="0" index="1" bw="7" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add40_mid2/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="iii_cast5_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="6" slack="7"/>
<pin id="868" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast5/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln142_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="0"/>
<pin id="871" dir="0" index="1" bw="12" slack="0"/>
<pin id="872" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="bitcast_ln136_5_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="2"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_5/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_3_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="0" index="2" bw="6" slack="0"/>
<pin id="882" dir="0" index="3" bw="6" slack="0"/>
<pin id="883" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="trunc_ln136_5_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_5/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="bitcast_ln136_6_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="3"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_6/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_10_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="0" index="2" bw="6" slack="0"/>
<pin id="899" dir="0" index="3" bw="6" slack="0"/>
<pin id="900" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln136_6_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_6/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="icmp_ln136_10_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_10/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="icmp_ln136_11_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="23" slack="0"/>
<pin id="917" dir="0" index="1" bw="23" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_11/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="or_ln136_5_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_5/10 "/>
</bind>
</comp>

<comp id="927" class="1004" name="icmp_ln136_12_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_12/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="icmp_ln136_13_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="23" slack="0"/>
<pin id="935" dir="0" index="1" bw="23" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_13/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="or_ln136_6_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_6/10 "/>
</bind>
</comp>

<comp id="945" class="1004" name="and_ln136_5_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_5/10 "/>
</bind>
</comp>

<comp id="951" class="1004" name="and_ln136_6_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_6/10 "/>
</bind>
</comp>

<comp id="957" class="1004" name="select_ln136_3_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="2"/>
<pin id="960" dir="0" index="2" bw="32" slack="3"/>
<pin id="961" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_3/10 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln142_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="12" slack="1"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/10 "/>
</bind>
</comp>

<comp id="968" class="1005" name="p_lshr_f9_cast_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="4" slack="7"/>
<pin id="970" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="p_lshr_f9_cast "/>
</bind>
</comp>

<comp id="973" class="1005" name="empty_33_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="5" slack="2"/>
<pin id="975" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="978" class="1005" name="p_lshr_f_cast_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="7"/>
<pin id="980" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="p_lshr_f_cast "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln127_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="3"/>
<pin id="985" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln127 "/>
</bind>
</comp>

<comp id="988" class="1005" name="icmp_ln121_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="992" class="1005" name="icmp_ln124_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="select_ln121_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="5" slack="1"/>
<pin id="1004" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="add_ln121_1_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="5" slack="1"/>
<pin id="1009" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln121_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="p_lshr_f9_cast_mid1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="7"/>
<pin id="1015" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="p_lshr_f9_cast_mid1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="and_ln121_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln121 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="ii_2_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="1"/>
<pin id="1027" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii_2 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="select_ln124_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="6" slack="1"/>
<pin id="1033" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="zext_ln127_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="9" slack="3"/>
<pin id="1040" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln127_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="iii_cast_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="14" slack="3"/>
<pin id="1045" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="iii_cast "/>
</bind>
</comp>

<comp id="1048" class="1005" name="input_addr_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="14" slack="1"/>
<pin id="1050" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1053" class="1005" name="input_addr_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="14" slack="1"/>
<pin id="1055" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="add_ln124_1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="10" slack="1"/>
<pin id="1060" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_1 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="add_ln121_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="12" slack="1"/>
<pin id="1065" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="select_ln121_6_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="5" slack="1"/>
<pin id="1070" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121_6 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="select_ln124_4_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="5" slack="1"/>
<pin id="1075" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124_4 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="input_load_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="add_ln127_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="6" slack="1"/>
<pin id="1087" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="select_ln124_5_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="10" slack="1"/>
<pin id="1092" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124_5 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="mul_ln124_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="9" slack="1"/>
<pin id="1097" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln124 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="select_ln136_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="select_ln136_1_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="1"/>
<pin id="1110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="input_addr_2_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="14" slack="1"/>
<pin id="1117" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="add_ln136_5_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="14" slack="2"/>
<pin id="1122" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln136_5 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="select_ln136_2_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="2"/>
<pin id="1127" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln136_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="input_addr_3_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="14" slack="1"/>
<pin id="1134" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="input_load_3_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_3 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="add_ln142_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="12" slack="1"/>
<pin id="1146" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="93" pin="7"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="93" pin="7"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="93" pin="7"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="217"><net_src comp="156" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="156" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="232"><net_src comp="214" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="156" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="179" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="179" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="228" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="144" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="168" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="6" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="179" pin="4"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="156" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="280" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="304"><net_src comp="286" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="266" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="228" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="266" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="300" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="254" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="266" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="190" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="272" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="334" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="266" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="10" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="190" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="340" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="306" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="334" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="314" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="34" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="6" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="352" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="370" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="14" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="411"><net_src comp="40" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="396" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="352" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="423"><net_src comp="384" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="392" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="434"><net_src comp="168" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="140" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="152" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="18" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="208" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="490"><net_src comp="473" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="477" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="487" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="491" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="197" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="208" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="48" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="523"><net_src comp="515" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="532"><net_src comp="20" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="18" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="537" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="524" pin="2"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="543" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="549" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="34" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="6" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="591"><net_src comp="52" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="54" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="56" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="598"><net_src comp="582" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="54" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="56" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="599" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="585" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="58" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="595" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="60" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="616" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="602" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="58" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="612" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="60" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="634" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="628" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="197" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="676"><net_src comp="36" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="561" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="14" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="38" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="685"><net_src comp="40" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="670" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="696"><net_src comp="574" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="208" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="52" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="56" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="714"><net_src comp="697" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="724"><net_src comp="52" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="715" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="54" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="56" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="731"><net_src comp="715" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="701" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="58" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="711" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="60" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="732" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="718" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="58" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="728" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="60" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="750" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="744" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="203" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="208" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="787" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="798"><net_src comp="791" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="62" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="807"><net_src comp="794" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="62" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="824"><net_src comp="794" pin="2"/><net_sink comp="818" pin=2"/></net>

<net id="831"><net_src comp="12" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="14" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="833"><net_src comp="16" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="837"><net_src comp="825" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="818" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="849"><net_src comp="812" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="850"><net_src comp="803" pin="2"/><net_sink comp="844" pin=2"/></net>

<net id="856"><net_src comp="838" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="857"><net_src comp="844" pin="3"/><net_sink comp="851" pin=2"/></net>

<net id="863"><net_src comp="72" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="851" pin="3"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="6" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="858" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="884"><net_src comp="52" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="875" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="886"><net_src comp="54" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="887"><net_src comp="56" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="891"><net_src comp="875" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="901"><net_src comp="52" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="54" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="56" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="908"><net_src comp="892" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="878" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="58" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="888" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="60" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="909" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="895" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="58" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="905" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="60" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="933" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="927" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="921" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="203" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="957" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="967"><net_src comp="964" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="971"><net_src comp="218" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="976"><net_src comp="234" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="981"><net_src comp="240" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="986"><net_src comp="250" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="991"><net_src comp="260" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="266" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="999"><net_src comp="992" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1000"><net_src comp="992" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1001"><net_src comp="992" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1005"><net_src comp="272" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1010"><net_src comp="280" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1016"><net_src comp="290" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1021"><net_src comp="334" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1024"><net_src comp="1018" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1028"><net_src comp="340" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1034"><net_src comp="352" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1041"><net_src comp="360" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1046"><net_src comp="392" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1051"><net_src comp="86" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="1056"><net_src comp="103" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="1061"><net_src comp="430" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1066"><net_src comp="436" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1071"><net_src comp="442" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1076"><net_src comp="448" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1081"><net_src comp="93" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1084"><net_src comp="1078" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1088"><net_src comp="453" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1093"><net_src comp="458" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1098"><net_src comp="467" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1104"><net_src comp="515" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="1107"><net_src comp="1101" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="1111"><net_src comp="664" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1114"><net_src comp="1108" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="1118"><net_src comp="111" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="1123"><net_src comp="692" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1128"><net_src comp="780" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1131"><net_src comp="1125" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="1135"><net_src comp="119" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="1140"><net_src comp="93" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1143"><net_src comp="1137" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1147"><net_src comp="869" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="964" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: max_pooling2d.2 : input_r | {2 3 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		i_tr_cast : 1
		p_lshr_f9_cast : 1
		empty : 2
		empty_33 : 1
		p_lshr_f_cast : 1
		zext_ln127 : 1
		add_ln136 : 3
		icmp_ln121 : 1
		br_ln121 : 2
		icmp_ln124 : 1
		select_ln121 : 2
		add_ln121_1 : 1
		i_tr_cast_mid1 : 2
		p_lshr_f9_cast_mid1 : 2
		p_mid1 : 3
		select_ln121_2 : 4
		select_ln121_4 : 4
		xor_ln121 : 2
		icmp_ln127 : 1
		and_ln121 : 2
		ii_2 : 3
		or_ln124 : 2
		select_ln124 : 2
		zext_ln127_1 : 4
		add_ln136_6 : 5
		select_ln124_2 : 6
		or_ln124_1 : 7
		shl_ln136_mid2 : 7
		iii_cast : 3
		tmp : 7
		add_ln136_1 : 8
		zext_ln136 : 9
		input_addr : 10
		input_load : 11
		add_ln136_3 : 8
		zext_ln136_1 : 9
		input_addr_1 : 10
		input_load_1 : 11
		add_ln124_1 : 1
	State 3
		tmp_5 : 1
	State 4
		mul_ln124 : 1
		tmp_4 : 1
		trunc_ln136 : 1
		icmp_ln136 : 2
		icmp_ln136_1 : 2
		or_ln136 : 3
		and_ln136 : 3
		select_ln136 : 3
		tmp_8 : 4
	State 5
		mul_ln124_1 : 1
		select_ln121_3 : 2
		select_ln121_5 : 2
		add_ln136_7 : 3
		select_ln124_3 : 4
		or_ln124_2 : 5
		shl_ln136_1_mid2 : 5
		tmp_6 : 1
		trunc_ln136_1 : 1
		tmp_7 : 1
		trunc_ln136_2 : 1
		icmp_ln136_2 : 2
		icmp_ln136_3 : 2
		or_ln136_1 : 3
		icmp_ln136_4 : 2
		icmp_ln136_5 : 2
		or_ln136_2 : 3
		and_ln136_1 : 3
		and_ln136_2 : 3
		select_ln136_1 : 3
		tmp_9 : 5
		add_ln136_4 : 6
		zext_ln136_2 : 7
		input_addr_2 : 8
		input_load_2 : 9
		add_ln136_5 : 6
	State 6
		tmp_2 : 1
	State 7
		tmp_s : 1
		trunc_ln136_3 : 1
		tmp_1 : 1
		trunc_ln136_4 : 1
		icmp_ln136_6 : 2
		icmp_ln136_7 : 2
		or_ln136_3 : 3
		icmp_ln136_8 : 2
		icmp_ln136_9 : 2
		or_ln136_4 : 3
		and_ln136_3 : 3
		and_ln136_4 : 3
		select_ln136_2 : 3
		input_addr_3 : 1
		input_load_3 : 2
	State 8
	State 9
		mul33 : 1
		mul351 : 2
		mul33_mid1 : 1
		select_ln121_1 : 2
		p_cast2_mid1 : 1
		mul351_mid1 : 3
		select_ln121_7 : 3
		select_ln124_1 : 4
		add40_mid2 : 5
		add_ln142 : 6
	State 10
		tmp_3 : 1
		trunc_ln136_5 : 1
		tmp_10 : 1
		trunc_ln136_6 : 1
		icmp_ln136_10 : 2
		icmp_ln136_11 : 2
		or_ln136_5 : 3
		icmp_ln136_12 : 2
		icmp_ln136_13 : 2
		or_ln136_6 : 3
		and_ln136_5 : 3
		and_ln136_6 : 3
		select_ln136_3 : 3
		output_addr : 1
		store_ln142 : 4
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln121_fu_272    |    0    |    0    |    5    |
|          |    select_ln121_2_fu_306   |    0    |    0    |    8    |
|          |    select_ln121_4_fu_314   |    0    |    0    |    8    |
|          |     select_ln124_fu_352    |    0    |    0    |    6    |
|          |    select_ln124_2_fu_370   |    0    |    0    |    8    |
|          |    select_ln121_6_fu_442   |    0    |    0    |    5    |
|          |    select_ln124_4_fu_448   |    0    |    0    |    5    |
|          |    select_ln124_5_fu_458   |    0    |    0    |    9    |
|  select  |     select_ln136_fu_515    |    0    |    0    |    32   |
|          |    select_ln121_3_fu_543   |    0    |    0    |    8    |
|          |    select_ln121_5_fu_549   |    0    |    0    |    8    |
|          |    select_ln124_3_fu_561   |    0    |    0    |    8    |
|          |    select_ln136_1_fu_664   |    0    |    0    |    32   |
|          |    select_ln136_2_fu_780   |    0    |    0    |    32   |
|          |    select_ln121_1_fu_818   |    0    |    0    |    7    |
|          |    select_ln121_7_fu_844   |    0    |    0    |    7    |
|          |    select_ln124_1_fu_851   |    0    |    0    |    7    |
|          |    select_ln136_3_fu_957   |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln136_fu_254      |    0    |    0    |    16   |
|          |     add_ln121_1_fu_280     |    0    |    0    |    12   |
|          |         ii_2_fu_340        |    0    |    0    |    12   |
|          |     add_ln136_6_fu_364     |    0    |    0    |    16   |
|          |     add_ln136_3_fu_419     |    0    |    0    |    21   |
|          |     add_ln124_1_fu_430     |    0    |    0    |    17   |
|    add   |      add_ln121_fu_436      |    0    |    0    |    19   |
|          |      add_ln127_fu_453      |    0    |    0    |    13   |
|          |     add_ln136_2_fu_524     |    0    |    0    |    16   |
|          |     add_ln136_7_fu_556     |    0    |    0    |    16   |
|          |     add_ln136_5_fu_692     |    0    |    0    |    21   |
|          |        mul351_fu_803       |    0    |    0    |    14   |
|          |     mul351_mid1_fu_838     |    0    |    0    |    14   |
|          |      add_ln142_fu_869      |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln121_fu_260     |    0    |    0    |    12   |
|          |      icmp_ln124_fu_266     |    0    |    0    |    11   |
|          |      icmp_ln127_fu_328     |    0    |    0    |    10   |
|          |      icmp_ln136_fu_491     |    0    |    0    |    11   |
|          |     icmp_ln136_1_fu_497    |    0    |    0    |    16   |
|          |     icmp_ln136_2_fu_616    |    0    |    0    |    11   |
|          |     icmp_ln136_3_fu_622    |    0    |    0    |    16   |
|          |     icmp_ln136_4_fu_634    |    0    |    0    |    11   |
|   icmp   |     icmp_ln136_5_fu_640    |    0    |    0    |    16   |
|          |     icmp_ln136_6_fu_732    |    0    |    0    |    11   |
|          |     icmp_ln136_7_fu_738    |    0    |    0    |    16   |
|          |     icmp_ln136_8_fu_750    |    0    |    0    |    11   |
|          |     icmp_ln136_9_fu_756    |    0    |    0    |    16   |
|          |    icmp_ln136_10_fu_909    |    0    |    0    |    11   |
|          |    icmp_ln136_11_fu_915    |    0    |    0    |    16   |
|          |    icmp_ln136_12_fu_927    |    0    |    0    |    11   |
|          |    icmp_ln136_13_fu_933    |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |        empty_fu_228        |    0    |    0    |    23   |
|          |        p_mid1_fu_300       |    0    |    0    |    23   |
|    mul   |      mul_ln124_fu_467      |    0    |    0    |    23   |
|          |     mul_ln124_1_fu_537     |    0    |    0    |    23   |
|          |        mul33_fu_794        |    0    |    0    |    17   |
|          |      mul33_mid1_fu_812     |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |       empty_33_fu_234      |    0    |    0    |    0    |
|          |       or_ln124_fu_346      |    0    |    0    |    2    |
|          |      or_ln124_1_fu_378     |    0    |    0    |    0    |
|          |       or_ln136_fu_503      |    0    |    0    |    2    |
|          |       p_mid110_fu_528      |    0    |    0    |    0    |
|    or    |      or_ln124_2_fu_568     |    0    |    0    |    0    |
|          |      or_ln136_1_fu_628     |    0    |    0    |    2    |
|          |      or_ln136_2_fu_646     |    0    |    0    |    2    |
|          |      or_ln136_3_fu_744     |    0    |    0    |    2    |
|          |      or_ln136_4_fu_762     |    0    |    0    |    2    |
|          |      or_ln136_5_fu_921     |    0    |    0    |    2    |
|          |      or_ln136_6_fu_939     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln121_fu_334      |    0    |    0    |    2    |
|          |      and_ln136_fu_509      |    0    |    0    |    2    |
|          |     and_ln136_1_fu_652     |    0    |    0    |    2    |
|    and   |     and_ln136_2_fu_658     |    0    |    0    |    2    |
|          |     and_ln136_3_fu_768     |    0    |    0    |    2    |
|          |     and_ln136_4_fu_774     |    0    |    0    |    2    |
|          |     and_ln136_5_fu_945     |    0    |    0    |    2    |
|          |     and_ln136_6_fu_951     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |      xor_ln121_fu_322      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_197         |    0    |    0    |    0    |
|          |         grp_fu_203         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      i_tr_cast_fu_214      |    0    |    0    |    0    |
|          |      zext_ln127_fu_250     |    0    |    0    |    0    |
|          |    i_tr_cast_mid1_fu_286   |    0    |    0    |    0    |
|          |     zext_ln127_1_fu_360    |    0    |    0    |    0    |
|          |       iii_cast_fu_392      |    0    |    0    |    0    |
|          |      zext_ln136_fu_414     |    0    |    0    |    0    |
|          |     zext_ln136_1_fu_425    |    0    |    0    |    0    |
|          |      zext_ln124_fu_464     |    0    |    0    |    0    |
|   zext   |     zext_ln124_1_fu_533    |    0    |    0    |    0    |
|          |     zext_ln136_2_fu_687    |    0    |    0    |    0    |
|          |     zext_ln136_3_fu_787    |    0    |    0    |    0    |
|          |        p_cast_fu_791       |    0    |    0    |    0    |
|          |       p_cast2_fu_800       |    0    |    0    |    0    |
|          |     p_cast_mid1_fu_809     |    0    |    0    |    0    |
|          |     p_cast2_mid1_fu_834    |    0    |    0    |    0    |
|          |      iii_cast5_fu_866      |    0    |    0    |    0    |
|          |      zext_ln142_fu_964     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    p_lshr_f9_cast_fu_218   |    0    |    0    |    0    |
|          |    p_lshr_f_cast_fu_240    |    0    |    0    |    0    |
|          | p_lshr_f9_cast_mid1_fu_290 |    0    |    0    |    0    |
|          |         tmp_fu_396         |    0    |    0    |    0    |
|          |        tmp_4_fu_477        |    0    |    0    |    0    |
|          |        tmp_6_fu_585        |    0    |    0    |    0    |
|partselect|        tmp_7_fu_602        |    0    |    0    |    0    |
|          |        tmp_9_fu_670        |    0    |    0    |    0    |
|          |        tmp_s_fu_701        |    0    |    0    |    0    |
|          |        tmp_1_fu_718        |    0    |    0    |    0    |
|          |  p_lshr_f_cast_mid1_fu_825 |    0    |    0    |    0    |
|          |        tmp_3_fu_878        |    0    |    0    |    0    |
|          |        tmp_10_fu_895       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    shl_ln136_mid2_fu_384   |    0    |    0    |    0    |
|          |     add_ln136_1_fu_406     |    0    |    0    |    0    |
|bitconcatenate|   shl_ln136_1_mid2_fu_574  |    0    |    0    |    0    |
|          |     add_ln136_4_fu_680     |    0    |    0    |    0    |
|          |      add40_mid2_fu_858     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln136_fu_487     |    0    |    0    |    0    |
|          |    trunc_ln136_1_fu_595    |    0    |    0    |    0    |
|          |    trunc_ln136_2_fu_612    |    0    |    0    |    0    |
|   trunc  |    trunc_ln136_3_fu_711    |    0    |    0    |    0    |
|          |    trunc_ln136_4_fu_728    |    0    |    0    |    0    |
|          |    trunc_ln136_5_fu_888    |    0    |    0    |    0    |
|          |    trunc_ln136_6_fu_905    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   835   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln121_1_reg_1007    |    5   |
|     add_ln121_reg_1063     |   12   |
|    add_ln124_1_reg_1058    |   10   |
|     add_ln127_reg_1085     |    6   |
|    add_ln136_5_reg_1120    |   14   |
|     add_ln142_reg_1144     |   12   |
|     and_ln121_reg_1018     |    1   |
|      empty_33_reg_973      |    5   |
|          i_reg_152         |    5   |
|     icmp_ln121_reg_988     |    1   |
|     icmp_ln124_reg_992     |    1   |
|        ii_2_reg_1025       |    5   |
|         ii_reg_175         |    5   |
|      iii_cast_reg_1043     |   14   |
|         iii_reg_186        |    6   |
|  indvar_flatten44_reg_140  |   12   |
|   indvar_flatten_reg_164   |   10   |
|    input_addr_1_reg_1053   |   14   |
|    input_addr_2_reg_1115   |   14   |
|    input_addr_3_reg_1132   |   14   |
|     input_addr_reg_1048    |   14   |
|    input_load_1_reg_1078   |   32   |
|    input_load_3_reg_1137   |   32   |
|     mul_ln124_reg_1095     |    9   |
|p_lshr_f9_cast_mid1_reg_1013|    4   |
|   p_lshr_f9_cast_reg_968   |    4   |
|    p_lshr_f_cast_reg_978   |    4   |
|           reg_208          |   32   |
|   select_ln121_6_reg_1068  |    5   |
|    select_ln121_reg_1002   |    5   |
|   select_ln124_4_reg_1073  |    5   |
|   select_ln124_5_reg_1090  |   10   |
|    select_ln124_reg_1031   |    6   |
|   select_ln136_1_reg_1108  |   32   |
|   select_ln136_2_reg_1125  |   32   |
|    select_ln136_reg_1101   |   32   |
|    zext_ln127_1_reg_1038   |    9   |
|     zext_ln127_reg_983     |    9   |
+----------------------------+--------+
|            Total           |   442  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_93     |  p0  |   4  |  14  |   56   ||    20   |
|     grp_access_fu_93     |  p2  |   4  |   0  |    0   ||    20   |
| indvar_flatten44_reg_140 |  p0  |   2  |  12  |   24   ||    9    |
|         i_reg_152        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_197        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_197        |  p1  |   3  |  32  |   96   ||    14   |
|        grp_fu_203        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_203        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   442  ||  4.318  ||   109   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   835  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   109  |
|  Register |    -   |    -   |   442  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   442  |   944  |
+-----------+--------+--------+--------+--------+
