-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_bf16_to_float is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_0_ce0 : OUT STD_LOGIC;
    out_0_we0 : OUT STD_LOGIC;
    out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_1_ce0 : OUT STD_LOGIC;
    out_1_we0 : OUT STD_LOGIC;
    out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_2_ce0 : OUT STD_LOGIC;
    out_2_we0 : OUT STD_LOGIC;
    out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_3_ce0 : OUT STD_LOGIC;
    out_3_we0 : OUT STD_LOGIC;
    out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_4_ce0 : OUT STD_LOGIC;
    out_4_we0 : OUT STD_LOGIC;
    out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_5_ce0 : OUT STD_LOGIC;
    out_5_we0 : OUT STD_LOGIC;
    out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_6_ce0 : OUT STD_LOGIC;
    out_6_we0 : OUT STD_LOGIC;
    out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_7_ce0 : OUT STD_LOGIC;
    out_7_we0 : OUT STD_LOGIC;
    out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_8_ce0 : OUT STD_LOGIC;
    out_8_we0 : OUT STD_LOGIC;
    out_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_9_ce0 : OUT STD_LOGIC;
    out_9_we0 : OUT STD_LOGIC;
    out_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_10_ce0 : OUT STD_LOGIC;
    out_10_we0 : OUT STD_LOGIC;
    out_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_11_ce0 : OUT STD_LOGIC;
    out_11_we0 : OUT STD_LOGIC;
    out_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_12_ce0 : OUT STD_LOGIC;
    out_12_we0 : OUT STD_LOGIC;
    out_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_13_ce0 : OUT STD_LOGIC;
    out_13_we0 : OUT STD_LOGIC;
    out_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_14_ce0 : OUT STD_LOGIC;
    out_14_we0 : OUT STD_LOGIC;
    out_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_15_ce0 : OUT STD_LOGIC;
    out_15_we0 : OUT STD_LOGIC;
    out_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_16_ce0 : OUT STD_LOGIC;
    out_16_we0 : OUT STD_LOGIC;
    out_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_17_ce0 : OUT STD_LOGIC;
    out_17_we0 : OUT STD_LOGIC;
    out_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_18_ce0 : OUT STD_LOGIC;
    out_18_we0 : OUT STD_LOGIC;
    out_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_19_ce0 : OUT STD_LOGIC;
    out_19_we0 : OUT STD_LOGIC;
    out_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_20_ce0 : OUT STD_LOGIC;
    out_20_we0 : OUT STD_LOGIC;
    out_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_21_ce0 : OUT STD_LOGIC;
    out_21_we0 : OUT STD_LOGIC;
    out_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_22_ce0 : OUT STD_LOGIC;
    out_22_we0 : OUT STD_LOGIC;
    out_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_23_ce0 : OUT STD_LOGIC;
    out_23_we0 : OUT STD_LOGIC;
    out_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_24_ce0 : OUT STD_LOGIC;
    out_24_we0 : OUT STD_LOGIC;
    out_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_25_ce0 : OUT STD_LOGIC;
    out_25_we0 : OUT STD_LOGIC;
    out_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_26_ce0 : OUT STD_LOGIC;
    out_26_we0 : OUT STD_LOGIC;
    out_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_27_ce0 : OUT STD_LOGIC;
    out_27_we0 : OUT STD_LOGIC;
    out_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_28_ce0 : OUT STD_LOGIC;
    out_28_we0 : OUT STD_LOGIC;
    out_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_29_ce0 : OUT STD_LOGIC;
    out_29_we0 : OUT STD_LOGIC;
    out_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_30_ce0 : OUT STD_LOGIC;
    out_30_we0 : OUT STD_LOGIC;
    out_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_31_ce0 : OUT STD_LOGIC;
    out_31_we0 : OUT STD_LOGIC;
    out_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_32_ce0 : OUT STD_LOGIC;
    out_32_we0 : OUT STD_LOGIC;
    out_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_33_ce0 : OUT STD_LOGIC;
    out_33_we0 : OUT STD_LOGIC;
    out_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_34_ce0 : OUT STD_LOGIC;
    out_34_we0 : OUT STD_LOGIC;
    out_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_35_ce0 : OUT STD_LOGIC;
    out_35_we0 : OUT STD_LOGIC;
    out_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_36_ce0 : OUT STD_LOGIC;
    out_36_we0 : OUT STD_LOGIC;
    out_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_37_ce0 : OUT STD_LOGIC;
    out_37_we0 : OUT STD_LOGIC;
    out_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_38_ce0 : OUT STD_LOGIC;
    out_38_we0 : OUT STD_LOGIC;
    out_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_39_ce0 : OUT STD_LOGIC;
    out_39_we0 : OUT STD_LOGIC;
    out_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_40_ce0 : OUT STD_LOGIC;
    out_40_we0 : OUT STD_LOGIC;
    out_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_41_ce0 : OUT STD_LOGIC;
    out_41_we0 : OUT STD_LOGIC;
    out_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_42_ce0 : OUT STD_LOGIC;
    out_42_we0 : OUT STD_LOGIC;
    out_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_43_ce0 : OUT STD_LOGIC;
    out_43_we0 : OUT STD_LOGIC;
    out_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_44_ce0 : OUT STD_LOGIC;
    out_44_we0 : OUT STD_LOGIC;
    out_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_45_ce0 : OUT STD_LOGIC;
    out_45_we0 : OUT STD_LOGIC;
    out_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_46_ce0 : OUT STD_LOGIC;
    out_46_we0 : OUT STD_LOGIC;
    out_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_47_ce0 : OUT STD_LOGIC;
    out_47_we0 : OUT STD_LOGIC;
    out_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_48_ce0 : OUT STD_LOGIC;
    out_48_we0 : OUT STD_LOGIC;
    out_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_49_ce0 : OUT STD_LOGIC;
    out_49_we0 : OUT STD_LOGIC;
    out_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_50_ce0 : OUT STD_LOGIC;
    out_50_we0 : OUT STD_LOGIC;
    out_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_51_ce0 : OUT STD_LOGIC;
    out_51_we0 : OUT STD_LOGIC;
    out_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_52_ce0 : OUT STD_LOGIC;
    out_52_we0 : OUT STD_LOGIC;
    out_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_53_ce0 : OUT STD_LOGIC;
    out_53_we0 : OUT STD_LOGIC;
    out_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_54_ce0 : OUT STD_LOGIC;
    out_54_we0 : OUT STD_LOGIC;
    out_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_55_ce0 : OUT STD_LOGIC;
    out_55_we0 : OUT STD_LOGIC;
    out_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_56_ce0 : OUT STD_LOGIC;
    out_56_we0 : OUT STD_LOGIC;
    out_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_57_ce0 : OUT STD_LOGIC;
    out_57_we0 : OUT STD_LOGIC;
    out_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_58_ce0 : OUT STD_LOGIC;
    out_58_we0 : OUT STD_LOGIC;
    out_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_59_ce0 : OUT STD_LOGIC;
    out_59_we0 : OUT STD_LOGIC;
    out_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_60_ce0 : OUT STD_LOGIC;
    out_60_we0 : OUT STD_LOGIC;
    out_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_61_ce0 : OUT STD_LOGIC;
    out_61_we0 : OUT STD_LOGIC;
    out_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_62_ce0 : OUT STD_LOGIC;
    out_62_we0 : OUT STD_LOGIC;
    out_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_63_ce0 : OUT STD_LOGIC;
    out_63_we0 : OUT STD_LOGIC;
    out_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    buf0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf0_ce0 : OUT STD_LOGIC;
    buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_bf16_to_float is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv16_C000 : STD_LOGIC_VECTOR (15 downto 0) := "1100000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv33_15556 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010101010101010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_300 : STD_LOGIC_VECTOR (15 downto 0) := "0000001100000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln69_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln_reg_1422 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_cast_fu_1186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln71_fu_1296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_urem_fu_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_fu_1379_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal phi_mul_fu_300 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln71_fu_1191_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal i_fu_304 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln69_fu_1177_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln71_fu_1228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_fu_1220_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln69_1_fu_1367_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln69_1_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_304 <= ap_const_lv16_0;
                elsif (((icmp_ln69_fu_1171_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_304 <= add_ln69_fu_1177_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul_fu_300 <= ap_const_lv33_0;
                elsif (((icmp_ln69_fu_1171_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    phi_mul_fu_300 <= add_ln71_fu_1191_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_urem_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_urem_fu_296 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    phi_urem_fu_296 <= select_ln69_fu_1379_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln69_fu_1171_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln_reg_1422 <= phi_mul_fu_300(31 downto 26);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln69_1_fu_1367_p2 <= std_logic_vector(unsigned(phi_urem_fu_296) + unsigned(ap_const_lv16_1));
    add_ln69_fu_1177_p2 <= std_logic_vector(unsigned(i_fu_304) + unsigned(ap_const_lv16_1));
    add_ln71_fu_1191_p2 <= std_logic_vector(unsigned(phi_mul_fu_300) + unsigned(ap_const_lv33_15556));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln69_fu_1171_p2)
    begin
        if (((icmp_ln69_fu_1171_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln71_fu_1228_p1 <= x_f32_fu_1220_p3;
    buf0_address0 <= i_cast_fu_1186_p1(16 - 1 downto 0);

    buf0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf0_ce0 <= ap_const_logic_1;
        else 
            buf0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    i_cast_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_304),64));
    icmp_ln69_1_fu_1373_p2 <= "1" when (unsigned(add_ln69_1_fu_1367_p2) < unsigned(ap_const_lv16_300)) else "0";
    icmp_ln69_fu_1171_p2 <= "1" when (i_fu_304 = ap_const_lv16_C000) else "0";
    out_0_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_0_ce0 <= ap_const_logic_1;
        else 
            out_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_0_d0 <= bitcast_ln71_fu_1228_p1;

    out_0_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_0_we0 <= ap_const_logic_1;
        else 
            out_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_10_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_10_ce0 <= ap_const_logic_1;
        else 
            out_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_10_d0 <= bitcast_ln71_fu_1228_p1;

    out_10_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_10_we0 <= ap_const_logic_1;
        else 
            out_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_11_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_11_ce0 <= ap_const_logic_1;
        else 
            out_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_11_d0 <= bitcast_ln71_fu_1228_p1;

    out_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_11_we0 <= ap_const_logic_1;
        else 
            out_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_12_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_12_ce0 <= ap_const_logic_1;
        else 
            out_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_12_d0 <= bitcast_ln71_fu_1228_p1;

    out_12_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_12_we0 <= ap_const_logic_1;
        else 
            out_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_13_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_13_ce0 <= ap_const_logic_1;
        else 
            out_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_13_d0 <= bitcast_ln71_fu_1228_p1;

    out_13_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_13_we0 <= ap_const_logic_1;
        else 
            out_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_14_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_14_ce0 <= ap_const_logic_1;
        else 
            out_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_14_d0 <= bitcast_ln71_fu_1228_p1;

    out_14_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_14_we0 <= ap_const_logic_1;
        else 
            out_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_15_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_15_ce0 <= ap_const_logic_1;
        else 
            out_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_15_d0 <= bitcast_ln71_fu_1228_p1;

    out_15_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_15_we0 <= ap_const_logic_1;
        else 
            out_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_16_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_16_ce0 <= ap_const_logic_1;
        else 
            out_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_16_d0 <= bitcast_ln71_fu_1228_p1;

    out_16_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_16_we0 <= ap_const_logic_1;
        else 
            out_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_17_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_17_ce0 <= ap_const_logic_1;
        else 
            out_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_17_d0 <= bitcast_ln71_fu_1228_p1;

    out_17_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_17_we0 <= ap_const_logic_1;
        else 
            out_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_18_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_18_ce0 <= ap_const_logic_1;
        else 
            out_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_18_d0 <= bitcast_ln71_fu_1228_p1;

    out_18_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_18_we0 <= ap_const_logic_1;
        else 
            out_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_19_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_19_ce0 <= ap_const_logic_1;
        else 
            out_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_19_d0 <= bitcast_ln71_fu_1228_p1;

    out_19_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_19_we0 <= ap_const_logic_1;
        else 
            out_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_1_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_1_ce0 <= ap_const_logic_1;
        else 
            out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_1_d0 <= bitcast_ln71_fu_1228_p1;

    out_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_1_we0 <= ap_const_logic_1;
        else 
            out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_20_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_20_ce0 <= ap_const_logic_1;
        else 
            out_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_20_d0 <= bitcast_ln71_fu_1228_p1;

    out_20_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_14) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_20_we0 <= ap_const_logic_1;
        else 
            out_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_21_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_21_ce0 <= ap_const_logic_1;
        else 
            out_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_21_d0 <= bitcast_ln71_fu_1228_p1;

    out_21_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_15) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_21_we0 <= ap_const_logic_1;
        else 
            out_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_22_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_22_ce0 <= ap_const_logic_1;
        else 
            out_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_22_d0 <= bitcast_ln71_fu_1228_p1;

    out_22_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_16) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_22_we0 <= ap_const_logic_1;
        else 
            out_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_23_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_23_ce0 <= ap_const_logic_1;
        else 
            out_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_23_d0 <= bitcast_ln71_fu_1228_p1;

    out_23_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_17) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_23_we0 <= ap_const_logic_1;
        else 
            out_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_24_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_24_ce0 <= ap_const_logic_1;
        else 
            out_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_24_d0 <= bitcast_ln71_fu_1228_p1;

    out_24_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_18) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_24_we0 <= ap_const_logic_1;
        else 
            out_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_25_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_25_ce0 <= ap_const_logic_1;
        else 
            out_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_25_d0 <= bitcast_ln71_fu_1228_p1;

    out_25_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_19) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_25_we0 <= ap_const_logic_1;
        else 
            out_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_26_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_26_ce0 <= ap_const_logic_1;
        else 
            out_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_26_d0 <= bitcast_ln71_fu_1228_p1;

    out_26_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_1A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_26_we0 <= ap_const_logic_1;
        else 
            out_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_27_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_27_ce0 <= ap_const_logic_1;
        else 
            out_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_27_d0 <= bitcast_ln71_fu_1228_p1;

    out_27_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_1B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_27_we0 <= ap_const_logic_1;
        else 
            out_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_28_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_28_ce0 <= ap_const_logic_1;
        else 
            out_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_28_d0 <= bitcast_ln71_fu_1228_p1;

    out_28_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_1C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_28_we0 <= ap_const_logic_1;
        else 
            out_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_29_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_29_ce0 <= ap_const_logic_1;
        else 
            out_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_29_d0 <= bitcast_ln71_fu_1228_p1;

    out_29_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_1D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_29_we0 <= ap_const_logic_1;
        else 
            out_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_2_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_2_ce0 <= ap_const_logic_1;
        else 
            out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_2_d0 <= bitcast_ln71_fu_1228_p1;

    out_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_2_we0 <= ap_const_logic_1;
        else 
            out_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_30_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_30_ce0 <= ap_const_logic_1;
        else 
            out_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_30_d0 <= bitcast_ln71_fu_1228_p1;

    out_30_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_1E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_30_we0 <= ap_const_logic_1;
        else 
            out_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_31_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_31_ce0 <= ap_const_logic_1;
        else 
            out_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_31_d0 <= bitcast_ln71_fu_1228_p1;

    out_31_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_1F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_31_we0 <= ap_const_logic_1;
        else 
            out_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_32_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_32_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_32_ce0 <= ap_const_logic_1;
        else 
            out_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_32_d0 <= bitcast_ln71_fu_1228_p1;

    out_32_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_20) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_32_we0 <= ap_const_logic_1;
        else 
            out_32_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_33_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_33_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_33_ce0 <= ap_const_logic_1;
        else 
            out_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_33_d0 <= bitcast_ln71_fu_1228_p1;

    out_33_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_21) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_33_we0 <= ap_const_logic_1;
        else 
            out_33_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_34_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_34_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_34_ce0 <= ap_const_logic_1;
        else 
            out_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_34_d0 <= bitcast_ln71_fu_1228_p1;

    out_34_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_22) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_34_we0 <= ap_const_logic_1;
        else 
            out_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_35_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_35_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_35_ce0 <= ap_const_logic_1;
        else 
            out_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_35_d0 <= bitcast_ln71_fu_1228_p1;

    out_35_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_23) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_35_we0 <= ap_const_logic_1;
        else 
            out_35_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_36_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_36_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_36_ce0 <= ap_const_logic_1;
        else 
            out_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_36_d0 <= bitcast_ln71_fu_1228_p1;

    out_36_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_24) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_36_we0 <= ap_const_logic_1;
        else 
            out_36_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_37_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_37_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_37_ce0 <= ap_const_logic_1;
        else 
            out_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_37_d0 <= bitcast_ln71_fu_1228_p1;

    out_37_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_25) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_37_we0 <= ap_const_logic_1;
        else 
            out_37_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_38_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_38_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_38_ce0 <= ap_const_logic_1;
        else 
            out_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_38_d0 <= bitcast_ln71_fu_1228_p1;

    out_38_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_26) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_38_we0 <= ap_const_logic_1;
        else 
            out_38_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_39_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_39_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_39_ce0 <= ap_const_logic_1;
        else 
            out_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_39_d0 <= bitcast_ln71_fu_1228_p1;

    out_39_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_27) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_39_we0 <= ap_const_logic_1;
        else 
            out_39_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_3_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_3_ce0 <= ap_const_logic_1;
        else 
            out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_3_d0 <= bitcast_ln71_fu_1228_p1;

    out_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_3_we0 <= ap_const_logic_1;
        else 
            out_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_40_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_40_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_40_ce0 <= ap_const_logic_1;
        else 
            out_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_40_d0 <= bitcast_ln71_fu_1228_p1;

    out_40_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_28) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_40_we0 <= ap_const_logic_1;
        else 
            out_40_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_41_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_41_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_41_ce0 <= ap_const_logic_1;
        else 
            out_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_41_d0 <= bitcast_ln71_fu_1228_p1;

    out_41_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_29) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_41_we0 <= ap_const_logic_1;
        else 
            out_41_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_42_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_42_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_42_ce0 <= ap_const_logic_1;
        else 
            out_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_42_d0 <= bitcast_ln71_fu_1228_p1;

    out_42_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_2A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_42_we0 <= ap_const_logic_1;
        else 
            out_42_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_43_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_43_ce0 <= ap_const_logic_1;
        else 
            out_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_43_d0 <= bitcast_ln71_fu_1228_p1;

    out_43_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_2B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_43_we0 <= ap_const_logic_1;
        else 
            out_43_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_44_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_44_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_44_ce0 <= ap_const_logic_1;
        else 
            out_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_44_d0 <= bitcast_ln71_fu_1228_p1;

    out_44_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_2C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_44_we0 <= ap_const_logic_1;
        else 
            out_44_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_45_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_45_ce0 <= ap_const_logic_1;
        else 
            out_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_45_d0 <= bitcast_ln71_fu_1228_p1;

    out_45_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_2D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_45_we0 <= ap_const_logic_1;
        else 
            out_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_46_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_46_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_46_ce0 <= ap_const_logic_1;
        else 
            out_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_46_d0 <= bitcast_ln71_fu_1228_p1;

    out_46_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_2E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_46_we0 <= ap_const_logic_1;
        else 
            out_46_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_47_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_47_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_47_ce0 <= ap_const_logic_1;
        else 
            out_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_47_d0 <= bitcast_ln71_fu_1228_p1;

    out_47_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_2F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_47_we0 <= ap_const_logic_1;
        else 
            out_47_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_48_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_48_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_48_ce0 <= ap_const_logic_1;
        else 
            out_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_48_d0 <= bitcast_ln71_fu_1228_p1;

    out_48_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_30) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_48_we0 <= ap_const_logic_1;
        else 
            out_48_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_49_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_49_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_49_ce0 <= ap_const_logic_1;
        else 
            out_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_49_d0 <= bitcast_ln71_fu_1228_p1;

    out_49_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_31) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_49_we0 <= ap_const_logic_1;
        else 
            out_49_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_4_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_4_ce0 <= ap_const_logic_1;
        else 
            out_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_4_d0 <= bitcast_ln71_fu_1228_p1;

    out_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_4_we0 <= ap_const_logic_1;
        else 
            out_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_50_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_50_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_50_ce0 <= ap_const_logic_1;
        else 
            out_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_50_d0 <= bitcast_ln71_fu_1228_p1;

    out_50_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_32) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_50_we0 <= ap_const_logic_1;
        else 
            out_50_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_51_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_51_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_51_ce0 <= ap_const_logic_1;
        else 
            out_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_51_d0 <= bitcast_ln71_fu_1228_p1;

    out_51_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_33) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_51_we0 <= ap_const_logic_1;
        else 
            out_51_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_52_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_52_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_52_ce0 <= ap_const_logic_1;
        else 
            out_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_52_d0 <= bitcast_ln71_fu_1228_p1;

    out_52_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_34) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_52_we0 <= ap_const_logic_1;
        else 
            out_52_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_53_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_53_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_53_ce0 <= ap_const_logic_1;
        else 
            out_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_53_d0 <= bitcast_ln71_fu_1228_p1;

    out_53_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_35) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_53_we0 <= ap_const_logic_1;
        else 
            out_53_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_54_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_54_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_54_ce0 <= ap_const_logic_1;
        else 
            out_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_54_d0 <= bitcast_ln71_fu_1228_p1;

    out_54_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_36) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_54_we0 <= ap_const_logic_1;
        else 
            out_54_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_55_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_55_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_55_ce0 <= ap_const_logic_1;
        else 
            out_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_55_d0 <= bitcast_ln71_fu_1228_p1;

    out_55_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_37) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_55_we0 <= ap_const_logic_1;
        else 
            out_55_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_56_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_56_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_56_ce0 <= ap_const_logic_1;
        else 
            out_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_56_d0 <= bitcast_ln71_fu_1228_p1;

    out_56_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_38) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_56_we0 <= ap_const_logic_1;
        else 
            out_56_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_57_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_57_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_57_ce0 <= ap_const_logic_1;
        else 
            out_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_57_d0 <= bitcast_ln71_fu_1228_p1;

    out_57_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_39) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_57_we0 <= ap_const_logic_1;
        else 
            out_57_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_58_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_58_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_58_ce0 <= ap_const_logic_1;
        else 
            out_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_58_d0 <= bitcast_ln71_fu_1228_p1;

    out_58_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_3A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_58_we0 <= ap_const_logic_1;
        else 
            out_58_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_59_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_59_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_59_ce0 <= ap_const_logic_1;
        else 
            out_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_59_d0 <= bitcast_ln71_fu_1228_p1;

    out_59_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_3B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_59_we0 <= ap_const_logic_1;
        else 
            out_59_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_5_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_5_ce0 <= ap_const_logic_1;
        else 
            out_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_5_d0 <= bitcast_ln71_fu_1228_p1;

    out_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_5_we0 <= ap_const_logic_1;
        else 
            out_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_60_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_60_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_60_ce0 <= ap_const_logic_1;
        else 
            out_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_60_d0 <= bitcast_ln71_fu_1228_p1;

    out_60_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_3C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_60_we0 <= ap_const_logic_1;
        else 
            out_60_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_61_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_61_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_61_ce0 <= ap_const_logic_1;
        else 
            out_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_61_d0 <= bitcast_ln71_fu_1228_p1;

    out_61_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_3D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_61_we0 <= ap_const_logic_1;
        else 
            out_61_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_62_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_62_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_62_ce0 <= ap_const_logic_1;
        else 
            out_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_62_d0 <= bitcast_ln71_fu_1228_p1;

    out_62_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_3E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_62_we0 <= ap_const_logic_1;
        else 
            out_62_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_63_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_63_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_63_ce0 <= ap_const_logic_1;
        else 
            out_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_63_d0 <= bitcast_ln71_fu_1228_p1;

    out_63_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_3F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_63_we0 <= ap_const_logic_1;
        else 
            out_63_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_6_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_6_ce0 <= ap_const_logic_1;
        else 
            out_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_6_d0 <= bitcast_ln71_fu_1228_p1;

    out_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_6_we0 <= ap_const_logic_1;
        else 
            out_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_7_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_7_ce0 <= ap_const_logic_1;
        else 
            out_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_7_d0 <= bitcast_ln71_fu_1228_p1;

    out_7_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_7_we0 <= ap_const_logic_1;
        else 
            out_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_8_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_8_ce0 <= ap_const_logic_1;
        else 
            out_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_8_d0 <= bitcast_ln71_fu_1228_p1;

    out_8_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_8_we0 <= ap_const_logic_1;
        else 
            out_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_9_address0 <= zext_ln71_fu_1296_p1(10 - 1 downto 0);

    out_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_9_ce0 <= ap_const_logic_1;
        else 
            out_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_9_d0 <= bitcast_ln71_fu_1228_p1;

    out_9_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln_reg_1422)
    begin
        if (((trunc_ln_reg_1422 = ap_const_lv6_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_9_we0 <= ap_const_logic_1;
        else 
            out_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln69_fu_1379_p3 <= 
        add_ln69_1_fu_1367_p2 when (icmp_ln69_1_fu_1373_p2(0) = '1') else 
        ap_const_lv16_0;
    x_f32_fu_1220_p3 <= (buf0_q0 & ap_const_lv16_0);
    zext_ln71_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_urem_fu_296),64));
end behav;
