#!/usr/bin/env python3

# This file is Copyright (c) 2020 Gregory Davill <greg.davill@gmail.com>
# License: BSD

# This variable defines all the external programs that this module
# relies on.  lxbuildenv reads this variable in order to ensure
# the build will finish without exiting due to missing third-party
# programs.
LX_DEPENDENCIES = ["riscv", "nextpnr-ecp5", "yosys"]

# Import lxbuildenv to integrate the deps/ directory
import lxbuildenv

import sys
import argparse
import optparse
import subprocess
import os
import shutil

from migen import *

from rtl.platform import boson_frame_grabber_r0d3

from migen.genlib.resetsync import AsyncResetSynchronizer
from litex.build.generic_platform import *
from litex.soc.cores.clock import *
from rtl.ecp5_dynamic_pll import ECP5PLL, period_ns
from litex.soc.integration.soc_core import *
from litex.soc.integration.soc import SoC, SoCRegion
from litex.soc.integration.builder import *

from litex.soc.cores.bitbang import I2CMaster
from litex.soc.cores.gpio import GPIOOut, GPIOIn
from litex.soc.cores import uart

from litex.soc.interconnect import stream, wishbone
from litex.soc.interconnect.wishbone import Interface, Crossbar
from litex.soc.interconnect.csr import *

from litex.soc.cores.led import LedChaser

from migen.genlib.misc import timeline
from migen.genlib.cdc import MultiReg, PulseSynchronizer

from rtl.prbs import PRBSStream
from rtl.wb_streamer import StreamReader, StreamWriter, StreamBuffers
from rtl.streamable_hyperram import StreamableHyperRAM

from rtl.video.boson import Boson


class _CRG(Module, AutoCSR):

    def __init__(self, platform, sys_clk_freq):
        self.clock_domains.cd_sys = ClockDomain()
        self.clock_domains.cd_sdclk = ClockDomain()

        self.clock_domains.cd_hr = ClockDomain()
        self.clock_domains.cd_hr_90 = ClockDomain()
        self.clock_domains.cd_hr2x = ClockDomain()
        self.clock_domains.cd_hr2x_90 = ClockDomain()

        self.clock_domains.cd_init = ClockDomain()

        # # #

        # clk / rst
        clk24 = platform.request("clk24")

        self.submodules.pll = pll = ECP5PLL()
        pll.register_clkin(clk24, 24e6)
        pll.create_clkout(self.cd_hr2x, sys_clk_freq * 2, margin=0)
        pll.create_clkout(self.cd_hr2x_90, sys_clk_freq * 2, phase=1, margin=0)  # SW tunes this phase during init

        self.comb += self.cd_init.clk.eq(clk24)

        sd_clk = 100e6

        self.submodules.video_pll = video_pll = ECP5PLL()
        video_pll.register_clkin(clk24, 24e6)
        video_pll.create_clkout(self.cd_sdclk, sd_clk, margin=0)

        

        self.comb += self.cd_sys.clk.eq(self.cd_hr.clk)

        platform.add_period_constraint(clk24, period_ns(24e6))

        self._slip_hr2x = CSRStorage()
        self._slip_hr2x90 = CSRStorage()

        # ECLK stuff
        self.specials += [
            Instance("CLKDIVF",
                     p_DIV="2.0",
                     i_ALIGNWD=self._slip_hr2x.storage,
                     i_CLKI=self.cd_hr2x.clk,
                     i_RST=~pll.locked,
                     o_CDIVX=self.cd_hr.clk),
            Instance("CLKDIVF",
                     p_DIV="2.0",
                     i_ALIGNWD=self._slip_hr2x90.storage,
                     i_CLKI=self.cd_hr2x_90.clk,
                     i_RST=~pll.locked,
                     o_CDIVX=self.cd_hr_90.clk),
            AsyncResetSynchronizer(self.cd_hr2x, ~pll.locked),
            AsyncResetSynchronizer(self.cd_hr, ~pll.locked),
            AsyncResetSynchronizer(self.cd_sys, ~pll.locked),
        ]

        self._phase_sel = CSRStorage(2)
        self._phase_dir = CSRStorage()
        self._phase_step = CSRStorage()
        self._phase_load = CSRStorage()

        self.comb += [
            self.pll.phase_sel.eq(self._phase_sel.storage),
            self.pll.phase_dir.eq(self._phase_dir.storage),
            self.pll.phase_step.eq(self._phase_step.storage),
            self.pll.phase_load.eq(self._phase_load.storage),
        ]


class Boson_SoC(SoCCore):
    csr_map = {}
    csr_map.update(SoCCore.csr_map)

    mem_map = {
        **SoCCore.mem_map,
        **{
            "sram":           0x10000000,
            "csr":            0xf0000000,
            "vexriscv_debug": 0xf00f0000,
            "hyperram":       0x20000000,
            "spiflash":       0x30000000,
        },
    }

    interrupt_map = {}
    interrupt_map.update(SoCCore.interrupt_map)

    def __init__(self):

        self.platform = platform = boson_frame_grabber_r0d3.Platform()

        sys_clk_freq = 82.5e6
        SoCCore.__init__(
            self,
            platform,
            clk_freq=sys_clk_freq,
            cpu_type='vexriscv',
            cpu_variant='standard',
            with_uart=False,
            csr_data_width=32,
            ident_version=False,
            wishbone_timeout_cycles=128,
            integrated_sram_size=32 * 1024,
            cpu_reset_address=self.mem_map['sram'],
        )

        # Toolchain config
        platform.toolchain.build_template[0] = "yosys -q -l {build_name}.rpt {build_name}.ys"
        platform.toolchain.build_template[1] += f" --log {platform.name}-nextpnr.log --router router1"
        platform.toolchain.build_template[1] += f" --report {platform.name}-timing.json"
        platform.toolchain.yosys_template[-1] += ' '  # abc2/nowidelut generally give higher freq

        # crg -------------------------------------------------------------------------------------
        self.submodules.crg = _CRG(platform, sys_clk_freq)

        # Timers -----------------------------------------------------------------------------------
        self.add_timer(name="timer1")
        self.add_timer(name="timer2")

        # Leds -------------------------------------------------------------------------------------
        _led_pins = platform.request_all("user_led")
        led_pins = Signal(len(_led_pins))
        self.comb += _led_pins.eq(~led_pins)
        self.submodules.leds = LedChaser(pads=led_pins, sys_clk_freq=sys_clk_freq)

        # SPI Flash --------------------------------------------------------------------------------
        from litespi.modules import W25Q128JV
        from litespi.opcodes import SpiNorFlashOpCodes as Codes
        self.add_spi_flash(mode="4x", module=W25Q128JV(Codes.READ_1_1_4), with_master=False)

        # SDMMC ------------------------------------------------------------------------------------
        self.add_sdcard(name="sdmmc", mode="read+write", use_emulator=False, software_debug=True)

        # HyperRAM with DMAs -----------------------------------------------------------------------
        self.submodules.writer = writer = StreamWriter()
        self.submodules.reader = reader = StreamReader()
        self.submodules.hyperram = hyperram = StreamableHyperRAM(platform.request("hyper_ram"), devices=[reader, writer])
        self.register_mem("hyperram", self.mem_map['hyperram'], hyperram.bus, size=0x800000)

        # Attach a StreamBuffer module to handle buffering of frames
        self.submodules.buffers = buffers = StreamBuffers()
        self.comb += [
            buffers.rx_release.eq(reader.evt_done),
            reader.start_address.eq(buffers.rx_buffer),
            writer.start_address.eq(buffers.tx_buffer),
        ]

        # PRBS Tester, used to test HyperRAM DMAs --------------------------------------------------
        self.submodules.prbs = PRBSStream()
        reader.add_source(self.prbs.source.source, "prbs")
        writer.add_sink(self.prbs.sink.sink, "prbs")

        # IO/UART ----------------------------------------------------------------------------------
        io = platform.request("io")
        self.submodules.io_oe = GPIOOut(io.oe)
        uart_pads = uart.UARTPads()

        self.submodules.uart_phy = uart.UARTPHY(
            pads     = uart_pads,
            clk_freq = self.sys_clk_freq,
            baudrate = 1000000)
        self.submodules.uart = uart.UART(self.uart_phy,
            tx_fifo_depth = 8,
            rx_fifo_depth = 8)

        self.irq.add("uart", use_loc_if_exists=True)

        # Tristate control on USER I/O, connect UART.
        io_out = TSTriple(len(io.out))
        self.specials += io_out.get_tristate(io.out)
        self.comb += [
            io_out.o[0].eq(uart_pads.tx),
            io_out.o[1].eq(0),

            uart_pads.rx.eq(io_out.i[1]),
            io_out.oe.eq(io.oe),
        ]

        # Add git version into firmware
        def get_git_revision():
            try:
                r = subprocess.check_output(["git", "rev-parse", "--short", "HEAD"],
                                            stderr=subprocess.DEVNULL)[:-1].decode("utf-8")
            except:
                r = "--------"
            return r

        self.add_constant("DIVA_GIT_SHA1", get_git_revision())

    def do_exit(self, vns):
        if hasattr(self, "analyzer"):
            self.analyzer.export_csv(vns, "test/analyzer.csv")

    def PackageFirmware(self, builder):
        # Remove un-needed sw packages
        builder.software_packages = []
        builder.add_software_package("libcompiler_rt")
        builder.add_software_package("libbase")

        builder.add_software_package("main-fw", "{}/../firmware/main-fw".format(os.getcwd()))

        builder._prepare_rom_software()
        builder._generate_includes()
        builder._generate_rom_software(compile_bios=False)

        # lock out compiling firmware during build steps
        builder.compile_software = False

    def PackageBooter(self, builder):
        self.finalize()

        os.makedirs(builder.output_dir, exist_ok=True)

        # Remove un-needed sw packages
        builder.software_packages = []
        builder.add_software_package("booter", "{}/../firmware/booter".format(os.getcwd()))

        builder._prepare_rom_software()
        builder._generate_includes()
        builder._generate_rom_software(compile_bios=False)


def CreateFirmwareInit(init, output_file):
    content = ""
    for d in init:
        content += "{:08x}\n".format(d)
    with open(output_file, "w") as o:
        o.write(content)


def main():
    parser = argparse.ArgumentParser(description="Build DiVA Gateware")
    parser.add_argument("--update-firmware",
                        default=False,
                        action='store_true',
                        help="compile firmware and update existing gateware")
    args = parser.parse_args()

    soc = Boson_SoC()
    builder = Builder(soc, output_dir="build", csr_csv="build/csr.csv")

    # Check if we have the correct files
    firmware_file = os.path.join(builder.output_dir, "software", "main-fw", "main-fw.bin")

    rand_rom = os.path.join(builder.output_dir, "gateware", "rand.data")

    input_config = os.path.join(builder.output_dir, "gateware", f"{soc.platform.name}.config")

    # Create 256bytes rand fill for BRAM
    if (os.path.exists(rand_rom) == False) or (args.update_firmware == False):
        os.makedirs(os.path.join(builder.output_dir, 'software'), exist_ok=True)
        os.makedirs(os.path.join(builder.output_dir, 'gateware'), exist_ok=True)
        os.system(f"ecpbram  --generate {rand_rom} --seed {0} --width {32} --depth {2048 // 4}")

        # patch random file into BRAM
        data = []
        with open(rand_rom, 'r') as inp:
            for d in inp.readlines():
                data += [int(d, 16)]
        soc.sram.mem.init = data

        # Build gateware
        vns = builder.build(nowidelut=False)
        soc.do_exit(vns)

    # create a compressed bitstream
    output_bit = os.path.join(builder.output_dir, "gateware", "diva.bit")
    os.system(f"ecppack --freq 38.8 --compress --input {input_config} --bit {output_bit}")

    # Determine Bitstream size
    stage_1_filesize = os.path.getsize(output_bit)
    gateware_offset = 0x00040000
    firmware_offset = (stage_1_filesize + 0x200) & ~(0x100 - 1)  # Add some fudge factor.
    firmware_offset += gateware_offset  # bitstream offset
    print(f"Compressed file size: 0x{stage_1_filesize:0x}")
    print(f"Placing firmware at: 0x{firmware_offset:0x}")

    # Finalise the gateware aspects of the design.
    # Alter the spiflash origin so that our actual address is valid in the linker when compiling
    # Compile booter, it makes use of SPIFLASH_BASE for the boot address
    soc.finalize()
    soc.mem_regions['spiflash'].origin += firmware_offset
    soc.PackageBooter(builder)

    booter_file = "{}/software/booter/booter.bin".format(builder.output_dir)
    booter_init = "{}/software/booter/booter.init".format(builder.output_dir)
    CreateFirmwareInit(get_mem_data(booter_file, soc.cpu.endianness), booter_init)

    # Insert Firmware into Gateware
    os.system(f"ecpbram  --input {input_config} --output {input_config} --from {rand_rom} --to {booter_init}")

    # create a compressed bitstream
    output_dfu = os.path.join(builder.output_dir, "gateware", "boson-sd.dfu")
    os.system(f"ecppack --freq 38.8 --compress --input {input_config} --bit {output_bit}")

    # Due to bitstream compression the final size might change when we patch in the booter firmware.
    stage_2_filesize = os.path.getsize(output_bit)
    assert firmware_offset > stage_2_filesize  # Sanity check that our bitstream didn't change too much.
    print(f"Compressed file size: 0x{stage_2_filesize:0x}")

    # Build firmware
    soc.PackageFirmware(builder)

    # Combine FLASH firmware
    from util.combine import CombineBinaryFiles
    flash_regions_final = {
        "build/gateware/diva.bit": gateware_offset,  # SoC ECP5 Bitstream
        "build/software/main-fw/main-fw.bin": firmware_offset,  # Circuit PYthon
    }
    CombineBinaryFiles(flash_regions_final, output_dfu)

    # Add DFU suffix
    os.system(f"dfu-suffix -p 16d0 -d 0fad -a {output_dfu}")

    print(f"""Boson SD build complete!  
    
  boson-sd.dfu size={os.path.getsize(output_dfu) / 1024 :.2f}KB ({os.path.getsize(output_dfu)} bytes) 
    FLASH Usage: {(float)(os.path.getsize(output_dfu)) / (((1024*1024) - gateware_offset)/100) :.2f} %
    
    
  Load using `dfu-util -D boson-sd.dfu`
    """)


if __name__ == "__main__":
    main()
