Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Wed Apr 25 21:17:47 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-371264596.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.456        0.000                      0                12212        0.035        0.000                      0                12208        0.264        0.000                       0                  3834  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           3.065        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                   32.229        0.000                      0                  443        0.074        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                   30.231        0.000                      0                  223        0.122        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                       0.456        0.000                      0                11529        0.035        0.000                      0                11529        3.750        0.000                       0                  3479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.671        0.000                      0                    1                                                                        
                   eth_rx_clk               2.461        0.000                      0                    1                                                                        
                   eth_tx_clk               2.457        0.000                      0                    1                                                                        
                   sys_clk                  2.394        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.419ns (37.447%)  route 0.700ns (62.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           0.700     7.336    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.419ns (37.447%)  route 0.700ns (62.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           0.700     7.336    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.419ns (37.447%)  route 0.700ns (62.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           0.700     7.336    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.419ns (37.447%)  route 0.700ns (62.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           0.700     7.336    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.754    netsoc_reset_counter[1]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.295     8.049 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.049    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.081    11.232    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.762    netsoc_reset_counter[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.317     8.079 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.079    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.139    netsoc_reset_counter[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.184 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.184    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.962    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.048     2.244 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.244    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    netsoc_reset_counter[2]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.241 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    netsoc_reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.263 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    netsoc_reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.265    netsoc_reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.120     1.978    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.457%)  route 0.279ns (68.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.279     2.273    clk200_rst
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y36     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y36     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     netsoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.229ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 1.204ns (15.854%)  route 6.390ns (84.146%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDSE (Prop_fdse_C_Q)         0.456     2.011 r  ethmac_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=8, routed)           1.268     3.279    p_10_in
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.152     3.431 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           1.338     4.770    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.348     5.118 f  ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.169     6.287    ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.411 f  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.978     7.389    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.637     9.150    ethmac_crc32_checker_source_source_payload_error
    SLICE_X46Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X46Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.441    
                         clock uncertainty           -0.035    41.406    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)       -0.028    41.378    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 32.229    

Slack (MET) :             32.357ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 1.204ns (16.169%)  route 6.242ns (83.831%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDSE (Prop_fdse_C_Q)         0.456     2.011 r  ethmac_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=8, routed)           1.268     3.279    p_10_in
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.152     3.431 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           1.338     4.770    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.348     5.118 f  ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.169     6.287    ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.411 f  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.978     7.389    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.489     9.002    ethmac_crc32_checker_source_source_payload_error
    SLICE_X47Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X47Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.441    
                         clock uncertainty           -0.035    41.406    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)       -0.047    41.359    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.359    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                 32.357    

Slack (MET) :             32.656ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.204ns (16.833%)  route 5.949ns (83.167%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDSE (Prop_fdse_C_Q)         0.456     2.011 r  ethmac_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=8, routed)           1.268     3.279    p_10_in
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.152     3.431 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           1.338     4.770    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.348     5.118 f  ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.169     6.287    ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.411 f  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.978     7.389    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.195     8.708    ethmac_crc32_checker_source_source_payload_error
    SLICE_X47Y28         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X47Y28         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)       -0.047    41.364    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.364    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                 32.656    

Slack (MET) :             32.913ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 1.204ns (17.550%)  route 5.657ns (82.450%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDSE (Prop_fdse_C_Q)         0.456     2.011 r  ethmac_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=8, routed)           1.268     3.279    p_10_in
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.152     3.431 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           1.338     4.770    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.348     5.118 f  ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.169     6.287    ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.411 f  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.978     7.389    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.903     8.416    ethmac_crc32_checker_source_source_payload_error
    SLICE_X40Y28         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X40Y28         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.445    
                         clock uncertainty           -0.035    41.410    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)       -0.081    41.329    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.329    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 32.913    

Slack (MET) :             32.989ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.200ns (17.205%)  route 5.775ns (82.795%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.946     2.950    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.074 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     3.882    storage_12_reg_i_9_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.006 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.839     4.845    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y26         LUT6 (Prop_lut6_I5_O)        0.124     4.969 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.934     5.903    p_264_in
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.371     7.398    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.522 r  ethphy_liteethphymiirx_converter_converter_source_last_i_2/O
                         net (fo=1, routed)           0.877     8.398    ethphy_liteethphymiirx_converter_converter_source_last_i_2_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.522 r  ethphy_liteethphymiirx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.522    ethphy_liteethphymiirx_converter_converter_source_last_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X33Y31         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.029    41.511    ethphy_liteethphymiirx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                         41.511    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                 32.989    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.200ns (18.204%)  route 5.392ns (81.796%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.946     2.950    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.074 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     3.882    storage_12_reg_i_9_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.006 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.839     4.845    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y26         LUT6 (Prop_lut6_I5_O)        0.124     4.969 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.934     5.903    p_264_in
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.500     6.527    ethmac_crc32_checker_sink_sink_ready
    SLICE_X34Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.728     7.379    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.637     8.139    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.516    
                         clock uncertainty           -0.035    41.481    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.276    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.276    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.200ns (18.204%)  route 5.392ns (81.796%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.946     2.950    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.074 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     3.882    storage_12_reg_i_9_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.006 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.839     4.845    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y26         LUT6 (Prop_lut6_I5_O)        0.124     4.969 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.934     5.903    p_264_in
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.500     6.527    ethmac_crc32_checker_sink_sink_ready
    SLICE_X34Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.728     7.379    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.637     8.139    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.079    41.516    
                         clock uncertainty           -0.035    41.481    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.276    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.276    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.200ns (18.204%)  route 5.392ns (81.796%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.946     2.950    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.074 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     3.882    storage_12_reg_i_9_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.006 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.839     4.845    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y26         LUT6 (Prop_lut6_I5_O)        0.124     4.969 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.934     5.903    p_264_in
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.500     6.527    ethmac_crc32_checker_sink_sink_ready
    SLICE_X34Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.728     7.379    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.637     8.139    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.516    
                         clock uncertainty           -0.035    41.481    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.276    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.276    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.200ns (18.204%)  route 5.392ns (81.796%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.946     2.950    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.074 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     3.882    storage_12_reg_i_9_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.006 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.839     4.845    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X33Y26         LUT6 (Prop_lut6_I5_O)        0.124     4.969 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.934     5.903    p_264_in
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.500     6.527    ethmac_crc32_checker_sink_sink_ready
    SLICE_X34Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.728     7.379    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.637     8.139    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.079    41.516    
                         clock uncertainty           -0.035    41.481    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.276    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.276    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.142ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_cdc_graycounter0_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.336ns (20.450%)  route 5.197ns (79.550%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X32Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.946     2.950    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.074 f  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     3.882    storage_12_reg_i_9_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.006 f  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.942     4.948    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.153     5.101 f  ethmac_rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          1.193     6.294    ethmac_rx_cdc_wrport_we
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.327     6.621 r  ethmac_rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.881     7.502    ethmac_rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.152     7.654 r  ethmac_rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.426     8.080    ethmac_rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X32Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.431    41.431    eth_rx_clk
    SLICE_X32Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.116    41.547    
                         clock uncertainty           -0.035    41.512    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)       -0.290    41.222    ethmac_rx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.222    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 33.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.275     0.970    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.897    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.275     0.970    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.897    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.275     0.970    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.897    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.275     0.970    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.897    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.275     0.970    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.897    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.275     0.970    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y28         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.897    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.275     0.970    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y28         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y28         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.897    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.275     0.970    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y28         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y28         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.897    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_cdc_graycounter0_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.984%)  route 0.218ns (51.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.551     0.551    eth_rx_clk
    SLICE_X34Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  ethmac_rx_cdc_graycounter0_q_binary_reg[0]/Q
                         net (fo=12, routed)          0.218     0.932    ethmac_rx_cdc_graycounter0_q_binary[0]
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.977 r  ethmac_rx_cdc_graycounter0_q_binary[4]_i_1/O
                         net (fo=1, routed)           0.000     0.977    ethmac_rx_cdc_graycounter0_q_next_binary[4]
    SLICE_X36Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    eth_rx_clk
    SLICE_X36Y24         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[4]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.091     0.904    ethmac_rx_cdc_graycounter0_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.179%)  route 0.284ns (66.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X33Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.284     0.980    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.820     0.820    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.895    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y31  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y31  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y23  xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y23  xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y23  xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y23  xilinxmultiregimpl7_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y23  xilinxmultiregimpl7_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y23  xilinxmultiregimpl7_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y23  xilinxmultiregimpl7_regs0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y27  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y27  storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y27  storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y27  storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y27  storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y27  storage_10_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y27  storage_10_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y27  storage_10_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y28  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.231ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 1.782ns (19.431%)  route 7.389ns (80.569%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.585     7.992    ethmac_tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.110 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.004     9.113    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.439 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.298    10.737    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                 30.231    

Slack (MET) :             30.526ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 1.586ns (17.868%)  route 7.290ns (82.132%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.231     8.638    ethmac_tx_converter_converter_mux0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.762 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.456     9.217    storage_11_reg_i_46_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I1_O)        0.124     9.341 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.101    10.443    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                 30.526    

Slack (MET) :             30.719ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.782ns (20.522%)  route 6.901ns (79.478%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.585     7.992    ethmac_tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.110 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.773     8.883    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y10         LUT2 (Prop_lut2_I1_O)        0.326     9.209 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.041    10.250    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 30.719    

Slack (MET) :             30.795ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 1.782ns (20.705%)  route 6.825ns (79.295%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.585     7.992    ethmac_tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.110 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.499     8.608    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.934 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.239    10.173    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                 30.795    

Slack (MET) :             30.977ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 1.614ns (18.540%)  route 7.091ns (81.460%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.231     8.638    ethmac_tx_converter_converter_mux0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.762 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.868     9.630    storage_11_reg_i_46_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I1_O)        0.152     9.782 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.490    10.272    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X28Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X28Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.096    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)       -0.260    41.249    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.249    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 30.977    

Slack (MET) :             31.062ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 1.614ns (18.737%)  route 7.000ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.231     8.638    ethmac_tx_converter_converter_mux0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.762 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.868     9.630    storage_11_reg_i_46_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I1_O)        0.152     9.782 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.398    10.180    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X28Y11         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X28Y11         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.093    41.540    
                         clock uncertainty           -0.035    41.505    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)       -0.263    41.242    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 31.062    

Slack (MET) :             31.126ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 1.586ns (18.115%)  route 7.169ns (81.885%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.231     8.638    ethmac_tx_converter_converter_mux0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.762 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.868     9.630    storage_11_reg_i_46_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I3_O)        0.124     9.754 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.568    10.322    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X28Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X28Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.096    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)       -0.061    41.448    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                 31.126    

Slack (MET) :             31.163ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 1.782ns (21.628%)  route 6.457ns (78.372%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.585     7.992    ethmac_tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.110 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.318     8.428    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.326     8.754 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.052     9.806    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 31.163    

Slack (MET) :             31.307ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.782ns (22.012%)  route 6.313ns (77.988%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.585     7.992    ethmac_tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.110 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.315     8.425    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y11         LUT4 (Prop_lut4_I0_O)        0.326     8.751 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.911     9.662    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                 31.307    

Slack (MET) :             31.414ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 1.782ns (21.010%)  route 6.700ns (78.990%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.961     2.947    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y6          LUT4 (Prop_lut4_I0_O)        0.299     3.246 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.911    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     4.035 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.654     4.689    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.813 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.744     5.557    ethmac_padding_inserter_source_valid
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.681 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.607     6.288    ethmac_crc32_inserter_source_valid
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.412 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.871     7.283    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.585     7.992    ethmac_tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.110 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.004     9.113    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.439 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.609    10.048    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X28Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X28Y10         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.096    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)       -0.047    41.462    ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 31.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X29Y6          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl4_regs0[1]
    SLICE_X29Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X29Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X29Y6          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl4_regs0[2]
    SLICE_X29Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X29Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y6          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.763    xilinxmultiregimpl4_regs0[4]
    SLICE_X28Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X31Y21         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.076     0.772    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X30Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.817 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.817    liteethmacgap_state_i_1_n_0
    SLICE_X30Y21         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X30Y21         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.254     0.568    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.121     0.689    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y6          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.771    xilinxmultiregimpl4_regs0[3]
    SLICE_X28Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.784    xilinxmultiregimpl4_regs0[6]
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X30Y6          FDRE (Hold_fdre_C_D)         0.064     0.629    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.784    xilinxmultiregimpl4_regs0[0]
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X30Y6          FDRE (Hold_fdre_C_D)         0.060     0.625    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.784    xilinxmultiregimpl4_regs0[5]
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X30Y6          FDRE (Hold_fdre_C_D)         0.053     0.618    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X33Y18         FDSE                                         r  ethmac_crc32_inserter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  ethmac_crc32_inserter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110     0.809    p_16_in
    SLICE_X32Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.854 r  ethmac_crc32_inserter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.854    ethmac_crc32_inserter_next_reg[9]
    SLICE_X32Y18         FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X32Y18         FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X32Y18         FDSE (Hold_fdse_C_D)         0.092     0.663    ethmac_crc32_inserter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.796%)  route 0.110ns (37.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X32Y19         FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  ethmac_crc32_inserter_reg_reg[8]/Q
                         net (fo=2, routed)           0.110     0.808    p_23_in
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.853 r  ethmac_crc32_inserter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.853    ethmac_crc32_inserter_next_reg[16]
    SLICE_X31Y19         FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.824     0.824    eth_tx_clk
    SLICE_X31Y19         FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X31Y19         FDSE (Hold_fdse_C_D)         0.091     0.662    ethmac_crc32_inserter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X31Y26  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X31Y26  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y6   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y6   xilinxmultiregimpl4_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y6   xilinxmultiregimpl4_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y6   xilinxmultiregimpl4_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y6   xilinxmultiregimpl4_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y6   xilinxmultiregimpl4_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y6   xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  FDPE_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y6   xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y6   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y6   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y6   xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y6   xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y6   xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y6   xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y6   xilinxmultiregimpl4_regs1_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y6   xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y6   xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y6   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y6   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y6   xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y6   xilinxmultiregimpl4_regs0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 2.944ns (31.844%)  route 6.301ns (68.156%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.566     1.566    sys_clk
    SLICE_X39Y8          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.226    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X38Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.376 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.138     4.514    p_0_in0_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.328     4.842 r  netsoc_sdram_bankmachine2_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.842    netsoc_sdram_bankmachine2_count[2]_i_12_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.392 r  netsoc_sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.392    netsoc_sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.663 f  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.687     6.349    netsoc_sdram_bankmachine2_hit
    SLICE_X40Y14         LUT5 (Prop_lut5_I3_O)        0.373     6.722 r  netsoc_sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.395     7.117    netsoc_sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.118     7.235 f  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_5/O
                         net (fo=3, routed)           1.143     8.379    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_5_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.326     8.705 f  multiplexer_state[3]_i_16/O
                         net (fo=1, routed)           0.436     9.141    multiplexer_state[3]_i_16_n_0
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.265 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.506     9.771    multiplexer_state[3]_i_9_n_0
    SLICE_X51Y14         LUT4 (Prop_lut4_I1_O)        0.124     9.895 f  multiplexer_state[3]_i_8/O
                         net (fo=1, routed)           0.403    10.298    multiplexer_state[3]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.422 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.390    10.811    multiplexer_next_state
    SLICE_X51Y14         FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.450    11.450    sys_clk
    SLICE_X51Y14         FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X51Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.268    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 2.944ns (31.979%)  route 6.262ns (68.021%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.566     1.566    sys_clk
    SLICE_X39Y8          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.226    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X38Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.376 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.138     4.514    p_0_in0_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.328     4.842 r  netsoc_sdram_bankmachine2_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.842    netsoc_sdram_bankmachine2_count[2]_i_12_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.392 r  netsoc_sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.392    netsoc_sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.663 f  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.687     6.349    netsoc_sdram_bankmachine2_hit
    SLICE_X40Y14         LUT5 (Prop_lut5_I3_O)        0.373     6.722 r  netsoc_sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.395     7.117    netsoc_sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.118     7.235 f  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_5/O
                         net (fo=3, routed)           1.143     8.379    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_5_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.326     8.705 f  multiplexer_state[3]_i_16/O
                         net (fo=1, routed)           0.436     9.141    multiplexer_state[3]_i_16_n_0
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.265 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.506     9.771    multiplexer_state[3]_i_9_n_0
    SLICE_X51Y14         LUT4 (Prop_lut4_I1_O)        0.124     9.895 f  multiplexer_state[3]_i_8/O
                         net (fo=1, routed)           0.403    10.298    multiplexer_state[3]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.422 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.351    10.773    multiplexer_next_state
    SLICE_X49Y14         FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.449    11.449    sys_clk
    SLICE_X49Y14         FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X49Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.267    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 2.944ns (31.979%)  route 6.262ns (68.021%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.566     1.566    sys_clk
    SLICE_X39Y8          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.226    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X38Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.376 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.138     4.514    p_0_in0_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.328     4.842 r  netsoc_sdram_bankmachine2_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.842    netsoc_sdram_bankmachine2_count[2]_i_12_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.392 r  netsoc_sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.392    netsoc_sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.663 f  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.687     6.349    netsoc_sdram_bankmachine2_hit
    SLICE_X40Y14         LUT5 (Prop_lut5_I3_O)        0.373     6.722 r  netsoc_sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.395     7.117    netsoc_sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.118     7.235 f  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_5/O
                         net (fo=3, routed)           1.143     8.379    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_5_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.326     8.705 f  multiplexer_state[3]_i_16/O
                         net (fo=1, routed)           0.436     9.141    multiplexer_state[3]_i_16_n_0
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.265 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.506     9.771    multiplexer_state[3]_i_9_n_0
    SLICE_X51Y14         LUT4 (Prop_lut4_I1_O)        0.124     9.895 f  multiplexer_state[3]_i_8/O
                         net (fo=1, routed)           0.403    10.298    multiplexer_state[3]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.422 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.351    10.773    multiplexer_next_state
    SLICE_X49Y14         FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.449    11.449    sys_clk
    SLICE_X49Y14         FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X49Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.267    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 2.944ns (31.979%)  route 6.262ns (68.021%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.566     1.566    sys_clk
    SLICE_X39Y8          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.226    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X38Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.376 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.138     4.514    p_0_in0_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.328     4.842 r  netsoc_sdram_bankmachine2_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.842    netsoc_sdram_bankmachine2_count[2]_i_12_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.392 r  netsoc_sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.392    netsoc_sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.663 f  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.687     6.349    netsoc_sdram_bankmachine2_hit
    SLICE_X40Y14         LUT5 (Prop_lut5_I3_O)        0.373     6.722 r  netsoc_sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.395     7.117    netsoc_sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I1_O)        0.118     7.235 f  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_5/O
                         net (fo=3, routed)           1.143     8.379    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_5_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I2_O)        0.326     8.705 f  multiplexer_state[3]_i_16/O
                         net (fo=1, routed)           0.436     9.141    multiplexer_state[3]_i_16_n_0
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.265 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.506     9.771    multiplexer_state[3]_i_9_n_0
    SLICE_X51Y14         LUT4 (Prop_lut4_I1_O)        0.124     9.895 f  multiplexer_state[3]_i_8/O
                         net (fo=1, routed)           0.403    10.298    multiplexer_state[3]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.422 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.351    10.773    multiplexer_next_state
    SLICE_X49Y14         FDRE                                         r  multiplexer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.449    11.449    sys_clk
    SLICE_X49Y14         FDRE                                         r  multiplexer_state_reg[3]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X49Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.267    multiplexer_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 2.964ns (32.263%)  route 6.223ns (67.737%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.563     1.563    sys_clk
    SLICE_X35Y11         FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  netsoc_sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.067     3.087    storage_2_reg_0_7_6_11/ADDRB0
    SLICE_X34Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.211 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.278     4.489    p_0_in6_in[1]
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.613 r  netsoc_sdram_bankmachine0_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.613    netsoc_sdram_bankmachine0_count[2]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.145 r  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.145    netsoc_sdram_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.416 f  netsoc_sdram_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.658     6.074    netsoc_sdram_bankmachine0_hit
    SLICE_X41Y14         LUT6 (Prop_lut6_I2_O)        0.373     6.447 f  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=1, routed)           0.411     6.858    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.982 r  netsoc_sdram_choose_req_grant[2]_i_9/O
                         net (fo=8, routed)           1.020     8.002    netsoc_sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I0_O)        0.150     8.152 f  netsoc_sdram_choose_req_grant[1]_i_6/O
                         net (fo=2, routed)           0.668     8.820    netsoc_sdram_choose_req_grant[1]_i_6_n_0
    SLICE_X53Y12         LUT4 (Prop_lut4_I0_O)        0.354     9.174 f  netsoc_sdram_choose_req_grant[1]_i_9/O
                         net (fo=1, routed)           0.479     9.653    netsoc_sdram_choose_req_grant[1]_i_9_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.332     9.985 r  netsoc_sdram_choose_req_grant[1]_i_4/O
                         net (fo=1, routed)           0.641    10.626    netsoc_sdram_choose_req_grant[1]_i_4_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  netsoc_sdram_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    10.750    netsoc_sdram_choose_req_grant[1]_i_1_n_0
    SLICE_X54Y11         FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.452    11.452    sys_clk
    SLICE_X54Y11         FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.007    11.459    
                         clock uncertainty           -0.057    11.403    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)        0.077    11.480    netsoc_sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine5_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 2.974ns (32.621%)  route 6.143ns (67.379%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.561     1.561    sys_clk
    SLICE_X35Y13         FDRE                                         r  netsoc_sdram_bankmachine5_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  netsoc_sdram_bankmachine5_consume_reg[1]/Q
                         net (fo=26, routed)          1.171     3.188    storage_7_reg_0_7_12_17/ADDRA1
    SLICE_X34Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.334 r  storage_7_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.922     4.257    p_0_in3_in[4]
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.328     4.585 r  bankmachine5_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.585    bankmachine5_state[2]_i_13_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.135 r  bankmachine5_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.135    bankmachine5_state_reg[2]_i_9_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.406 f  bankmachine5_state_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.443     5.848    netsoc_sdram_bankmachine5_hit
    SLICE_X39Y15         LUT6 (Prop_lut6_I4_O)        0.373     6.221 r  netsoc_sdram_choose_req_grant[0]_i_13/O
                         net (fo=3, routed)           0.464     6.686    netsoc_sdram_choose_req_grant[0]_i_13_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.810 f  netsoc_sdram_choose_req_grant[0]_i_6/O
                         net (fo=11, routed)          1.232     8.042    netsoc_sdram_choose_req_grant[0]_i_6_n_0
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.150     8.192 f  netsoc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=3, routed)           0.779     8.971    netsoc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.328     9.299 f  netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=1, routed)           0.466     9.765    netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  netsoc_sdram_choose_req_grant[2]_i_5/O
                         net (fo=3, routed)           0.665    10.554    netsoc_sdram_choose_req_grant[2]_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.678 r  netsoc_sdram_choose_req_grant[0]_i_1/O
                         net (fo=1, routed)           0.000    10.678    netsoc_sdram_choose_req_grant[0]_i_1_n_0
    SLICE_X54Y12         FDRE                                         r  netsoc_sdram_choose_req_grant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.451    11.451    sys_clk
    SLICE_X54Y12         FDRE                                         r  netsoc_sdram_choose_req_grant_reg[0]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.057    11.402    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.077    11.479    netsoc_sdram_choose_req_grant_reg[0]
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine5_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.974ns (32.930%)  route 6.057ns (67.070%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.561     1.561    sys_clk
    SLICE_X35Y13         FDRE                                         r  netsoc_sdram_bankmachine5_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  netsoc_sdram_bankmachine5_consume_reg[1]/Q
                         net (fo=26, routed)          1.171     3.188    storage_7_reg_0_7_12_17/ADDRA1
    SLICE_X34Y13         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.334 r  storage_7_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.922     4.257    p_0_in3_in[4]
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.328     4.585 r  bankmachine5_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.585    bankmachine5_state[2]_i_13_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.135 r  bankmachine5_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.135    bankmachine5_state_reg[2]_i_9_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.406 f  bankmachine5_state_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.443     5.848    netsoc_sdram_bankmachine5_hit
    SLICE_X39Y15         LUT6 (Prop_lut6_I4_O)        0.373     6.221 r  netsoc_sdram_choose_req_grant[0]_i_13/O
                         net (fo=3, routed)           0.464     6.686    netsoc_sdram_choose_req_grant[0]_i_13_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.810 f  netsoc_sdram_choose_req_grant[0]_i_6/O
                         net (fo=11, routed)          1.232     8.042    netsoc_sdram_choose_req_grant[0]_i_6_n_0
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.150     8.192 f  netsoc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=3, routed)           0.779     8.971    netsoc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.328     9.299 f  netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=1, routed)           0.466     9.765    netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  netsoc_sdram_choose_req_grant[2]_i_5/O
                         net (fo=3, routed)           0.580    10.469    netsoc_sdram_choose_req_grant[2]_i_5_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.593 r  netsoc_sdram_choose_req_grant[2]_i_1/O
                         net (fo=1, routed)           0.000    10.593    netsoc_sdram_choose_req_grant[2]_i_1_n_0
    SLICE_X54Y10         FDRE                                         r  netsoc_sdram_choose_req_grant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.453    11.453    sys_clk
    SLICE_X54Y10         FDRE                                         r  netsoc_sdram_choose_req_grant_reg[2]/C
                         clock pessimism              0.007    11.460    
                         clock uncertainty           -0.057    11.404    
    SLICE_X54Y10         FDRE (Setup_fdre_C_D)        0.077    11.481    netsoc_sdram_choose_req_grant_reg[2]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 4.254ns (47.784%)  route 4.649ns (52.216%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.214     5.272    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.396 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.396    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.946 r  lm32_cpu/load_store_unit/tag_mem_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.946    lm32_cpu/load_store_unit/tag_mem_reg_i_25_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 f  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=6, routed)           0.879     6.938    lm32_cpu/load_store_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y19         LUT4 (Prop_lut4_I3_O)        0.118     7.056 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_8/O
                         net (fo=1, routed)           0.736     7.793    lm32_cpu/load_store_unit/icache_refill_data[31]_i_8_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.119 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=2, routed)           0.730     8.848    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.972 f  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.617     9.590    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.118     9.708 f  lm32_cpu/load_store_unit/dcache/d_stb_o_i_2/O
                         net (fo=1, routed)           0.472    10.180    lm32_cpu/load_store_unit/dcache/d_stb_o_i_2_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.326    10.506 r  lm32_cpu/load_store_unit/dcache/d_stb_o_i_1/O
                         net (fo=1, routed)           0.000    10.506    lm32_cpu/load_store_unit/dcache_n_43
    SLICE_X49Y40         FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.452    11.452    lm32_cpu/load_store_unit/out
    SLICE_X49Y40         FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.032    11.507    lm32_cpu/load_store_unit/d_stb_o_reg
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 2.748ns (31.229%)  route 6.051ns (68.771%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.566     1.566    sys_clk
    SLICE_X39Y8          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.226    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X38Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.376 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.138     4.514    p_0_in0_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.328     4.842 r  netsoc_sdram_bankmachine2_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.842    netsoc_sdram_bankmachine2_count[2]_i_12_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.392 r  netsoc_sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.392    netsoc_sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.663 f  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.492     6.155    netsoc_sdram_bankmachine2_hit
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.373     6.528 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.547     7.075    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.199 f  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=8, routed)           0.662     7.862    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.986 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=6, routed)           0.605     8.591    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.715 r  bankmachine0_state[2]_i_3/O
                         net (fo=2, routed)           0.316     9.031    netsoc_sdram_bankmachine0_do_read
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.155 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_2/O
                         net (fo=1, routed)           0.708     9.863    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_2_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.987 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_1/O
                         net (fo=1, routed)           0.379    10.366    new_master_rdata_valid00
    SLICE_X46Y16         SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.444    11.444    sys_clk
    SLICE_X46Y16         SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/CLK
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X46Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.423    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 netsoc_netsoc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 1.678ns (20.265%)  route 6.602ns (79.735%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.571     1.571    sys_clk
    SLICE_X53Y39         FDRE                                         r  netsoc_netsoc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.456     2.027 f  netsoc_netsoc_uart_tx_pending_reg/Q
                         net (fo=4, routed)           0.694     2.721    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/netsoc_netsoc_uart_tx_pending
    SLICE_X53Y39         LUT4 (Prop_lut4_I1_O)        0.124     2.845 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_6/O
                         net (fo=1, routed)           0.963     3.808    lm32_cpu/interrupt_unit/netsoc_netsoc_interrupt[1]
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     3.932 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=3, routed)           0.453     4.385    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X45Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.509 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.491     5.000    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.124 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.458     5.582    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/branch_m_reg
    SLICE_X43Y46         LUT5 (Prop_lut5_I3_O)        0.124     5.706 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.767     6.473    lm32_cpu/load_store_unit/dcache/direction_m_reg
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.152     6.625 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           1.013     7.638    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.326     7.964 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         0.858     8.822    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.946 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10/O
                         net (fo=1, routed)           0.906     9.852    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.496    11.496    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y8          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.575    
                         clock uncertainty           -0.057    11.518    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.952    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  1.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.594     0.594    sys_clk
    SLICE_X61Y38         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.952    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.864     0.864    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.607    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.594     0.594    sys_clk
    SLICE_X61Y38         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.952    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.864     0.864    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.607    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.594     0.594    sys_clk
    SLICE_X61Y38         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.952    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.864     0.864    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.607    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.594     0.594    sys_clk
    SLICE_X61Y38         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.952    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.864     0.864    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.607    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.594     0.594    sys_clk
    SLICE_X61Y38         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.952    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.864     0.864    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.607    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.594     0.594    sys_clk
    SLICE_X61Y38         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.952    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.864     0.864    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y38         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.607    
    SLICE_X60Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.594     0.594    sys_clk
    SLICE_X61Y38         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.952    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y38         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.864     0.864    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y38         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.607    
    SLICE_X60Y38         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.917    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.594     0.594    sys_clk
    SLICE_X61Y38         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.952    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y38         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.864     0.864    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y38         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.607    
    SLICE_X60Y38         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.917    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.554     0.554    sys_clk
    SLICE_X47Y23         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.912    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y23         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.821     0.821    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y23         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X46Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.877    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.554     0.554    sys_clk
    SLICE_X47Y23         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.912    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y23         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.821     0.821    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y23         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X46Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.877    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y20   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10  storage_2_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10  storage_2_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10  storage_2_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10  storage_2_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10  storage_2_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10  storage_2_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10  storage_2_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10  storage_2_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11  storage_2_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11  storage_2_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y36         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X65Y36         FDPE (Setup_fdpe_C_D)       -0.005     3.737    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.671    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.461ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X35Y31         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     2.557    eth_rx_clk
    SLICE_X35Y31         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.557    
                         clock uncertainty           -0.025     2.532    
    SLICE_X35Y31         FDPE (Setup_fdpe_C_D)       -0.005     2.527    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.461    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.457ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X31Y26         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     2.553    eth_tx_clk
    SLICE_X31Y26         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty           -0.025     2.528    
    SLICE_X31Y26         FDPE (Setup_fdpe_C_D)       -0.005     2.523    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.457    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y38         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3480, routed)        0.595     2.595    sys_clk
    SLICE_X65Y38         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.595    
                         clock uncertainty           -0.129     2.465    
    SLICE_X65Y38         FDPE (Setup_fdpe_C_D)       -0.005     2.460    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.460    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.394    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.059 (r) | FAST    |     2.150 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     4.408 (r) | SLOW    |    -0.718 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.619 (r) | SLOW    |    -0.429 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.967 (r) | SLOW    |    -0.658 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.475 (r) | SLOW    |    -0.376 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.774 (r) | SLOW    |    -0.566 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.086 (r) | SLOW    |    -0.576 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     3.161 (r) | SLOW    |    -0.700 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.678 (r) | SLOW    |    -1.497 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.201 (r) | SLOW    |    -0.510 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.466 (r) | SLOW    |      3.322 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.112 (r) | SLOW    |      3.186 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.202 (r) | SLOW    |      3.178 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.217 (r) | SLOW    |      3.203 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.289 (r) | SLOW    |      3.246 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.285 (r) | SLOW    |      1.888 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.750 (r) | SLOW    |      2.108 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.052 (r) | SLOW    |      2.232 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.584 (r) | SLOW    |      2.008 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.447 (r) | SLOW    |      1.971 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.903 (r) | SLOW    |      2.192 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.444 (r) | SLOW    |      1.957 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.596 (r) | SLOW    |      2.027 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.610 (r) | SLOW    |      1.631 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.595 (r) | SLOW    |      1.593 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.224 (r) | SLOW    |      1.916 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.760 (r) | SLOW    |      1.690 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.364 (r) | SLOW    |      1.958 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.442 (r) | SLOW    |      1.541 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.074 (r) | SLOW    |      1.850 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.763 (r) | SLOW    |      1.652 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.737 (r) | SLOW    |      2.074 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.923 (r) | SLOW    |      1.741 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.738 (r) | SLOW    |      2.081 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.924 (r) | SLOW    |      1.737 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.601 (r) | SLOW    |      3.136 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |     10.333 (r) | SLOW    |      3.372 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.954 (r) | SLOW    |      3.193 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.687 (r) | SLOW    |      3.658 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.296 (r) | SLOW    |      3.221 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.006 (r) | SLOW    |      3.291 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         1.935 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.771 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.977 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.769 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.195 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.735 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.951 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.544 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.591 ns
Ideal Clock Offset to Actual Clock: -1.671 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.619 (r) | SLOW    | -0.429 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.967 (r) | SLOW    | -0.658 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.475 (r) | SLOW    | -0.376 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.774 (r) | SLOW    | -0.566 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.967 (r) | SLOW    | -0.376 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.609 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.285 (r) | SLOW    |   1.888 (r) | FAST    |    0.842 |
ddram_dq[1]        |   7.750 (r) | SLOW    |   2.108 (r) | FAST    |    1.308 |
ddram_dq[2]        |   8.052 (r) | SLOW    |   2.232 (r) | FAST    |    1.609 |
ddram_dq[3]        |   7.584 (r) | SLOW    |   2.008 (r) | FAST    |    1.141 |
ddram_dq[4]        |   7.447 (r) | SLOW    |   1.971 (r) | FAST    |    1.005 |
ddram_dq[5]        |   7.903 (r) | SLOW    |   2.192 (r) | FAST    |    1.460 |
ddram_dq[6]        |   7.444 (r) | SLOW    |   1.957 (r) | FAST    |    1.001 |
ddram_dq[7]        |   7.596 (r) | SLOW    |   2.027 (r) | FAST    |    1.154 |
ddram_dq[8]        |   6.610 (r) | SLOW    |   1.631 (r) | FAST    |    0.167 |
ddram_dq[9]        |   6.595 (r) | SLOW    |   1.593 (r) | FAST    |    0.153 |
ddram_dq[10]       |   7.224 (r) | SLOW    |   1.916 (r) | FAST    |    0.781 |
ddram_dq[11]       |   6.760 (r) | SLOW    |   1.690 (r) | FAST    |    0.317 |
ddram_dq[12]       |   7.364 (r) | SLOW    |   1.958 (r) | FAST    |    0.921 |
ddram_dq[13]       |   6.442 (r) | SLOW    |   1.541 (r) | FAST    |    0.000 |
ddram_dq[14]       |   7.074 (r) | SLOW    |   1.850 (r) | FAST    |    0.631 |
ddram_dq[15]       |   6.763 (r) | SLOW    |   1.652 (r) | FAST    |    0.320 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.052 (r) | SLOW    |   1.541 (r) | FAST    |    1.609 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.815 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.737 (r) | SLOW    |   2.074 (r) | FAST    |    0.814 |
ddram_dqs_n[1]     |   6.923 (r) | SLOW    |   1.741 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.738 (r) | SLOW    |   2.081 (r) | FAST    |    0.815 |
ddram_dqs_p[1]     |   6.924 (r) | SLOW    |   1.737 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.738 (r) | SLOW    |   1.737 (r) | FAST    |    0.815 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.355 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.466 (r) | SLOW    |   3.322 (r) | FAST    |    0.355 |
eth_tx_data[1]     |   9.112 (r) | SLOW    |   3.186 (r) | FAST    |    0.008 |
eth_tx_data[2]     |   9.202 (r) | SLOW    |   3.178 (r) | FAST    |    0.090 |
eth_tx_data[3]     |   9.217 (r) | SLOW    |   3.203 (r) | FAST    |    0.105 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.466 (r) | SLOW    |   3.178 (r) | FAST    |    0.355 |
-------------------+-------------+---------+-------------+---------+----------+




