tst r0, 2
movcs r1, r2
mvn r2, r1
lsr r1, r2, 9
asr r2, r1, r1
