===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 4.4209 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2440 (  3.4%)    0.2440 (  5.5%)  FIR Parser
    6.2026 ( 86.3%)    3.4327 ( 77.6%)  'firrtl.circuit' Pipeline
    0.1324 (  1.8%)    0.0685 (  1.5%)    'firrtl.module' Pipeline
    0.1190 (  1.7%)    0.0625 (  1.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0133 (  0.2%)    0.0074 (  0.2%)      LowerCHIRRTL
    0.0120 (  0.2%)    0.0120 (  0.3%)    InferWidths
    0.0458 (  0.6%)    0.0458 (  1.0%)    InferResets
    0.0015 (  0.0%)    0.0015 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0908 (  1.3%)    0.0908 (  2.1%)    LowerFIRRTLTypes
    4.7942 ( 66.7%)    2.7015 ( 61.1%)    'firrtl.module' Pipeline
    0.0803 (  1.1%)    0.0444 (  1.0%)      ExpandWhens
    4.7138 ( 65.6%)    2.6656 ( 60.3%)      Canonicalizer
    0.0216 (  0.3%)    0.0216 (  0.5%)    Inliner
    0.0262 (  0.4%)    0.0262 (  0.6%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.4659 (  6.5%)    0.4659 ( 10.5%)    'firrtl.module' Pipeline
    0.4659 (  6.5%)    0.4659 ( 10.5%)      Canonicalizer
    0.0793 (  1.1%)    0.0793 (  1.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.5910 (  8.2%)    0.5910 ( 13.4%)  'hw.module' Pipeline
    0.0010 (  0.0%)    0.0010 (  0.0%)    HWCleanup
    0.0249 (  0.3%)    0.0249 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.5642 (  7.8%)    0.5642 ( 12.8%)    Canonicalizer
    0.0009 (  0.0%)    0.0009 (  0.0%)    HWLegalizeModules
    0.0056 (  0.1%)    0.0056 (  0.1%)  HWLegalizeNames
    0.0146 (  0.2%)    0.0146 (  0.3%)  'hw.module' Pipeline
    0.0146 (  0.2%)    0.0146 (  0.3%)    PrettifyVerilog
    0.0527 (  0.7%)    0.0527 (  1.2%)  ExportVerilog emission
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    7.1908 (100.0%)    4.4209 (100.0%)  Total

{
  totalTime: 4.43,
  maxMemory: 68075520
}
