#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May  4 11:24:38 2022
# Process ID: 23588
# Current directory: D:/DE1_projekt/display_driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3012 D:\DE1_projekt\display_driver\display_driver.xpr
# Log file: D:/DE1_projekt/display_driver/vivado.log
# Journal file: D:/DE1_projekt/display_driver\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  4 11:28:20 2022...
ect 1-313] Project file moved from 'D:/Documents/xsloto00/digital-electronics-1/labs/07-display_driver/display_driver' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-50t:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'display_driver.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.109 ; gain = 0.000
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May  4 11:25:57 2022] Launched synth_1...
Run output will be captured here: D:/DE1_projekt/display_driver/display_driver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May  4 11:27:13 2022] Launched impl_1...
Run output will be captured here: D:/DE1_projekt/display_driver/display_driver.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1604.879 ; gain = 258.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/top.vhd:49]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd:65]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (4#1) [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [D:/DE1_projekt/display_driver/display_driver.srcs/sources_1/new/top.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.832 ; gain = 304.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1650.832 ; gain = 304.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1650.832 ; gain = 304.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1650.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DE1_projekt/display_driver/display_driver.srcs/constrs_1/new/nexys-a7-50t.xdc]
WARNING: [Vivado 12-584] No ports matched 'XA_N[1]'. [D:/DE1_projekt/display_driver/display_driver.srcs/constrs_1/new/nexys-a7-50t.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DE1_projekt/display_driver/display_driver.srcs/constrs_1/new/nexys-a7-50t.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[1]'. [D:/DE1_projekt/display_driver/display_driver.srcs/constrs_1/new/nexys-a7-50t.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DE1_projekt/display_driver/display_driver.srcs/constrs_1/new/nexys-a7-50t.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/DE1_projekt/display_driver/display_driver.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1844.613 ; gain = 498.684
13 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1844.613 ; gain = 621.504
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  4 11:28:15 2022...
