{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.107363,
	"cts__clock__skew__setup__pre_repair": 0.412104,
	"cts__clock__skew__hold__pre_repair": 0.412104,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.00907785,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0108033,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 259,
	"cts__power__internal__total__pre_repair": 0.0555634,
	"cts__power__switching__total__pre_repair": 0.099901,
	"cts__power__leakage__total__pre_repair": 4.48848e-08,
	"cts__power__total__pre_repair": 0.155464,
	"cts__design__io__pre_repair": 388,
	"cts__design__die__area__pre_repair": 571695,
	"cts__design__core__area__pre_repair": 564271,
	"cts__design__instance__count__pre_repair": 22677,
	"cts__design__instance__area__pre_repair": 152708,
	"cts__design__instance__count__stdcell__pre_repair": 22677,
	"cts__design__instance__area__stdcell__pre_repair": 152708,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.270628,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.270628,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.107363,
	"cts__clock__skew__setup__post_repair": 0.412104,
	"cts__clock__skew__hold__post_repair": 0.412104,
	"cts__timing__drv__max_slew_limit__post_repair": 0.00907785,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0108033,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 259,
	"cts__power__internal__total__post_repair": 0.0555634,
	"cts__power__switching__total__post_repair": 0.099901,
	"cts__power__leakage__total__post_repair": 4.48848e-08,
	"cts__power__total__post_repair": 0.155464,
	"cts__design__io__post_repair": 388,
	"cts__design__die__area__post_repair": 571695,
	"cts__design__core__area__post_repair": 564271,
	"cts__design__instance__count__post_repair": 22677,
	"cts__design__instance__area__post_repair": 152708,
	"cts__design__instance__count__stdcell__post_repair": 22677,
	"cts__design__instance__area__stdcell__post_repair": 152708,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.270628,
	"cts__design__instance__utilization__stdcell__post_repair": 0.270628,
	"cts__design__instance__displacement__total": 202.972,
	"cts__design__instance__displacement__mean": 0.008,
	"cts__design__instance__displacement__max": 8.009,
	"cts__route__wirelength__estimated": 556336,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 275,
	"cts__design__instance__displacement__total": 1901.19,
	"cts__design__instance__displacement__mean": 0.082,
	"cts__design__instance__displacement__max": 18.32,
	"cts__route__wirelength__estimated": 558501,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0731979,
	"cts__clock__skew__setup": 0.4148,
	"cts__clock__skew__hold": 0.4148,
	"cts__timing__drv__max_slew_limit": 0.0145205,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0520521,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0556925,
	"cts__power__switching__total": 0.100566,
	"cts__power__leakage__total": 4.60337e-08,
	"cts__power__total": 0.156258,
	"cts__design__io": 388,
	"cts__design__die__area": 571695,
	"cts__design__core__area": 564271,
	"cts__design__instance__count": 22952,
	"cts__design__instance__area": 155460,
	"cts__design__instance__count__stdcell": 22952,
	"cts__design__instance__area__stdcell": 155460,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.275506,
	"cts__design__instance__utilization__stdcell": 0.275506
}