

================================================================
== Vivado HLS Report for 'V_read'
================================================================
* Date:           Thu Jan  9 23:44:27 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+----------+
    |     Latency    |    Interval    | Pipeline |
    | min |    max   | min |    max   |   Type   |
    +-----+----------+-----+----------+----------+
    |    6|  25002501|    5|  24997499| dataflow |
    +-----+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+--------------------+-----+----------+-----+----------+---------+
        |                                       |                    |     Latency    |    Interval    | Pipeline|
        |                Instance               |       Module       | min |    max   | min |    max   |   Type  |
        +---------------------------------------+--------------------+-----+----------+-----+----------+---------+
        |grp_writeV2calc_fu_152                 |writeV2calc         |    1|  24997498|    1|  24997498|   none  |
        |grp_readVoltages_fu_187                |readVoltages        |    3|      5001|    3|      5001|   none  |
        |grp_indexGeneration_fu_201             |indexGeneration     |    4|   6252501|    4|   6252501|   none  |
        |StgValue_14_V_read_entry201214_fu_224  |V_read_entry201214  |    0|         0|    0|         0|   none  |
        +---------------------------------------+--------------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     18|
|FIFO             |       16|      -|     518|   1031|
|Instance         |        -|      -|     736|    806|
|Memory           |       64|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|      11|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       80|      0|    1265|   1864|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       28|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+--------------------+---------+-------+-----+-----+
    |V_read_entry201214_U0  |V_read_entry201214  |        0|      0|    3|   14|
    |indexGeneration_U0     |indexGeneration     |        0|      0|   98|  244|
    |readVoltages_U0        |readVoltages        |        0|      0|  127|  277|
    |writeV2calc_U0         |writeV2calc         |        0|      0|  508|  271|
    +-----------------------+--------------------+---------+-------+-----+-----+
    |Total                  |                    |        0|      0|  736|  806|
    +-----------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |voltagesBackup_U  |V_read_voltagesBabkb  |       64|  0|   0|  10000|   32|     2|       640000|
    +------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total             |                      |       64|  0|   0|  10000|   32|     2|       640000|
    +------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+------+-----+---------+
    |V_SIZE_channel_i_U        |        0|   5|  44|     1|   32|       32|
    |Vi_idx_V_data_V_0_U       |        2|  61|  99|  1024|   27|    27648|
    |Vi_idx_V_data_V_1_U       |        2|  61|  99|  1024|   27|    27648|
    |Vi_idx_V_data_V_2_U       |        2|  61|  99|  1024|   27|    27648|
    |Vi_idx_V_data_V_3_U       |        2|  61|  99|  1024|   27|    27648|
    |Vj_idx_V_data_V_0_U       |        2|  61|  99|  1024|   27|    27648|
    |Vj_idx_V_data_V_1_U       |        2|  61|  99|  1024|   27|    27648|
    |Vj_idx_V_data_V_2_U       |        2|  61|  99|  1024|   27|    27648|
    |Vj_idx_V_data_V_3_U       |        2|  61|  99|  1024|   27|    27648|
    |simConfig_BLOCK_NUMB_6_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_BLOCK_NUMB_U    |        0|   5|  39|     1|   27|       27|
    |simConfig_rowBegin_V_3_U  |        0|   5|  39|     1|   27|       27|
    |simConfig_rowEnd_V_c_U    |        0|   5|  39|     1|   27|       27|
    |simConfig_rowsToSimu_U    |        0|   5|  39|     2|   27|       54|
    +--------------------------+---------+----+----+------+-----+---------+
    |Total                     |       16| 518|1031|  8200|  383|   221405|
    +--------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |V_read_entry201214_U0_ap_ready_count    |     +    |      0|  0|   2|           2|           1|
    |readVoltages_U0_ap_ready_count          |     +    |      0|  0|   2|           2|           1|
    |V_read_entry201214_U0_ap_ready_count    |     -    |      0|  0|   2|           2|           1|
    |readVoltages_U0_ap_ready_count          |     -    |      0|  0|   2|           2|           1|
    |ap_hs_done                              |    and   |      0|  0|   1|           1|           1|
    |ap_hs_ready                             |    and   |      0|  0|   1|           1|           1|
    |ap_idle                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sync_V_read_entry201214_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    |ap_sync_readVoltages_U0_ap_start        |    and   |      0|  0|   1|           1|           1|
    |start_write                             |    and   |      0|  0|   1|           1|           1|
    |ap_reg_V_read_entry201214_U0_ap_done    |    or    |      0|  0|   1|           1|           1|
    |ap_reg_writeV2calc_U0_ap_done           |    or    |      0|  0|   1|           1|           1|
    |ap_sync_V_read_entry201214_U0_ap_ready  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_readVoltages_U0_ap_ready        |    or    |      0|  0|   1|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|  18|          18|          14|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |V_read_entry201214_U0_ap_ready_count        |   2|          2|    2|          4|
    |ap_reg_V_read_entry201214_U0_ap_done        |   1|          2|    1|          2|
    |ap_reg_writeV2calc_U0_ap_done               |   1|          2|    1|          2|
    |ap_sync_reg_V_read_entry201214_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sync_reg_readVoltages_U0_ap_ready        |   1|          2|    1|          2|
    |readVoltages_U0_ap_ready_count              |   2|          2|    2|          4|
    |real_start                                  |   1|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |   9|         14|    9|         18|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |V_read_entry201214_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_reg_V_read_entry201214_U0_ap_done        |  1|   0|    1|          0|
    |ap_reg_writeV2calc_U0_ap_done               |  1|   0|    1|          0|
    |ap_sync_reg_V_read_entry201214_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_readVoltages_U0_ap_ready        |  1|   0|    1|          0|
    |readVoltages_U0_ap_ready_count              |  2|   0|    2|          0|
    |real_start_status_reg                       |  1|   0|    1|          0|
    |start_control_reg                           |  1|   0|    1|          0|
    |start_once_reg                              |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 11|   0|   11|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_start                               |  in |    1| ap_ctrl_hs |             V_read             | return value |
|start_full_n                           |  in |    1| ap_ctrl_hs |             V_read             | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |             V_read             | return value |
|start_out                              | out |    1| ap_ctrl_hs |             V_read             | return value |
|start_write                            | out |    1| ap_ctrl_hs |             V_read             | return value |
|ap_clk                                 |  in |    1| ap_ctrl_hs |             V_read             | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |             V_read             | return value |
|ap_done                                | out |    1| ap_ctrl_hs |             V_read             | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |             V_read             | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |             V_read             | return value |
|simConfig_rowBegin_V_dout              |  in |   27|   ap_fifo  |      simConfig_rowBegin_V      |    pointer   |
|simConfig_rowBegin_V_empty_n           |  in |    1|   ap_fifo  |      simConfig_rowBegin_V      |    pointer   |
|simConfig_rowBegin_V_read              | out |    1|   ap_fifo  |      simConfig_rowBegin_V      |    pointer   |
|simConfig_rowEnd_V_dout                |  in |   27|   ap_fifo  |       simConfig_rowEnd_V       |    pointer   |
|simConfig_rowEnd_V_empty_n             |  in |    1|   ap_fifo  |       simConfig_rowEnd_V       |    pointer   |
|simConfig_rowEnd_V_read                | out |    1|   ap_fifo  |       simConfig_rowEnd_V       |    pointer   |
|simConfig_rowsToSimulate_V_dout        |  in |   27|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_empty_n     |  in |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_read        | out |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout         |  in |   27|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n      |  in |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read         | out |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|V_SIZE_read                            |  in |   32|   ap_none  |           V_SIZE_read          |    scalar    |
|V_SIZE_read_ap_vld                     |  in |    1|   ap_none  |           V_SIZE_read          |    scalar    |
|simConfig_rowsToSimulate_V_out_din     | out |   27|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_write   | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din      | out |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write    | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|V_data_V_data_0_dout                   |  in |   32|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_0_empty_n                |  in |    1|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_0_read                   | out |    1|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_1_dout                   |  in |   32|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_1_empty_n                |  in |    1|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_1_read                   | out |    1|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_2_dout                   |  in |   32|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_2_empty_n                |  in |    1|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_2_read                   | out |    1|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_3_dout                   |  in |   32|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|V_data_V_data_3_empty_n                |  in |    1|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|V_data_V_data_3_read                   | out |    1|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|fixedData_V_data_din                   | out |   32|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_data_full_n                |  in |    1|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_data_write                 | out |    1|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_tlast_V_din                | out |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|fixedData_V_tlast_V_full_n             |  in |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|fixedData_V_tlast_V_write              | out |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|processedData_V_data_din               | out |   32|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_full_n            |  in |    1|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_write             | out |    1|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_1_din             | out |   32|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_1_full_n          |  in |    1|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_1_write           | out |    1|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_2_din             | out |   32|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_2_full_n          |  in |    1|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_2_write           | out |    1|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_3_din             | out |   32|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|processedData_V_data_3_full_n          |  in |    1|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|processedData_V_data_3_write           | out |    1|   ap_fifo  |     processedData_V_data_3     |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 3.00ns
ST_1: V_SIZE_read_1 (34)  [1/1] 0.00ns
entry:8  %V_SIZE_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %V_SIZE_read)

ST_1: V_SIZE_channel_i (35)  [1/1] 0.00ns
entry:9  %V_SIZE_channel_i = alloca i32, align 4

ST_1: simConfig_BLOCK_NUMB (36)  [1/1] 0.00ns
entry:10  %simConfig_BLOCK_NUMB = alloca i27, align 4

ST_1: simConfig_BLOCK_NUMB_6 (37)  [1/1] 0.00ns
entry:11  %simConfig_BLOCK_NUMB_6 = alloca i27, align 4

ST_1: simConfig_rowsToSimu (38)  [1/1] 0.00ns
entry:12  %simConfig_rowsToSimu = alloca i27, align 4

ST_1: simConfig_rowEnd_V_c (39)  [1/1] 0.00ns
entry:13  %simConfig_rowEnd_V_c = alloca i27, align 4

ST_1: simConfig_rowBegin_V_3 (40)  [1/1] 0.00ns
entry:14  %simConfig_rowBegin_V_3 = alloca i27, align 4

ST_1: voltagesBackup (41)  [1/1] 2.71ns  loc: modules/V_read/V_read.cpp:93
entry:15  %voltagesBackup = alloca [10000 x float], align 16

ST_1: StgValue_14 (82)  [1/1] 3.00ns
entry:56  call fastcc void @V_read.entry201214(i27* %simConfig_BLOCK_NUMBERS_V, i27* %simConfig_BLOCK_NUMBERS_V_out, i27* %simConfig_rowsToSimulate_V, i27* %simConfig_rowsToSimulate_V_out, i27* %simConfig_rowBegin_V, i27* %simConfig_rowEnd_V, i32 %V_SIZE_read_1, i27* %simConfig_rowBegin_V_3, i27* %simConfig_rowEnd_V_c, i27* %simConfig_rowsToSimu, i27* %simConfig_BLOCK_NUMB_6, i27* %simConfig_BLOCK_NUMB, i32* %V_SIZE_channel_i)


 <State 2>: 0.00ns
ST_2: StgValue_15 (83)  [2/2] 0.00ns  loc: modules/V_read/V_read.cpp:103
entry:57  call fastcc void @readVoltages([10000 x float]* %voltagesBackup, i32* nocapture %V_SIZE_channel_i)

ST_2: StgValue_16 (84)  [2/2] 0.00ns  loc: modules/V_read/V_read.cpp:107
entry:58  call fastcc void @indexGeneration(i27* nocapture %simConfig_rowBegin_V_3, i27* nocapture %simConfig_rowEnd_V_c, i27* nocapture %simConfig_BLOCK_NUMB)


 <State 3>: 0.00ns
ST_3: StgValue_17 (83)  [1/2] 0.00ns  loc: modules/V_read/V_read.cpp:103
entry:57  call fastcc void @readVoltages([10000 x float]* %voltagesBackup, i32* nocapture %V_SIZE_channel_i)

ST_3: StgValue_18 (84)  [1/2] 0.00ns  loc: modules/V_read/V_read.cpp:107
entry:58  call fastcc void @indexGeneration(i27* nocapture %simConfig_rowBegin_V_3, i27* nocapture %simConfig_rowEnd_V_c, i27* nocapture %simConfig_BLOCK_NUMB)


 <State 4>: 0.00ns
ST_4: StgValue_19 (85)  [2/2] 0.00ns  loc: modules/V_read/V_read.cpp:108
entry:59  call fastcc void @writeV2calc([10000 x float]* %voltagesBackup, i27* nocapture %simConfig_rowsToSimu, i27* nocapture %simConfig_BLOCK_NUMB_6)


 <State 5>: 0.00ns
ST_5: StgValue_20 (26)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_21 (27)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_22 (28)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_23 (29)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_24 (30)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_25 (31)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_26 (32)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_27 (33)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_28 (42)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_29 (43)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_30 (44)  [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_31 (45)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_32 (46)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_33 (47)  [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_34 (48)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_35 (49)  [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_36 (50)  [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_37 (51)  [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_38 (52)  [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_39 (53)  [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_40 (54)  [1/1] 0.00ns
entry:28  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_41 (55)  [1/1] 0.00ns
entry:29  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_42 (56)  [1/1] 0.00ns
entry:30  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_43 (57)  [1/1] 0.00ns
entry:31  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_44 (58)  [1/1] 0.00ns
entry:32  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_45 (59)  [1/1] 0.00ns
entry:33  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_46 (60)  [1/1] 0.00ns
entry:34  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_47 (61)  [1/1] 0.00ns
entry:35  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_48 (62)  [1/1] 0.00ns
entry:36  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_49 (63)  [1/1] 0.00ns
entry:37  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_50 (64)  [1/1] 0.00ns
entry:38  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_51 (65)  [1/1] 0.00ns
entry:39  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_52 (66)  [1/1] 0.00ns
entry:40  call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_53 (67)  [1/1] 0.00ns
entry:41  call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_54 (68)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:105
entry:42  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str466) nounwind

ST_5: StgValue_55 (69)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:94
entry:43  call void (...)* @_ssdm_op_SpecMemCore([10000 x float]* %voltagesBackup, [1 x i8]* @p_str466, [13 x i8]* @p_str567, [1 x i8]* @p_str466, i32 -1, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466)

ST_5: empty (70)  [1/1] 0.00ns
entry:44  %empty = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @simConfig_OC_rowBegi, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i27* %simConfig_rowBegin_V_3, i27* %simConfig_rowBegin_V_3)

ST_5: StgValue_57 (71)  [1/1] 0.00ns
entry:45  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_98 (72)  [1/1] 0.00ns
entry:46  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @simConfig_OC_rowEnd_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i27* %simConfig_rowEnd_V_c, i27* %simConfig_rowEnd_V_c)

ST_5: StgValue_59 (73)  [1/1] 0.00ns
entry:47  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_99 (74)  [1/1] 0.00ns
entry:48  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @simConfig_OC_rowsToS_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_rowsToSimu, i27* %simConfig_rowsToSimu)

ST_5: StgValue_61 (75)  [1/1] 0.00ns
entry:49  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimu, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_100 (76)  [1/1] 0.00ns
entry:50  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([34 x i8]* @simConfig_OC_BLOCK_N_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_BLOCK_NUMB_6, i27* %simConfig_BLOCK_NUMB_6)

ST_5: StgValue_63 (77)  [1/1] 0.00ns
entry:51  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_101 (78)  [1/1] 0.00ns
entry:52  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @simConfig_OC_BLOCK_N_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i27* %simConfig_BLOCK_NUMB, i27* %simConfig_BLOCK_NUMB)

ST_5: StgValue_65 (79)  [1/1] 0.00ns
entry:53  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_102 (80)  [1/1] 0.00ns
entry:54  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @V_SIZE_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %V_SIZE_channel_i, i32* %V_SIZE_channel_i)

ST_5: StgValue_67 (81)  [1/1] 0.00ns
entry:55  call void (...)* @_ssdm_op_SpecInterface(i32* %V_SIZE_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_68 (85)  [1/2] 0.00ns  loc: modules/V_read/V_read.cpp:108
entry:59  call fastcc void @writeV2calc([10000 x float]* %voltagesBackup, i27* nocapture %simConfig_rowsToSimu, i27* nocapture %simConfig_BLOCK_NUMB_6)

ST_5: empty_103 (86)  [1/1] 0.00ns
entry:60  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vi_idx_OC_V_OC_data_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vi_idx_V_data_V_0, i27* @Vi_idx_V_data_V_0)

ST_5: empty_104 (87)  [1/1] 0.00ns
entry:61  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vi_idx_OC_V_OC_data_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vi_idx_V_data_V_1, i27* @Vi_idx_V_data_V_1)

ST_5: empty_105 (88)  [1/1] 0.00ns
entry:62  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vi_idx_OC_V_OC_data_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vi_idx_V_data_V_2, i27* @Vi_idx_V_data_V_2)

ST_5: empty_106 (89)  [1/1] 0.00ns
entry:63  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vi_idx_OC_V_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vi_idx_V_data_V_3, i27* @Vi_idx_V_data_V_3)

ST_5: empty_107 (90)  [1/1] 0.00ns
entry:64  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vj_idx_OC_V_OC_data_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vj_idx_V_data_V_0, i27* @Vj_idx_V_data_V_0)

ST_5: empty_108 (91)  [1/1] 0.00ns
entry:65  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vj_idx_OC_V_OC_data_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vj_idx_V_data_V_1, i27* @Vj_idx_V_data_V_1)

ST_5: empty_109 (92)  [1/1] 0.00ns
entry:66  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vj_idx_OC_V_OC_data_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vj_idx_V_data_V_2, i27* @Vj_idx_V_data_V_2)

ST_5: empty_110 (93)  [1/1] 0.00ns
entry:67  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vj_idx_OC_V_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vj_idx_V_data_V_3, i27* @Vj_idx_V_data_V_3)

ST_5: StgValue_77 (94)  [1/1] 0.00ns
entry:68  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ simConfig_rowBegin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowEnd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_SIZE_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ simConfig_rowsToSimulate_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
V_SIZE_read_1          (read                ) [ 000000]
V_SIZE_channel_i       (alloca              ) [ 011111]
simConfig_BLOCK_NUMB   (alloca              ) [ 011111]
simConfig_BLOCK_NUMB_6 (alloca              ) [ 011111]
simConfig_rowsToSimu   (alloca              ) [ 011111]
simConfig_rowEnd_V_c   (alloca              ) [ 011111]
simConfig_rowBegin_V_3 (alloca              ) [ 011111]
voltagesBackup         (alloca              ) [ 001111]
StgValue_14            (call                ) [ 000000]
StgValue_17            (call                ) [ 000000]
StgValue_18            (call                ) [ 000000]
StgValue_20            (specinterface       ) [ 000000]
StgValue_21            (specinterface       ) [ 000000]
StgValue_22            (specinterface       ) [ 000000]
StgValue_23            (specinterface       ) [ 000000]
StgValue_24            (specinterface       ) [ 000000]
StgValue_25            (specinterface       ) [ 000000]
StgValue_26            (specinterface       ) [ 000000]
StgValue_27            (specinterface       ) [ 000000]
StgValue_28            (specinterface       ) [ 000000]
StgValue_29            (specinterface       ) [ 000000]
StgValue_30            (specinterface       ) [ 000000]
StgValue_31            (specinterface       ) [ 000000]
StgValue_32            (specinterface       ) [ 000000]
StgValue_33            (specinterface       ) [ 000000]
StgValue_34            (specinterface       ) [ 000000]
StgValue_35            (specinterface       ) [ 000000]
StgValue_36            (specinterface       ) [ 000000]
StgValue_37            (specinterface       ) [ 000000]
StgValue_38            (specinterface       ) [ 000000]
StgValue_39            (specinterface       ) [ 000000]
StgValue_40            (specinterface       ) [ 000000]
StgValue_41            (specinterface       ) [ 000000]
StgValue_42            (specinterface       ) [ 000000]
StgValue_43            (specinterface       ) [ 000000]
StgValue_44            (specinterface       ) [ 000000]
StgValue_45            (specinterface       ) [ 000000]
StgValue_46            (specinterface       ) [ 000000]
StgValue_47            (specinterface       ) [ 000000]
StgValue_48            (specinterface       ) [ 000000]
StgValue_49            (specinterface       ) [ 000000]
StgValue_50            (specinterface       ) [ 000000]
StgValue_51            (specinterface       ) [ 000000]
StgValue_52            (specinterface       ) [ 000000]
StgValue_53            (specinterface       ) [ 000000]
StgValue_54            (specdataflowpipeline) [ 000000]
StgValue_55            (specmemcore         ) [ 000000]
empty                  (specchannel         ) [ 000000]
StgValue_57            (specinterface       ) [ 000000]
empty_98               (specchannel         ) [ 000000]
StgValue_59            (specinterface       ) [ 000000]
empty_99               (specchannel         ) [ 000000]
StgValue_61            (specinterface       ) [ 000000]
empty_100              (specchannel         ) [ 000000]
StgValue_63            (specinterface       ) [ 000000]
empty_101              (specchannel         ) [ 000000]
StgValue_65            (specinterface       ) [ 000000]
empty_102              (specchannel         ) [ 000000]
StgValue_67            (specinterface       ) [ 000000]
StgValue_68            (call                ) [ 000000]
empty_103              (specchannel         ) [ 000000]
empty_104              (specchannel         ) [ 000000]
empty_105              (specchannel         ) [ 000000]
empty_106              (specchannel         ) [ 000000]
empty_107              (specchannel         ) [ 000000]
empty_108              (specchannel         ) [ 000000]
empty_109              (specchannel         ) [ 000000]
empty_110              (specchannel         ) [ 000000]
StgValue_77            (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="simConfig_rowBegin_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowBegin_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_rowEnd_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowEnd_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_rowsToSimulate_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="V_SIZE_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SIZE_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="simConfig_rowsToSimulate_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="simConfig_BLOCK_NUMBERS_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="V_data_V_data_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_data_V_data_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_data_V_data_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_data_V_data_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Vi_idx_V_data_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Vi_idx_V_data_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Vi_idx_V_data_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Vi_idx_V_data_V_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Vj_idx_V_data_V_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Vj_idx_V_data_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Vj_idx_V_data_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Vj_idx_V_data_V_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fixedData_V_data">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="fixedData_V_tlast_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="processedData_V_data">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="processedData_V_data_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="processedData_V_data_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="processedData_V_data_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_read.entry201214"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readVoltages"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexGeneration"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeV2calc"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str466"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str567"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowBegi"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowEnd_s"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_rowsToS_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_BLOCK_N_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_OC_BLOCK_N_4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SIZE_channel_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_OC_V_OC_data_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_OC_V_OC_data_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_OC_V_OC_data_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_OC_V_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_OC_V_OC_data_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_OC_V_OC_data_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_OC_V_OC_data_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_OC_V_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="V_SIZE_channel_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_SIZE_channel_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="simConfig_BLOCK_NUMB_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="simConfig_BLOCK_NUMB_6_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_BLOCK_NUMB_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="simConfig_rowsToSimu_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowsToSimu/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="simConfig_rowEnd_V_c_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowEnd_V_c/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="simConfig_rowBegin_V_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="simConfig_rowBegin_V_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="voltagesBackup_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="voltagesBackup/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="V_SIZE_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_SIZE_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_writeV2calc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="27" slack="3"/>
<pin id="156" dir="0" index="3" bw="27" slack="3"/>
<pin id="157" dir="0" index="4" bw="27" slack="0"/>
<pin id="158" dir="0" index="5" bw="27" slack="0"/>
<pin id="159" dir="0" index="6" bw="27" slack="0"/>
<pin id="160" dir="0" index="7" bw="27" slack="0"/>
<pin id="161" dir="0" index="8" bw="32" slack="0"/>
<pin id="162" dir="0" index="9" bw="1" slack="0"/>
<pin id="163" dir="0" index="10" bw="27" slack="0"/>
<pin id="164" dir="0" index="11" bw="27" slack="0"/>
<pin id="165" dir="0" index="12" bw="27" slack="0"/>
<pin id="166" dir="0" index="13" bw="27" slack="0"/>
<pin id="167" dir="0" index="14" bw="32" slack="0"/>
<pin id="168" dir="0" index="15" bw="32" slack="0"/>
<pin id="169" dir="0" index="16" bw="32" slack="0"/>
<pin id="170" dir="0" index="17" bw="32" slack="0"/>
<pin id="171" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_readVoltages_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="1"/>
<pin id="191" dir="0" index="3" bw="32" slack="0"/>
<pin id="192" dir="0" index="4" bw="32" slack="0"/>
<pin id="193" dir="0" index="5" bw="32" slack="0"/>
<pin id="194" dir="0" index="6" bw="32" slack="0"/>
<pin id="195" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_15/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_indexGeneration_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="27" slack="1"/>
<pin id="204" dir="0" index="2" bw="27" slack="1"/>
<pin id="205" dir="0" index="3" bw="27" slack="1"/>
<pin id="206" dir="0" index="4" bw="27" slack="0"/>
<pin id="207" dir="0" index="5" bw="27" slack="0"/>
<pin id="208" dir="0" index="6" bw="27" slack="0"/>
<pin id="209" dir="0" index="7" bw="27" slack="0"/>
<pin id="210" dir="0" index="8" bw="27" slack="0"/>
<pin id="211" dir="0" index="9" bw="27" slack="0"/>
<pin id="212" dir="0" index="10" bw="27" slack="0"/>
<pin id="213" dir="0" index="11" bw="27" slack="0"/>
<pin id="214" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="StgValue_14_V_read_entry201214_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="27" slack="0"/>
<pin id="227" dir="0" index="2" bw="27" slack="0"/>
<pin id="228" dir="0" index="3" bw="27" slack="0"/>
<pin id="229" dir="0" index="4" bw="27" slack="0"/>
<pin id="230" dir="0" index="5" bw="27" slack="0"/>
<pin id="231" dir="0" index="6" bw="27" slack="0"/>
<pin id="232" dir="0" index="7" bw="32" slack="0"/>
<pin id="233" dir="0" index="8" bw="27" slack="0"/>
<pin id="234" dir="0" index="9" bw="27" slack="0"/>
<pin id="235" dir="0" index="10" bw="27" slack="0"/>
<pin id="236" dir="0" index="11" bw="27" slack="0"/>
<pin id="237" dir="0" index="12" bw="27" slack="0"/>
<pin id="238" dir="0" index="13" bw="32" slack="0"/>
<pin id="239" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="V_SIZE_channel_i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="V_SIZE_channel_i "/>
</bind>
</comp>

<comp id="254" class="1005" name="simConfig_BLOCK_NUMB_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="27" slack="0"/>
<pin id="256" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB "/>
</bind>
</comp>

<comp id="260" class="1005" name="simConfig_BLOCK_NUMB_6_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="27" slack="0"/>
<pin id="262" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB_6 "/>
</bind>
</comp>

<comp id="266" class="1005" name="simConfig_rowsToSimu_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="27" slack="0"/>
<pin id="268" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu "/>
</bind>
</comp>

<comp id="272" class="1005" name="simConfig_rowEnd_V_c_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="27" slack="0"/>
<pin id="274" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_rowEnd_V_c "/>
</bind>
</comp>

<comp id="278" class="1005" name="simConfig_rowBegin_V_3_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="27" slack="0"/>
<pin id="280" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="simConfig_rowBegin_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="152" pin=10"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="152" pin=11"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="152" pin=12"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="152" pin=13"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="152" pin=14"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="152" pin=15"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="152" pin=16"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="152" pin=17"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="187" pin=5"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="201" pin=5"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="201" pin=6"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="201" pin=7"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="201" pin=8"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="201" pin=9"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="201" pin=10"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="201" pin=11"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="224" pin=4"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="224" pin=5"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="224" pin=6"/></net>

<net id="247"><net_src comp="146" pin="2"/><net_sink comp="224" pin=7"/></net>

<net id="251"><net_src comp="118" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="224" pin=13"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="257"><net_src comp="122" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="224" pin=12"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="263"><net_src comp="126" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="224" pin=11"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="269"><net_src comp="130" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="224" pin=10"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="275"><net_src comp="134" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="224" pin=9"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="281"><net_src comp="138" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="224" pin=8"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="201" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: simConfig_rowsToSimulate_V_out | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_out | {1 }
	Port: V_data_V_data_0 | {}
	Port: V_data_V_data_1 | {}
	Port: V_data_V_data_2 | {}
	Port: V_data_V_data_3 | {}
	Port: Vi_idx_V_data_V_0 | {2 3 }
	Port: Vi_idx_V_data_V_1 | {2 3 }
	Port: Vi_idx_V_data_V_2 | {2 3 }
	Port: Vi_idx_V_data_V_3 | {2 3 }
	Port: Vj_idx_V_data_V_0 | {2 3 }
	Port: Vj_idx_V_data_V_1 | {2 3 }
	Port: Vj_idx_V_data_V_2 | {2 3 }
	Port: Vj_idx_V_data_V_3 | {2 3 }
	Port: fixedData_V_data | {4 5 }
	Port: fixedData_V_tlast_V | {4 5 }
	Port: processedData_V_data | {4 5 }
	Port: processedData_V_data_1 | {4 5 }
	Port: processedData_V_data_2 | {4 5 }
	Port: processedData_V_data_3 | {4 5 }
 - Input state : 
	Port: V_read : simConfig_rowBegin_V | {1 }
	Port: V_read : simConfig_rowEnd_V | {1 }
	Port: V_read : simConfig_rowsToSimulate_V | {1 }
	Port: V_read : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: V_read : V_SIZE_read | {1 }
	Port: V_read : V_data_V_data_0 | {2 3 }
	Port: V_read : V_data_V_data_1 | {2 3 }
	Port: V_read : V_data_V_data_2 | {2 3 }
	Port: V_read : V_data_V_data_3 | {2 3 }
	Port: V_read : Vi_idx_V_data_V_0 | {4 5 }
	Port: V_read : Vi_idx_V_data_V_1 | {4 5 }
	Port: V_read : Vi_idx_V_data_V_2 | {4 5 }
	Port: V_read : Vi_idx_V_data_V_3 | {4 5 }
	Port: V_read : Vj_idx_V_data_V_0 | {4 5 }
	Port: V_read : Vj_idx_V_data_V_1 | {4 5 }
	Port: V_read : Vj_idx_V_data_V_2 | {4 5 }
	Port: V_read : Vj_idx_V_data_V_3 | {4 5 }
	Port: V_read : fixedData_V_data | {}
	Port: V_read : fixedData_V_tlast_V | {}
	Port: V_read : processedData_V_data | {}
	Port: V_read : processedData_V_data_1 | {}
	Port: V_read : processedData_V_data_2 | {}
	Port: V_read : processedData_V_data_3 | {}
  - Chain level:
	State 1
		StgValue_14 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |         grp_writeV2calc_fu_152        |  8.591  |   607   |   208   |
|   call   |        grp_readVoltages_fu_187        |  7.855  |   150   |   157   |
|          |       grp_indexGeneration_fu_201      |    0    |   160   |   138   |
|          | StgValue_14_V_read_entry201214_fu_224 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   read   |       V_SIZE_read_1_read_fu_146       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |  16.446 |   917   |   503   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|voltagesBackup|   64   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   64   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   V_SIZE_channel_i_reg_248   |   32   |
|simConfig_BLOCK_NUMB_6_reg_260|   27   |
| simConfig_BLOCK_NUMB_reg_254 |   27   |
|simConfig_rowBegin_V_3_reg_278|   27   |
| simConfig_rowEnd_V_c_reg_272 |   27   |
| simConfig_rowsToSimu_reg_266 |   27   |
+------------------------------+--------+
|             Total            |   167  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   16   |   917  |   503  |
|   Memory  |   64   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   167  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |   16   |  1084  |   503  |
+-----------+--------+--------+--------+--------+
