TimeQuest Timing Analyzer report for uPD
Thu Jun 28 19:56:23 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 14. Slow 1200mV 85C Model Hold: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 15. Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CLK'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 32. Slow 1200mV 0C Model Hold: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 33. Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CLK'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 49. Fast 1200mV 0C Model Hold: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 50. Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CLK'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Slow Corner Signal Integrity Metrics
 67. Fast Corner Signal Integrity Metrics
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; uPD                                                               ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                            ;
+----------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+--------------------------------------------------------------------+
; i_CLK                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { i_CLK }                                                          ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] } ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; i_CLK  ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[0] }              ;
+----------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 57.04 MHz ; 57.04 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; -3.127 ; -265.246      ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.383 ; -11.076       ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.937 ; -63.280       ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 0.344  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.281 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 9.734 ; 0.000         ;
; i_CLK                                                          ; 9.825 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                          ; Launch Clock                                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.127 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.481     ; 0.091      ;
; -3.031 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.385     ; 0.091      ;
; -3.030 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.384     ; 0.091      ;
; -3.030 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.384     ; 0.091      ;
; -3.028 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.382     ; 0.091      ;
; -3.028 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.382     ; 0.091      ;
; -3.028 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.382     ; 0.091      ;
; -3.028 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.382     ; 0.091      ;
; -3.027 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.381     ; 0.091      ;
; -2.982 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.336     ; 0.091      ;
; -2.981 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.335     ; 0.091      ;
; -2.980 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.334     ; 0.091      ;
; -2.979 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.333     ; 0.091      ;
; -2.978 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.332     ; 0.091      ;
; -2.951 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.305     ; 0.091      ;
; -2.951 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.305     ; 0.091      ;
; -2.779 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.133     ; 0.091      ;
; -2.778 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.132     ; 0.091      ;
; -2.777 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.131     ; 0.091      ;
; -2.777 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.131     ; 0.091      ;
; -2.777 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.131     ; 0.091      ;
; -2.775 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.129     ; 0.091      ;
; -2.775 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.129     ; 0.091      ;
; -2.775 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.129     ; 0.091      ;
; -2.774 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.128     ; 0.091      ;
; -2.773 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.091      ;
; -2.773 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.091      ;
; -2.773 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.091      ;
; -2.772 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.126     ; 0.091      ;
; -2.771 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.125     ; 0.091      ;
; -2.771 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.125     ; 0.091      ;
; -2.771 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.125     ; 0.091      ;
; -2.771 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.125     ; 0.091      ;
; -2.771 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.125     ; 0.091      ;
; -2.768 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.122     ; 0.091      ;
; -2.768 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.122     ; 0.091      ;
; -2.752 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.106     ; 0.091      ;
; -2.752 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.106     ; 0.091      ;
; -2.752 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.106     ; 0.091      ;
; -2.751 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.105     ; 0.091      ;
; -2.750 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.104     ; 0.091      ;
; -2.750 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.104     ; 0.091      ;
; -2.750 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.104     ; 0.091      ;
; -2.748 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.102     ; 0.091      ;
; -2.727 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.081     ; 0.091      ;
; -2.726 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.080     ; 0.091      ;
; -2.725 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.079     ; 0.091      ;
; -2.707 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.061     ; 0.091      ;
; -2.439 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.293     ; 0.091      ;
; -2.439 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.293     ; 0.091      ;
; -2.439 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.293     ; 0.091      ;
; -2.437 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.291     ; 0.091      ;
; -2.437 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.291     ; 0.091      ;
; -2.435 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 0.091      ;
; -2.435 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 0.091      ;
; -2.433 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.287     ; 0.091      ;
; -2.431 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.285     ; 0.091      ;
; -2.431 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.285     ; 0.091      ;
; -2.424 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.278     ; 0.091      ;
; -2.422 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.276     ; 0.091      ;
; -2.421 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.275     ; 0.091      ;
; -2.396 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.250     ; 0.091      ;
; -2.396 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.250     ; 0.091      ;
; -2.387 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.241     ; 0.091      ;
; -1.935 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[13] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[13] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.789     ; 0.091      ;
; -1.934 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[10] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.788     ; 0.091      ;
; -1.934 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[11] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.788     ; 0.091      ;
; -1.934 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[15] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.788     ; 0.091      ;
; -1.934 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[5]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.788     ; 0.091      ;
; -1.934 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[6]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.788     ; 0.091      ;
; -1.933 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[9]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.787     ; 0.091      ;
; -1.933 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[14] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.787     ; 0.091      ;
; -1.932 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[12] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 0.091      ;
; -1.932 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[1]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 0.091      ;
; -1.932 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[7]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 0.091      ;
; -1.930 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[8]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.784     ; 0.091      ;
; -1.884 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[13] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[13]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 0.091      ;
; -1.884 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[12] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[12]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 0.091      ;
; -1.884 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[8]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 0.091      ;
; -1.883 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[11]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.737     ; 0.091      ;
; -1.883 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[7]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.737     ; 0.091      ;
; -1.881 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[4]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.735     ; 0.091      ;
; -1.881 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[6]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.735     ; 0.091      ;
; -1.879 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[14]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.733     ; 0.091      ;
; -1.878 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[2]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.732     ; 0.091      ;
; -1.878 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[10]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.732     ; 0.091      ;
; -1.878 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[9]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[9]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.732     ; 0.091      ;
; -1.878 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[4]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.732     ; 0.091      ;
; -1.878 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[3]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.732     ; 0.091      ;
; -1.878 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[0]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.732     ; 0.091      ;
; -1.877 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[2]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.731     ; 0.091      ;
; -1.876 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[5]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.730     ; 0.091      ;
; -1.876 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[1]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.730     ; 0.091      ;
; -1.850 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.704     ; 0.091      ;
; -1.849 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.703     ; 0.091      ;
; -1.847 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.701     ; 0.091      ;
; -1.847 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.701     ; 0.091      ;
; -1.847 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.701     ; 0.091      ;
; -1.846 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.700     ; 0.091      ;
; -1.846 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[9]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.700     ; 0.091      ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.383 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.459      ; 3.003      ;
; -0.378 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.538      ; 3.081      ;
; -0.365 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.054      ; 3.583      ;
; -0.361 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.071      ; 3.598      ;
; -0.355 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.535      ; 3.053      ;
; -0.355 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.468      ; 2.981      ;
; -0.348 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.537      ; 3.050      ;
; -0.313 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.560      ; 3.036      ;
; -0.312 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.538      ; 3.014      ;
; -0.311 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.565      ; 3.042      ;
; -0.286 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.121      ; 3.067      ;
; -0.285 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.518      ; 3.127      ;
; -0.273 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.521      ; 2.957      ;
; -0.266 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.151      ; 3.078      ;
; -0.264 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.064      ; 3.492      ;
; -0.252 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.569      ; 2.979      ;
; -0.239 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.614      ; 3.013      ;
; -0.226 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.564      ; 2.954      ;
; -0.224 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.548      ; 2.938      ;
; -0.221 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.127      ; 3.669      ;
; -0.209 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.567      ; 2.936      ;
; -0.208 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.560      ; 2.931      ;
; -0.202 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.069      ; 3.431      ;
; -0.200 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.521      ; 2.879      ;
; -0.196 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.559      ; 3.078      ;
; -0.195 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.611      ; 2.964      ;
; -0.192 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.565      ; 3.081      ;
; -0.185 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.149      ; 3.158      ;
; -0.174 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.127      ; 3.459      ;
; -0.172 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.197      ; 3.035      ;
; -0.166 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.134      ; 3.466      ;
; -0.153 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.617      ; 2.934      ;
; -0.152 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.616      ; 3.092      ;
; -0.149 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.547      ; 2.859      ;
; -0.147 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.562      ; 2.874      ;
; -0.139 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.063      ; 3.365      ;
; -0.134 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.124      ; 3.452      ;
; -0.127 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.131      ; 3.444      ;
; -0.126 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.864      ; 2.651      ;
; -0.118 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.538      ; 2.980      ;
; -0.114 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.615      ; 2.895      ;
; -0.112 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.151      ; 2.928      ;
; -0.104 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.127      ; 3.394      ;
; -0.100 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.614      ; 2.877      ;
; -0.100 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.559      ; 2.983      ;
; -0.097 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.074      ; 3.334      ;
; -0.092 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.520      ; 2.935      ;
; -0.092 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.146      ; 2.922      ;
; -0.084 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.535      ; 2.942      ;
; -0.075 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.614      ; 2.879      ;
; -0.074 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.565      ; 2.805      ;
; -0.072 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.517      ; 2.910      ;
; -0.064 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.536      ; 2.761      ;
; -0.064 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.546      ; 2.770      ;
; -0.058 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.536      ; 2.915      ;
; -0.058 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.617      ; 2.833      ;
; -0.052 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.536      ; 2.912      ;
; -0.049 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.469      ; 2.842      ;
; -0.044 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.194      ; 2.901      ;
; -0.043 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.197      ; 2.903      ;
; -0.041 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.133      ; 3.332      ;
; -0.041 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.526      ; 2.890      ;
; -0.036 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.199      ; 3.059      ;
; -0.024 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.125      ; 3.473      ;
; -0.023 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.928      ; 2.611      ;
; -0.002 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.563      ; 2.889      ;
; 0.015  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.564      ; 2.870      ;
; 0.022  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.619      ; 2.920      ;
; 0.024  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.615      ; 2.915      ;
; 0.024  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.547      ; 2.846      ;
; 0.024  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.198      ; 2.840      ;
; 0.025  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.623      ; 2.764      ;
; 0.027  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.957      ; 2.590      ;
; 0.029  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.129      ; 3.423      ;
; 0.033  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.193      ; 2.983      ;
; 0.040  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.196      ; 2.980      ;
; 0.045  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.954      ; 2.574      ;
; 0.047  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.124      ; 2.901      ;
; 0.050  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.537      ; 2.811      ;
; 0.071  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.957      ; 2.544      ;
; 0.079  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.620      ; 2.865      ;
; 0.086  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 3.131      ; 3.369      ;
; 0.087  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.930      ; 2.509      ;
; 0.101  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.927      ; 2.489      ;
; 0.107  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.883      ; 2.434      ;
; 0.130  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.955      ; 2.490      ;
; 0.133  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.952      ; 2.482      ;
; 0.143  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.927      ; 2.447      ;
; 0.154  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.934      ; 2.445      ;
; 0.157  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.884      ; 2.392      ;
; 0.159  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.196      ; 2.860      ;
; 0.165  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.960      ; 2.458      ;
; 0.199  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.933      ; 2.399      ;
; 0.210  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.929      ; 2.540      ;
; 0.215  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.150      ; 2.758      ;
; 0.221  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.931      ; 2.368      ;
; 0.224  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.929      ; 2.526      ;
; 0.233  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 3.297      ; 2.893      ;
; 0.237  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.928      ; 2.514      ;
; 0.246  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.936      ; 2.382      ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.937 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.466      ; 2.099      ;
; -0.904 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.462      ; 2.128      ;
; -0.890 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.463      ; 2.143      ;
; -0.870 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.494      ; 2.194      ;
; -0.868 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.464      ; 2.166      ;
; -0.863 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.492      ; 2.199      ;
; -0.861 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.469      ; 2.178      ;
; -0.855 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.495      ; 2.210      ;
; -0.836 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.465      ; 2.199      ;
; -0.836 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.493      ; 2.227      ;
; -0.832 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.466      ; 2.204      ;
; -0.830 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.490      ; 2.230      ;
; -0.825 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.494      ; 2.239      ;
; -0.805 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.466      ; 2.231      ;
; -0.783 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.462      ; 2.249      ;
; -0.781 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.494      ; 2.283      ;
; -0.777 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.846      ; 2.639      ;
; -0.771 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.466      ; 2.265      ;
; -0.771 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.411      ; 2.210      ;
; -0.770 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.462      ; 2.262      ;
; -0.757 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.487      ; 2.300      ;
; -0.756 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.460      ; 2.274      ;
; -0.755 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.415      ; 2.230      ;
; -0.751 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.414      ; 2.233      ;
; -0.731 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.464      ; 2.303      ;
; -0.708 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.490      ; 2.352      ;
; -0.705 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.462      ; 2.327      ;
; -0.702 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.490      ; 2.358      ;
; -0.701 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.460      ; 2.329      ;
; -0.694 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.492      ; 2.368      ;
; -0.691 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.693      ; 2.572      ;
; -0.678 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.492      ; 2.384      ;
; -0.676 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.144      ; 2.538      ;
; -0.663 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.742      ; 2.649      ;
; -0.655 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.742      ; 2.657      ;
; -0.654 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.674      ; 3.090      ;
; -0.654 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.462      ; 2.378      ;
; -0.652 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.083      ; 2.501      ;
; -0.636 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.744      ; 2.678      ;
; -0.628 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.676      ; 3.118      ;
; -0.587 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.613      ; 3.096      ;
; -0.583 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.739      ; 2.726      ;
; -0.580 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.742      ; 2.732      ;
; -0.577 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.690      ; 2.683      ;
; -0.575 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.668      ; 3.163      ;
; -0.574 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.740      ; 2.736      ;
; -0.572 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.395      ; 2.393      ;
; -0.571 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.054      ; 2.553      ;
; -0.570 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.666      ; 2.666      ;
; -0.569 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.670      ; 3.171      ;
; -0.565 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.137      ; 2.642      ;
; -0.562 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.065      ; 2.573      ;
; -0.558 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.141      ; 2.653      ;
; -0.557 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.064      ; 2.577      ;
; -0.556 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.136      ; 2.650      ;
; -0.553 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.054      ; 2.571      ;
; -0.549 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.137      ; 2.658      ;
; -0.547 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.137      ; 2.660      ;
; -0.544 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.137      ; 2.663      ;
; -0.543 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.676      ; 3.203      ;
; -0.543 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.674      ; 3.201      ;
; -0.543 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.668      ; 3.195      ;
; -0.543 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.694      ; 2.721      ;
; -0.530 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.079      ; 2.619      ;
; -0.515 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.745      ; 2.800      ;
; -0.513 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.136      ; 2.693      ;
; -0.508 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.603      ; 3.165      ;
; -0.508 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.666      ; 3.228      ;
; -0.507 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.082      ; 2.645      ;
; -0.501 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.043      ; 2.612      ;
; -0.501 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.065      ; 2.634      ;
; -0.499 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.139      ; 2.710      ;
; -0.498 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.034      ; 2.606      ;
; -0.492 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.603      ; 3.181      ;
; -0.489 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.672      ; 3.253      ;
; -0.485 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.742      ; 2.827      ;
; -0.479 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.609      ; 3.200      ;
; -0.474 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.133      ; 2.729      ;
; -0.466 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.081      ; 2.685      ;
; -0.465 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.054      ; 2.659      ;
; -0.462 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.065      ; 2.673      ;
; -0.439 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.077      ; 2.708      ;
; -0.438 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.053      ; 2.685      ;
; -0.433 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.038      ; 2.675      ;
; -0.424 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.082      ; 2.728      ;
; -0.421 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.055      ; 2.704      ;
; -0.414 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.611      ; 3.267      ;
; -0.414 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.084      ; 2.740      ;
; -0.409 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.078      ; 2.739      ;
; -0.403 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.983      ; 2.650      ;
; -0.393 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.053      ; 2.730      ;
; -0.393 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.087      ; 2.764      ;
; -0.387 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.593      ; 3.276      ;
; -0.381 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.077      ; 2.766      ;
; -0.368 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.037      ; 2.739      ;
; -0.365 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.036      ; 2.741      ;
; -0.364 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.696      ; 2.902      ;
; -0.356 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.664      ; 2.878      ;
; -0.351 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.135      ; 2.854      ;
; -0.350 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.693      ; 2.913      ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.344 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                                ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.347 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.580      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET               ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET             ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_RAM            ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_RAM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_IMED[1]       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_IMED[1]     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_PUSH              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_PUSH            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RD_IO             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RD_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[8]             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[8]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP     ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM            ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[2]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[2]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[3]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[3]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[2]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[2]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.391 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[25]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[25]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.397 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_COUNT                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.630      ;
; 0.410 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_COUNT                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.643      ;
; 0.419 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.438 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.657      ;
; 0.513 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.733      ;
; 0.517 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[5]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[5]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[6]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[6]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[13]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[13]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.528 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH    ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.539 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.757      ;
; 0.558 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[10]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[10]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[13]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[13]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[16]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[16]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[2]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[2]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[8]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[8]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[9]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[9]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[11]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[11]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[15]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[15]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[1]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[1]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[5]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[5]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[14]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[14]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[17]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[17]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[18]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[18]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[7]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[7]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[21]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[21]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[4]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[4]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.563 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[22]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[22]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.564 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[20]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[20]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.782      ;
; 0.566 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.786      ;
; 0.569 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[3]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[3]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[12]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[12]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[19]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[19]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[24]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[24]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[6]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[6]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.576 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[0]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[0]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.578 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.581 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.584 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.802      ;
; 0.588 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.806      ;
; 0.588 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_RET      ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET             ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.808      ;
; 0.592 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.595 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.602 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.820      ;
; 0.620 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.839      ;
; 0.621 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH    ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.840      ;
; 0.628 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.847      ;
; 0.630 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.848      ;
; 0.631 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.850      ;
; 0.635 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.854      ;
; 0.652 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[12]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[12]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.870      ;
; 0.662 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL_INT ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.882      ;
; 0.662 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL_INT ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.882      ;
; 0.675 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[11]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[11]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.892      ;
; 0.687 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[9]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[9]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.905      ;
; 0.696 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.929      ;
; 0.697 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[23]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[23]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.915      ;
; 0.699 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.932      ;
; 0.702 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.920      ;
; 0.704 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPI     ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_WAIT   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.923      ;
; 0.725 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_EXECUTE  ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.945      ;
; 0.735 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.955      ;
; 0.770 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.989      ;
; 0.771 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.990      ;
; 0.771 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.990      ;
; 0.772 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.991      ;
; 0.772 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.991      ;
; 0.772 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.991      ;
; 0.773 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.992      ;
; 0.773 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.992      ;
; 0.803 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[2]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.023      ;
; 0.803 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.023      ;
; 0.803 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.023      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[15]|datad            ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[4]|datad             ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[7]|datad             ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[8]|datad             ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[0]|datad             ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[13]|datad            ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[6]|datad             ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[10]|datad            ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[12]|datad            ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[14]|datad            ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[5]|datad             ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[9]|datad             ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[2]|datad             ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[11]|datad            ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[3]|datad             ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[1]|datad             ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[2]|datad             ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[5]|datad             ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[7]|datad             ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[10]|datad            ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[11]|datad            ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[14]|datad            ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[15]|datad            ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[1]|datad             ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[3]|datad             ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[4]|datad             ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[6]|datad             ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[8]|datad             ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[0]|datad             ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[12]|datad            ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[13]|datad            ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[9]|datad             ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1clkctrl|inclk[0]  ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1clkctrl|outclk    ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal5~0clkctrl|inclk[0]  ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal5~0clkctrl|outclk    ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[10]|datad            ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[11]|datad            ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[15]|datad            ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[4]|datad             ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[5]|datad             ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[8]|datad             ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[3]|datad             ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[9]|datad             ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[0]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[13]|datad            ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[14]|datad            ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[2]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[7]|datad             ;
; 0.344 ; 0.344        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[6]|datac             ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[1]|datad             ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ;
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[12]|datad            ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1|combout          ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal3~0clkctrl|inclk[0]  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]                                                                             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]                                                                              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[7]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[11]                                                                                               ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[15]                                                                                               ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[13]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[14]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[15]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[16]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[17]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[18]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[19]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[20]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[21]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[22]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[23]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[24]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[25]                                                                                           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                                                                                          ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                                                                                          ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[2]                                                                                          ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[3]                                                                                          ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE                                                                        ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ                                                                        ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE                                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                                                                                   ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[0]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[11]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[13]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[14]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[15]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[1]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[2]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[3]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[4]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[5]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[6]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[7]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[0]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[11]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[12]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[13]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[14]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[15]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[1]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[2]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[3]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[4]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[5]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[6]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[0]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[11]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[12]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[13]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[14]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[15]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[1]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[2]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[3]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[4]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[5]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[6]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[0]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[11]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[12]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[13]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[14]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[15]                                                      ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[1]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[2]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[3]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[4]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[5]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[6]                                                       ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10]                                                                            ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]                                                                             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]                                                                             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[10]                                                                            ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[14]                                                                            ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[4]                                                                             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM:U_MEM|o_DOUT[3]                                                                                                                       ;
; 9.756 ; 9.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_LOAD                                                                                                ;
; 9.756 ; 9.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[0]                                                                                                ;
; 9.756 ; 9.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[10]                                                                                               ;
; 9.756 ; 9.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[12]                                                                                               ;
; 9.756 ; 9.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[13]                                                                                               ;
; 9.756 ; 9.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[14]                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                               ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|i                                               ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|o                                               ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; i_CLK ; Rise       ; i_CLK                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; i_CHOICE[*]   ; i_CLK      ; 4.521 ; 4.988 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[0]  ; i_CLK      ; 4.140 ; 4.593 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[1]  ; i_CLK      ; 4.521 ; 4.988 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[2]  ; i_CLK      ; 4.347 ; 4.783 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[3]  ; i_CLK      ; 4.489 ; 4.895 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[4]  ; i_CLK      ; 4.512 ; 4.977 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[5]  ; i_CLK      ; 4.277 ; 4.740 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[6]  ; i_CLK      ; 4.046 ; 4.461 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[7]  ; i_CLK      ; 4.300 ; 4.737 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[8]  ; i_CLK      ; 4.170 ; 4.625 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[9]  ; i_CLK      ; 4.200 ; 4.659 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[10] ; i_CLK      ; 3.925 ; 4.380 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[11] ; i_CLK      ; 4.075 ; 4.507 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[12] ; i_CLK      ; 4.295 ; 4.732 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[13] ; i_CLK      ; 3.951 ; 4.407 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[14] ; i_CLK      ; 4.200 ; 4.625 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[15] ; i_CLK      ; 4.118 ; 4.557 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_LOAD        ; i_CLK      ; 3.479 ; 3.880 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_PREPARE     ; i_CLK      ; 3.675 ; 4.066 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; 8.985 ; 9.537 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; 6.854 ; 7.397 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; i_CHOICE[*]   ; i_CLK      ; -3.238 ; -3.672 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[0]  ; i_CLK      ; -3.450 ; -3.879 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[1]  ; i_CLK      ; -3.827 ; -4.280 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[2]  ; i_CLK      ; -3.649 ; -4.061 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[3]  ; i_CLK      ; -3.797 ; -4.191 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[4]  ; i_CLK      ; -3.818 ; -4.270 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[5]  ; i_CLK      ; -3.576 ; -4.018 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[6]  ; i_CLK      ; -3.359 ; -3.752 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[7]  ; i_CLK      ; -3.611 ; -4.038 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[8]  ; i_CLK      ; -3.486 ; -3.930 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[9]  ; i_CLK      ; -3.514 ; -3.962 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[10] ; i_CLK      ; -3.238 ; -3.672 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[11] ; i_CLK      ; -3.393 ; -3.815 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[12] ; i_CLK      ; -3.605 ; -4.032 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[13] ; i_CLK      ; -3.263 ; -3.699 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[14] ; i_CLK      ; -3.503 ; -3.909 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[15] ; i_CLK      ; -3.434 ; -3.863 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_LOAD        ; i_CLK      ; -2.804 ; -3.204 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_PREPARE     ; i_CLK      ; -2.993 ; -3.383 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; -4.144 ; -4.591 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; -4.158 ; -4.675 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+------------+------------+--------+--------+------------+---------------------------------------------------+
; o_BUSY     ; i_CLK      ; 4.453  ; 4.513  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS0[*]  ; i_CLK      ; 10.907 ; 10.882 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[0] ; i_CLK      ; 10.777 ; 10.789 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[1] ; i_CLK      ; 10.907 ; 10.882 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[2] ; i_CLK      ; 10.126 ; 10.115 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[3] ; i_CLK      ; 10.677 ; 10.633 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[4] ; i_CLK      ; 10.386 ; 10.391 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[5] ; i_CLK      ; 10.693 ; 10.653 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[6] ; i_CLK      ; 10.806 ; 10.756 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS1[*]  ; i_CLK      ; 10.788 ; 10.796 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[0] ; i_CLK      ; 9.955  ; 10.006 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[1] ; i_CLK      ; 9.793  ; 9.681  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[2] ; i_CLK      ; 10.255 ; 10.250 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[3] ; i_CLK      ; 10.179 ; 10.167 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[4] ; i_CLK      ; 10.338 ; 10.336 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[5] ; i_CLK      ; 10.788 ; 10.796 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[6] ; i_CLK      ; 10.756 ; 10.731 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS2[*]  ; i_CLK      ; 11.400 ; 11.193 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[0] ; i_CLK      ; 10.731 ; 10.538 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[1] ; i_CLK      ; 10.587 ; 10.386 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[2] ; i_CLK      ; 10.603 ; 10.420 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[3] ; i_CLK      ; 10.902 ; 10.644 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[4] ; i_CLK      ; 11.359 ; 11.135 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[5] ; i_CLK      ; 10.771 ; 10.562 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[6] ; i_CLK      ; 11.400 ; 11.193 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS3[*]  ; i_CLK      ; 11.463 ; 11.301 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[0] ; i_CLK      ; 10.433 ; 10.279 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[1] ; i_CLK      ; 10.777 ; 10.627 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[2] ; i_CLK      ; 10.967 ; 10.855 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[3] ; i_CLK      ; 11.238 ; 11.117 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[4] ; i_CLK      ; 11.463 ; 11.301 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[5] ; i_CLK      ; 11.038 ; 10.883 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[6] ; i_CLK      ; 11.364 ; 11.230 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_LED[*]   ; i_CLK      ; 5.498  ; 5.635  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[0]  ; i_CLK      ; 3.643  ; 3.699  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[1]  ; i_CLK      ; 3.632  ; 3.674  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[2]  ; i_CLK      ; 5.498  ; 5.635  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[3]  ; i_CLK      ; 4.252  ; 4.287  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[4]  ; i_CLK      ; 4.156  ; 4.217  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[5]  ; i_CLK      ; 3.591  ; 3.616  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[6]  ; i_CLK      ; 4.883  ; 4.984  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[7]  ; i_CLK      ; 3.626  ; 3.644  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; o_BUSY     ; i_CLK      ; 3.987 ; 4.045 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS0[*]  ; i_CLK      ; 4.373 ; 4.428 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[0] ; i_CLK      ; 5.192 ; 5.159 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[1] ; i_CLK      ; 5.219 ; 5.249 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[2] ; i_CLK      ; 4.894 ; 4.791 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[3] ; i_CLK      ; 4.930 ; 4.850 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[4] ; i_CLK      ; 4.647 ; 4.648 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[5] ; i_CLK      ; 4.373 ; 4.428 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[6] ; i_CLK      ; 4.666 ; 4.521 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS1[*]  ; i_CLK      ; 4.059 ; 4.061 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[0] ; i_CLK      ; 4.498 ; 4.424 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[1] ; i_CLK      ; 4.221 ; 4.141 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[2] ; i_CLK      ; 4.522 ; 4.538 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[3] ; i_CLK      ; 4.633 ; 4.524 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[4] ; i_CLK      ; 4.059 ; 4.061 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[5] ; i_CLK      ; 4.455 ; 4.471 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[6] ; i_CLK      ; 4.436 ; 4.311 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS2[*]  ; i_CLK      ; 4.515 ; 4.375 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[0] ; i_CLK      ; 4.808 ; 4.764 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[1] ; i_CLK      ; 4.515 ; 4.375 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[2] ; i_CLK      ; 4.602 ; 4.665 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[3] ; i_CLK      ; 4.752 ; 4.735 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[4] ; i_CLK      ; 4.658 ; 4.686 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[5] ; i_CLK      ; 4.714 ; 4.624 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[6] ; i_CLK      ; 4.991 ; 4.899 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS3[*]  ; i_CLK      ; 4.606 ; 4.519 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[0] ; i_CLK      ; 4.910 ; 4.873 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[1] ; i_CLK      ; 5.296 ; 5.205 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[2] ; i_CLK      ; 5.034 ; 4.956 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[3] ; i_CLK      ; 4.910 ; 4.946 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[4] ; i_CLK      ; 5.229 ; 5.104 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[5] ; i_CLK      ; 5.104 ; 4.982 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[6] ; i_CLK      ; 4.606 ; 4.519 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_LED[*]   ; i_CLK      ; 3.159 ; 3.183 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[0]  ; i_CLK      ; 3.209 ; 3.261 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[1]  ; i_CLK      ; 3.198 ; 3.238 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[2]  ; i_CLK      ; 5.037 ; 5.173 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[3]  ; i_CLK      ; 3.793 ; 3.826 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[4]  ; i_CLK      ; 3.702 ; 3.760 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[5]  ; i_CLK      ; 3.159 ; 3.183 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[6]  ; i_CLK      ; 4.401 ; 4.497 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[7]  ; i_CLK      ; 3.194 ; 3.211 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 63.41 MHz ; 63.41 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; -2.608 ; -211.964      ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.395 ; -14.272       ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.581 ; -31.401       ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 0.299  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.358 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 9.742 ; 0.000         ;
; i_CLK                                                          ; 9.785 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                          ; Launch Clock                                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.608 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.975     ; 0.078      ;
; -2.519 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.886     ; 0.078      ;
; -2.519 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.886     ; 0.078      ;
; -2.519 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.886     ; 0.078      ;
; -2.517 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 0.078      ;
; -2.517 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 0.078      ;
; -2.516 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 0.078      ;
; -2.516 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 0.078      ;
; -2.515 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.882     ; 0.078      ;
; -2.471 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.838     ; 0.078      ;
; -2.471 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.838     ; 0.078      ;
; -2.470 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.837     ; 0.078      ;
; -2.469 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.836     ; 0.078      ;
; -2.468 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.835     ; 0.078      ;
; -2.445 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.812     ; 0.078      ;
; -2.445 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.812     ; 0.078      ;
; -2.277 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.644     ; 0.078      ;
; -2.275 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.642     ; 0.078      ;
; -2.275 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.642     ; 0.078      ;
; -2.275 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.642     ; 0.078      ;
; -2.275 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.642     ; 0.078      ;
; -2.273 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.640     ; 0.078      ;
; -2.273 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.640     ; 0.078      ;
; -2.273 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.640     ; 0.078      ;
; -2.261 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.628     ; 0.078      ;
; -2.261 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.628     ; 0.078      ;
; -2.261 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.628     ; 0.078      ;
; -2.261 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.628     ; 0.078      ;
; -2.259 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.626     ; 0.078      ;
; -2.259 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.626     ; 0.078      ;
; -2.259 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.626     ; 0.078      ;
; -2.258 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.625     ; 0.078      ;
; -2.258 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.625     ; 0.078      ;
; -2.258 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.625     ; 0.078      ;
; -2.256 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.623     ; 0.078      ;
; -2.256 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.623     ; 0.078      ;
; -2.252 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.619     ; 0.078      ;
; -2.252 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.619     ; 0.078      ;
; -2.252 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.619     ; 0.078      ;
; -2.250 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.617     ; 0.078      ;
; -2.250 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.617     ; 0.078      ;
; -2.250 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.617     ; 0.078      ;
; -2.250 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.617     ; 0.078      ;
; -2.248 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.615     ; 0.078      ;
; -2.226 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.593     ; 0.078      ;
; -2.225 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.592     ; 0.078      ;
; -2.224 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.591     ; 0.078      ;
; -2.206 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.573     ; 0.078      ;
; -1.955 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.822     ; 0.078      ;
; -1.955 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.822     ; 0.078      ;
; -1.955 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.822     ; 0.078      ;
; -1.954 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.821     ; 0.078      ;
; -1.954 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.821     ; 0.078      ;
; -1.951 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.818     ; 0.078      ;
; -1.951 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.818     ; 0.078      ;
; -1.948 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.815     ; 0.078      ;
; -1.947 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.814     ; 0.078      ;
; -1.947 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.814     ; 0.078      ;
; -1.945 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.812     ; 0.078      ;
; -1.943 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.810     ; 0.078      ;
; -1.942 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.809     ; 0.078      ;
; -1.918 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.785     ; 0.078      ;
; -1.918 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.785     ; 0.078      ;
; -1.909 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 0.078      ;
; -1.477 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[10] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.344     ; 0.078      ;
; -1.477 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[11] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.344     ; 0.078      ;
; -1.477 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[13] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[13] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.344     ; 0.078      ;
; -1.477 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[15] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.344     ; 0.078      ;
; -1.477 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[5]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.344     ; 0.078      ;
; -1.477 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[6]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.344     ; 0.078      ;
; -1.476 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[9]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.343     ; 0.078      ;
; -1.476 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[14] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.343     ; 0.078      ;
; -1.475 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[12] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.342     ; 0.078      ;
; -1.475 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[1]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.342     ; 0.078      ;
; -1.475 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[7]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.342     ; 0.078      ;
; -1.472 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[8]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.339     ; 0.078      ;
; -1.460 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[13] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[13]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.327     ; 0.078      ;
; -1.460 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[12] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[12]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.327     ; 0.078      ;
; -1.460 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[8]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.327     ; 0.078      ;
; -1.458 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[11]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 0.078      ;
; -1.458 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[7]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 0.078      ;
; -1.456 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[4]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.323     ; 0.078      ;
; -1.456 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[6]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.323     ; 0.078      ;
; -1.453 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[2]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.320     ; 0.078      ;
; -1.453 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[14]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.320     ; 0.078      ;
; -1.453 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[10]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.320     ; 0.078      ;
; -1.453 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[9]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[9]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.320     ; 0.078      ;
; -1.451 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[5]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 0.078      ;
; -1.451 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[1]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 0.078      ;
; -1.429 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[3]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.296     ; 0.078      ;
; -1.428 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[4]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.295     ; 0.078      ;
; -1.428 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[2]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.295     ; 0.078      ;
; -1.428 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[0]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.295     ; 0.078      ;
; -1.400 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.267     ; 0.078      ;
; -1.400 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.267     ; 0.078      ;
; -1.398 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.265     ; 0.078      ;
; -1.398 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.265     ; 0.078      ;
; -1.397 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.264     ; 0.078      ;
; -1.396 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.263     ; 0.078      ;
; -1.396 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[9]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.263     ; 0.078      ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.395 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.125      ; 2.764      ;
; -0.388 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.121      ; 2.750      ;
; -0.384 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.681      ; 2.805      ;
; -0.378 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.654      ; 2.771      ;
; -0.376 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.082      ; 2.698      ;
; -0.366 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.122      ; 2.732      ;
; -0.366 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.124      ; 2.733      ;
; -0.363 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.175      ; 2.782      ;
; -0.348 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.088      ; 2.673      ;
; -0.341 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.613      ; 3.197      ;
; -0.320 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.169      ; 2.730      ;
; -0.319 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.629      ; 3.193      ;
; -0.298 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.194      ; 2.731      ;
; -0.293 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.107      ; 2.776      ;
; -0.286 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.109      ; 2.636      ;
; -0.260 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.678      ; 2.814      ;
; -0.242 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.621      ; 3.106      ;
; -0.242 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.168      ; 2.785      ;
; -0.242 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.724      ; 2.711      ;
; -0.241 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.192      ; 2.670      ;
; -0.240 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.173      ; 2.656      ;
; -0.237 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.109      ; 2.583      ;
; -0.234 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.134      ; 2.612      ;
; -0.226 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.177      ; 2.640      ;
; -0.223 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.679      ; 3.276      ;
; -0.216 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.175      ; 2.630      ;
; -0.210 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.401      ; 2.351      ;
; -0.208 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.169      ; 2.619      ;
; -0.206 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.679      ; 2.629      ;
; -0.201 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.627      ; 3.067      ;
; -0.200 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.175      ; 2.751      ;
; -0.196 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.197      ; 2.769      ;
; -0.193 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.621      ; 3.056      ;
; -0.179 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.685      ; 3.109      ;
; -0.176 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.675      ; 3.116      ;
; -0.164 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.133      ; 2.539      ;
; -0.163 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.676      ; 2.593      ;
; -0.161 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.196      ; 2.601      ;
; -0.159 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.170      ; 2.572      ;
; -0.159 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.722      ; 2.623      ;
; -0.157 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.196      ; 2.596      ;
; -0.155 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.123      ; 2.654      ;
; -0.151 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.108      ; 2.634      ;
; -0.147 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.121      ; 2.643      ;
; -0.145 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.683      ; 3.085      ;
; -0.144 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.679      ; 3.061      ;
; -0.138 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.195      ; 2.595      ;
; -0.137 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.466      ; 2.342      ;
; -0.137 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.727      ; 2.740      ;
; -0.135 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.123      ; 2.498      ;
; -0.132 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.106      ; 2.612      ;
; -0.125 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.684      ; 3.046      ;
; -0.124 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.724      ; 2.590      ;
; -0.118 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.196      ; 2.551      ;
; -0.117 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.677      ; 3.036      ;
; -0.116 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.169      ; 2.661      ;
; -0.115 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.195      ; 2.551      ;
; -0.115 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.725      ; 2.585      ;
; -0.108 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.133      ; 2.480      ;
; -0.107 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.121      ; 2.602      ;
; -0.092 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.089      ; 2.557      ;
; -0.088 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.481      ; 2.313      ;
; -0.084 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.483      ; 2.306      ;
; -0.083 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.483      ; 2.303      ;
; -0.081 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.122      ; 2.579      ;
; -0.081 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.175      ; 2.501      ;
; -0.079 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.630      ; 2.951      ;
; -0.072 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.724      ; 2.672      ;
; -0.071 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.721      ; 2.667      ;
; -0.063 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.114      ; 2.552      ;
; -0.063 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.656      ; 2.595      ;
; -0.059 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.682      ; 3.116      ;
; -0.058 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.676      ; 3.110      ;
; -0.046 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.171      ; 2.593      ;
; -0.044 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.464      ; 2.249      ;
; -0.040 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.198      ; 2.613      ;
; -0.036 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.196      ; 2.608      ;
; -0.028 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.133      ; 2.536      ;
; -0.020 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.481      ; 2.245      ;
; -0.017 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.479      ; 2.238      ;
; -0.016 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.202      ; 2.463      ;
; -0.013 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.419      ; 2.169      ;
; -0.012 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.468      ; 2.225      ;
; -0.002 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.173      ; 2.549      ;
; -0.001 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.464      ; 2.207      ;
; -0.001 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.419      ; 2.164      ;
; 0.001  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.199      ; 2.574      ;
; 0.017  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.122      ; 2.481      ;
; 0.034  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 2.683      ; 3.025      ;
; 0.036  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.470      ; 2.178      ;
; 0.038  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.724      ; 2.561      ;
; 0.051  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.470      ; 2.163      ;
; 0.051  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.466      ; 2.289      ;
; 0.062  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.485      ; 2.165      ;
; 0.073  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.679      ; 2.481      ;
; 0.088  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.466      ; 2.253      ;
; 0.089  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.468      ; 2.116      ;
; 0.097  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.466      ; 2.243      ;
; 0.114  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.472      ; 2.121      ;
; 0.120  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 2.485      ; 2.240      ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.581 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.939      ; 1.928      ;
; -0.556 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.935      ; 1.949      ;
; -0.535 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.936      ; 1.971      ;
; -0.519 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.938      ; 1.989      ;
; -0.518 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.942      ; 1.994      ;
; -0.512 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.957      ; 2.015      ;
; -0.508 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.955      ; 2.017      ;
; -0.507 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.958      ; 2.021      ;
; -0.494 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.938      ; 2.014      ;
; -0.491 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.940      ; 2.019      ;
; -0.488 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.955      ; 2.037      ;
; -0.483 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.953      ; 2.040      ;
; -0.472 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.940      ; 2.038      ;
; -0.465 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.957      ; 2.062      ;
; -0.450 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.940      ; 2.060      ;
; -0.449 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.300      ; 2.421      ;
; -0.447 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.936      ; 2.059      ;
; -0.430 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.936      ; 2.076      ;
; -0.429 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.958      ; 2.099      ;
; -0.427 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.885      ; 2.028      ;
; -0.417 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.888      ; 2.041      ;
; -0.409 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.634      ; 2.295      ;
; -0.407 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.933      ; 2.096      ;
; -0.406 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.950      ; 2.114      ;
; -0.406 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.889      ; 2.053      ;
; -0.402 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.662      ; 2.330      ;
; -0.390 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.164      ; 2.844      ;
; -0.390 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.937      ; 2.117      ;
; -0.373 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.935      ; 2.132      ;
; -0.365 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.157      ; 2.362      ;
; -0.365 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.953      ; 2.158      ;
; -0.360 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.933      ; 2.143      ;
; -0.359 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.166      ; 2.877      ;
; -0.343 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.955      ; 2.182      ;
; -0.342 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.109      ; 2.837      ;
; -0.340 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.955      ; 2.185      ;
; -0.339 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.205      ; 2.436      ;
; -0.339 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.952      ; 2.183      ;
; -0.334 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.158      ; 2.894      ;
; -0.328 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.159      ; 2.901      ;
; -0.328 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.205      ; 2.447      ;
; -0.313 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.205      ; 2.462      ;
; -0.308 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.935      ; 2.197      ;
; -0.303 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.656      ; 2.423      ;
; -0.298 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.654      ; 2.426      ;
; -0.295 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.166      ; 2.941      ;
; -0.295 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.579      ; 2.354      ;
; -0.290 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.659      ; 2.439      ;
; -0.289 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.163      ; 2.944      ;
; -0.289 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.589      ; 2.370      ;
; -0.288 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.157      ; 2.939      ;
; -0.288 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.656      ; 2.438      ;
; -0.284 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.580      ; 2.366      ;
; -0.284 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.656      ; 2.442      ;
; -0.277 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.629      ; 2.422      ;
; -0.277 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.632      ; 2.425      ;
; -0.273 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.201      ; 2.498      ;
; -0.270 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.590      ; 2.390      ;
; -0.268 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.153      ; 2.455      ;
; -0.266 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.162      ; 2.966      ;
; -0.266 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.655      ; 2.459      ;
; -0.259 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.202      ; 2.513      ;
; -0.257 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.134      ; 2.447      ;
; -0.252 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.155      ; 2.973      ;
; -0.250 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.106      ; 2.926      ;
; -0.250 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.654      ; 2.474      ;
; -0.247 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.100      ; 2.923      ;
; -0.246 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.571      ; 2.395      ;
; -0.246 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.204      ; 2.528      ;
; -0.243 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.099      ; 2.926      ;
; -0.243 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.590      ; 2.417      ;
; -0.243 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.870      ; 2.197      ;
; -0.240 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.630      ; 2.460      ;
; -0.236 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.658      ; 2.492      ;
; -0.233 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.158      ; 2.495      ;
; -0.232 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.563      ; 2.401      ;
; -0.213 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.579      ; 2.436      ;
; -0.212 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.627      ; 2.485      ;
; -0.209 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.651      ; 2.512      ;
; -0.209 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.591      ; 2.452      ;
; -0.199 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.207      ; 2.578      ;
; -0.197 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.634      ; 2.507      ;
; -0.194 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.632      ; 2.508      ;
; -0.184 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.626      ; 2.512      ;
; -0.181 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.544      ; 2.433      ;
; -0.178 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.579      ; 2.471      ;
; -0.177 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.566      ; 2.459      ;
; -0.171 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 3.204      ; 2.603      ;
; -0.169 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.636      ; 2.537      ;
; -0.166 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.108      ; 3.012      ;
; -0.165 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.580      ; 2.485      ;
; -0.160 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.627      ; 2.537      ;
; -0.150 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.091      ; 3.011      ;
; -0.146 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.577      ; 2.501      ;
; -0.126 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 3.159      ; 3.103      ;
; -0.126 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.565      ; 2.509      ;
; -0.108 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.653      ; 2.615      ;
; -0.107 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.566      ; 2.529      ;
; -0.107 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.543      ; 2.506      ;
; -0.101 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.579      ; 2.548      ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                 ; Launch Clock                                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.299 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                                ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                              ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.307 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.312 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_PUSH              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_PUSH            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[8]             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[8]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP     ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP   ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM            ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[2]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[2]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[3]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[3]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET               ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET             ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_RAM            ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_RAM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_IMED[1]       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_IMED[1]     ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RD_IO             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RD_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.341 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[2]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[2]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.348 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[25]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[25]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.357 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_COUNT                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.569      ;
; 0.369 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.568      ;
; 0.371 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_COUNT                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.583      ;
; 0.388 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH  ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.587      ;
; 0.466 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[5]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[5]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[6]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[6]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[13]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[13]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.472 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH    ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.492 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.500 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[8]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[8]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[10]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[10]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[13]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[13]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[9]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[9]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[16]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[16]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[1]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[1]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[2]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[2]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[7]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[7]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[11]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[11]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[15]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[15]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[5]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[5]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[17]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[17]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[18]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[18]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[14]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[14]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[21]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[21]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.505 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[4]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[4]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[20]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[20]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.507 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[22]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[22]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.510 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[3]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[3]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[12]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[12]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[19]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[19]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[24]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[24]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[0]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[0]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[6]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[6]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.518 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.521 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.528 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.531 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.531 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_RET      ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET             ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.532 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.541 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.549 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP   ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.748      ;
; 0.555 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH    ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.754      ;
; 0.560 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.759      ;
; 0.560 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.759      ;
; 0.563 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.761      ;
; 0.567 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.766      ;
; 0.600 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[12]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[12]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.798      ;
; 0.602 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL_INT ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.801      ;
; 0.602 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL_INT ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.801      ;
; 0.616 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[11]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[11]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.815      ;
; 0.625 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.837      ;
; 0.629 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPI     ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_WAIT   ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.828      ;
; 0.630 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[9]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[9]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.829      ;
; 0.634 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                              ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.846      ;
; 0.635 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[23]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[23]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.833      ;
; 0.641 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.648 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_EXECUTE  ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.846      ;
; 0.666 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.865      ;
; 0.703 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.902      ;
; 0.704 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.903      ;
; 0.705 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.904      ;
; 0.705 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.904      ;
; 0.706 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.905      ;
; 0.707 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.906      ;
; 0.707 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.906      ;
; 0.708 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.907      ;
; 0.716 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPZ     ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_WAIT   ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.915      ;
; 0.737 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]            ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[15]           ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 1.877      ;
; 0.739 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]            ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[2]          ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.877      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[0]|datad             ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[10]|datad            ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[9]|datad             ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[12]|datad            ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[14]|datad            ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[5]|datad             ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[7]|datad             ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[13]|datad            ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[15]|datad            ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[4]|datad             ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[6]|datad             ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[8]|datad             ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[11]|datad            ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[2]|datad             ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[3]|datad             ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[2]|datad             ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[10]|datad            ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[14]|datad            ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[15]|datad            ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[1]|datad             ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[3]|datad             ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[4]|datad             ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[5]|datad             ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[6]|datad             ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[7]|datad             ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[8]|datad             ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[1]|datad             ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[0]|datad             ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[11]|datad            ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[12]|datad            ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[13]|datad            ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[9]|datad             ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1clkctrl|inclk[0]  ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1clkctrl|outclk    ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal5~0clkctrl|inclk[0]  ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal5~0clkctrl|outclk    ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1|combout          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[10] ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[13] ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[8]  ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal5~0|combout          ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[5]  ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[6]  ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[7]  ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[0]  ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15] ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[2]  ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]  ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[9]  ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12] ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal5~0|datab            ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1|datab            ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; U_PREPARE|U_DEMUX1x4|Equal4~0|combout          ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; U_PREPARE|U_DEMUX1x4|o_Y0[15]~0|combout        ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; U_PREPARE|U_DEMUX1x4|Equal2~0|combout          ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; U_PREPARE|U_DEMUX1x4|Equal6~0|combout          ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[11]|datad            ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[15]|datad            ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[3]|datad             ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[5]|datad             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[11]                                                                                               ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[13]                                                                                               ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[15]                                                                                               ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]                                                                             ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[11]                                                                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[13]                                                                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[9]                                                                             ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[3]                                                                                                ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[5]                                                                                                ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[6]                                                                                                ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[8]                                                                                                ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[9]                                                                                                ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[12]                                                      ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]                                                                            ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[1]                                                                            ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[2]                                                                            ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[3]                                                                            ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[4]                                                                            ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[5]                                                                            ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[6]                                                                            ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[15]                                                                            ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[1]                                                                             ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[2]                                                                             ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[3]                                                                             ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[5]                                                                             ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[6]                                                                             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE                                                                        ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ                                                                        ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE                                                                       ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                                                                                   ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[14]                                                      ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[15]                                                      ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[7]                                                       ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[15]                                                      ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03|o_DATA[7]                                                       ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10]                                                                            ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[0]                                                                                                ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[10]                                                                                               ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[12]                                                                                               ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[14]                                                                                               ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[1]                                                                                                ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[2]                                                                                                ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[4]                                                                                                ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[7]                                                                                                ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[13]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[14]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[15]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[16]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[17]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[18]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[19]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[20]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[21]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[22]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[23]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[24]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[25]                                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|INTERRUPCAO:U_INT|o_BUSY                                                                           ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]                                                                             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]                                                                              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[0]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[10]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[11]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[3]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[4]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[5]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[8]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00|o_DATA[9]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[0]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[10]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[11]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[12]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[13]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[14]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[15]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[1]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[2]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[3]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[4]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[5]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[6]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[7]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[8]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01|o_DATA[9]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[0]                                                       ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[10]                                                      ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02|o_DATA[11]                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                               ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|o                                               ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; i_CLK ; Rise       ; i_CLK                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; i_CHOICE[*]   ; i_CLK      ; 3.936 ; 4.293 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[0]  ; i_CLK      ; 3.586 ; 3.941 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[1]  ; i_CLK      ; 3.936 ; 4.293 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[2]  ; i_CLK      ; 3.773 ; 4.123 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[3]  ; i_CLK      ; 3.903 ; 4.241 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[4]  ; i_CLK      ; 3.924 ; 4.291 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[5]  ; i_CLK      ; 3.705 ; 4.082 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[6]  ; i_CLK      ; 3.501 ; 3.827 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[7]  ; i_CLK      ; 3.724 ; 4.081 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[8]  ; i_CLK      ; 3.600 ; 3.987 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[9]  ; i_CLK      ; 3.631 ; 4.018 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[10] ; i_CLK      ; 3.383 ; 3.745 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[11] ; i_CLK      ; 3.512 ; 3.890 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[12] ; i_CLK      ; 3.712 ; 4.070 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[13] ; i_CLK      ; 3.408 ; 3.772 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[14] ; i_CLK      ; 3.630 ; 3.970 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[15] ; i_CLK      ; 3.550 ; 3.915 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_LOAD        ; i_CLK      ; 2.964 ; 3.318 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_PREPARE     ; i_CLK      ; 3.154 ; 3.481 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; 7.964 ; 8.383 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; 6.095 ; 6.491 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; i_CHOICE[*]   ; i_CLK      ; -2.776 ; -3.124 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[0]  ; i_CLK      ; -2.975 ; -3.315 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[1]  ; i_CLK      ; -3.322 ; -3.669 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[2]  ; i_CLK      ; -3.155 ; -3.490 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[3]  ; i_CLK      ; -3.289 ; -3.619 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[4]  ; i_CLK      ; -3.310 ; -3.667 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[5]  ; i_CLK      ; -3.086 ; -3.448 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[6]  ; i_CLK      ; -2.892 ; -3.204 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[7]  ; i_CLK      ; -3.115 ; -3.464 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[8]  ; i_CLK      ; -2.996 ; -3.373 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[9]  ; i_CLK      ; -3.025 ; -3.403 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[10] ; i_CLK      ; -2.776 ; -3.124 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[11] ; i_CLK      ; -2.910 ; -3.278 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[12] ; i_CLK      ; -3.103 ; -3.452 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[13] ; i_CLK      ; -2.799 ; -3.149 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[14] ; i_CLK      ; -3.014 ; -3.341 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[15] ; i_CLK      ; -2.946 ; -3.303 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_LOAD        ; i_CLK      ; -2.369 ; -2.721 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_PREPARE     ; i_CLK      ; -2.553 ; -2.878 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; -3.624 ; -3.951 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; -3.654 ; -4.046 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+------------+------------+--------+--------+------------+---------------------------------------------------+
; o_BUSY     ; i_CLK      ; 4.390  ; 4.406  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS0[*]  ; i_CLK      ; 10.193 ; 10.138 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[0] ; i_CLK      ; 10.061 ; 10.048 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[1] ; i_CLK      ; 10.193 ; 10.138 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[2] ; i_CLK      ; 9.475  ; 9.459  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[3] ; i_CLK      ; 9.959  ; 9.900  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[4] ; i_CLK      ; 9.700  ; 9.678  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[5] ; i_CLK      ; 9.974  ; 9.921  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[6] ; i_CLK      ; 10.070 ; 10.044 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS1[*]  ; i_CLK      ; 10.051 ; 10.056 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[0] ; i_CLK      ; 9.300  ; 9.316  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[1] ; i_CLK      ; 9.168  ; 9.020  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[2] ; i_CLK      ; 9.571  ; 9.544  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[3] ; i_CLK      ; 9.508  ; 9.467  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[4] ; i_CLK      ; 9.645  ; 9.622  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[5] ; i_CLK      ; 10.051 ; 10.056 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[6] ; i_CLK      ; 10.032 ; 10.028 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS2[*]  ; i_CLK      ; 10.565 ; 10.370 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[0] ; i_CLK      ; 9.957  ; 9.810  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[1] ; i_CLK      ; 9.819  ; 9.656  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[2] ; i_CLK      ; 9.836  ; 9.694  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[3] ; i_CLK      ; 10.112 ; 9.902  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[4] ; i_CLK      ; 10.519 ; 10.357 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[5] ; i_CLK      ; 9.992  ; 9.831  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[6] ; i_CLK      ; 10.565 ; 10.370 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS3[*]  ; i_CLK      ; 10.675 ; 10.527 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[0] ; i_CLK      ; 9.747  ; 9.570  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[1] ; i_CLK      ; 10.065 ; 9.887  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[2] ; i_CLK      ; 10.229 ; 10.103 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[3] ; i_CLK      ; 10.476 ; 10.349 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[4] ; i_CLK      ; 10.675 ; 10.527 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[5] ; i_CLK      ; 10.296 ; 10.142 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[6] ; i_CLK      ; 10.579 ; 10.470 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_LED[*]   ; i_CLK      ; 5.448  ; 5.517  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[0]  ; i_CLK      ; 3.639  ; 3.647  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[1]  ; i_CLK      ; 3.627  ; 3.623  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[2]  ; i_CLK      ; 5.448  ; 5.517  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[3]  ; i_CLK      ; 4.220  ; 4.182  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[4]  ; i_CLK      ; 4.114  ; 4.090  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[5]  ; i_CLK      ; 3.590  ; 3.578  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[6]  ; i_CLK      ; 4.770  ; 4.814  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[7]  ; i_CLK      ; 3.626  ; 3.623  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; o_BUSY     ; i_CLK      ; 3.975 ; 3.990 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS0[*]  ; i_CLK      ; 4.280 ; 4.273 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[0] ; i_CLK      ; 5.028 ; 4.975 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[1] ; i_CLK      ; 5.069 ; 5.028 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[2] ; i_CLK      ; 4.726 ; 4.653 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[3] ; i_CLK      ; 4.753 ; 4.674 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[4] ; i_CLK      ; 4.530 ; 4.496 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[5] ; i_CLK      ; 4.280 ; 4.273 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[6] ; i_CLK      ; 4.548 ; 4.416 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS1[*]  ; i_CLK      ; 4.009 ; 3.953 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[0] ; i_CLK      ; 4.397 ; 4.297 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[1] ; i_CLK      ; 4.135 ; 4.037 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[2] ; i_CLK      ; 4.420 ; 4.380 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[3] ; i_CLK      ; 4.509 ; 4.362 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[4] ; i_CLK      ; 4.009 ; 3.953 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[5] ; i_CLK      ; 4.351 ; 4.323 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[6] ; i_CLK      ; 4.328 ; 4.226 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS2[*]  ; i_CLK      ; 4.395 ; 4.262 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[0] ; i_CLK      ; 4.684 ; 4.637 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[1] ; i_CLK      ; 4.395 ; 4.262 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[2] ; i_CLK      ; 4.501 ; 4.521 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[3] ; i_CLK      ; 4.641 ; 4.599 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[4] ; i_CLK      ; 4.559 ; 4.516 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[5] ; i_CLK      ; 4.603 ; 4.507 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[6] ; i_CLK      ; 4.836 ; 4.684 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS3[*]  ; i_CLK      ; 4.495 ; 4.396 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[0] ; i_CLK      ; 4.789 ; 4.705 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[1] ; i_CLK      ; 5.119 ; 4.976 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[2] ; i_CLK      ; 4.887 ; 4.768 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[3] ; i_CLK      ; 4.799 ; 4.739 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[4] ; i_CLK      ; 5.064 ; 4.923 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[5] ; i_CLK      ; 4.954 ; 4.804 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[6] ; i_CLK      ; 4.495 ; 4.396 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_LED[*]   ; i_CLK      ; 3.206 ; 3.195 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[0]  ; i_CLK      ; 3.253 ; 3.260 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[1]  ; i_CLK      ; 3.241 ; 3.237 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[2]  ; i_CLK      ; 5.038 ; 5.108 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[3]  ; i_CLK      ; 3.811 ; 3.773 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[4]  ; i_CLK      ; 3.710 ; 3.686 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[5]  ; i_CLK      ; 3.206 ; 3.195 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[6]  ; i_CLK      ; 4.339 ; 4.381 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[7]  ; i_CLK      ; 3.242 ; 3.239 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; -1.737 ; -131.029      ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.018  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.549 ; -44.295       ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 0.180  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.321 ; 0.000         ;
; i_CLK                                                          ; 9.585 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 9.749 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                          ; Launch Clock                                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.737 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.124     ; 0.050      ;
; -1.688 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.075     ; 0.050      ;
; -1.688 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.075     ; 0.050      ;
; -1.688 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.075     ; 0.050      ;
; -1.686 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.073     ; 0.050      ;
; -1.686 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.073     ; 0.050      ;
; -1.686 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.073     ; 0.050      ;
; -1.686 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.073     ; 0.050      ;
; -1.685 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 0.050      ;
; -1.657 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.044     ; 0.050      ;
; -1.657 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.044     ; 0.050      ;
; -1.656 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.043     ; 0.050      ;
; -1.655 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.042     ; 0.050      ;
; -1.654 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.041     ; 0.050      ;
; -1.640 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12] ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.027     ; 0.050      ;
; -1.639 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ; PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.026     ; 0.050      ;
; -1.516 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.903     ; 0.050      ;
; -1.515 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.902     ; 0.050      ;
; -1.515 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.902     ; 0.050      ;
; -1.515 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.902     ; 0.050      ;
; -1.513 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.900     ; 0.050      ;
; -1.513 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.900     ; 0.050      ;
; -1.513 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.900     ; 0.050      ;
; -1.513 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.900     ; 0.050      ;
; -1.512 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.899     ; 0.050      ;
; -1.512 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.899     ; 0.050      ;
; -1.512 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.899     ; 0.050      ;
; -1.512 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.899     ; 0.050      ;
; -1.512 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.899     ; 0.050      ;
; -1.512 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.899     ; 0.050      ;
; -1.512 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.899     ; 0.050      ;
; -1.510 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.897     ; 0.050      ;
; -1.510 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.897     ; 0.050      ;
; -1.510 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.897     ; 0.050      ;
; -1.510 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.897     ; 0.050      ;
; -1.510 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.897     ; 0.050      ;
; -1.500 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.887     ; 0.050      ;
; -1.499 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.886     ; 0.050      ;
; -1.499 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.886     ; 0.050      ;
; -1.498 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.885     ; 0.050      ;
; -1.497 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.884     ; 0.050      ;
; -1.497 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.884     ; 0.050      ;
; -1.497 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.884     ; 0.050      ;
; -1.496 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.883     ; 0.050      ;
; -1.478 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.865     ; 0.050      ;
; -1.478 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.865     ; 0.050      ;
; -1.477 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.864     ; 0.050      ;
; -1.466 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ; PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.853     ; 0.050      ;
; -1.146 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.033     ; 0.050      ;
; -1.146 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.033     ; 0.050      ;
; -1.146 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.033     ; 0.050      ;
; -1.145 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[10]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.032     ; 0.050      ;
; -1.145 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[9]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.032     ; 0.050      ;
; -1.142 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.029     ; 0.050      ;
; -1.142 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[13]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.029     ; 0.050      ;
; -1.140 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[8]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.027     ; 0.050      ;
; -1.138 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.025     ; 0.050      ;
; -1.138 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.025     ; 0.050      ;
; -1.129 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[5]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.016     ; 0.050      ;
; -1.127 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[7]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.014     ; 0.050      ;
; -1.126 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[6]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.013     ; 0.050      ;
; -1.114 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[0]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.001     ; 0.050      ;
; -1.113 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[2]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.000     ; 0.050      ;
; -1.108 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.995     ; 0.050      ;
; -0.824 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[10] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.711     ; 0.050      ;
; -0.824 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[13] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[13] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.711     ; 0.050      ;
; -0.824 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[5]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.711     ; 0.050      ;
; -0.823 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[11] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.710     ; 0.050      ;
; -0.823 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[15] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.710     ; 0.050      ;
; -0.823 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[6]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.710     ; 0.050      ;
; -0.822 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[12] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.709     ; 0.050      ;
; -0.822 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[9]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.709     ; 0.050      ;
; -0.822 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[14] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.709     ; 0.050      ;
; -0.822 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[1]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.709     ; 0.050      ;
; -0.822 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[7]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.709     ; 0.050      ;
; -0.819 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[8]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.706     ; 0.050      ;
; -0.812 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[13] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[13]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.699     ; 0.050      ;
; -0.812 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[12] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[12]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.699     ; 0.050      ;
; -0.812 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[8]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.699     ; 0.050      ;
; -0.810 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[11]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.697     ; 0.050      ;
; -0.810 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[7]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.697     ; 0.050      ;
; -0.809 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[4]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.696     ; 0.050      ;
; -0.808 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[6]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.695     ; 0.050      ;
; -0.807 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[14]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.050      ;
; -0.806 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[2]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.693     ; 0.050      ;
; -0.806 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10] ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[10]    ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.693     ; 0.050      ;
; -0.806 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[9]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[9]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.693     ; 0.050      ;
; -0.804 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[5]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.691     ; 0.050      ;
; -0.804 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR|o_Q[1]     ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.691     ; 0.050      ;
; -0.787 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[3]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 0.050      ;
; -0.786 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[4]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.673     ; 0.050      ;
; -0.786 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[2]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.673     ; 0.050      ;
; -0.786 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR|o_Q[0]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.673     ; 0.050      ;
; -0.769 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[15]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 0.050      ;
; -0.768 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[12]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.655     ; 0.050      ;
; -0.767 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[11]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.654     ; 0.050      ;
; -0.767 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[1]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.654     ; 0.050      ;
; -0.766 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[3]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.653     ; 0.050      ;
; -0.766 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[14]  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.653     ; 0.050      ;
; -0.766 ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]  ; PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR|o_Q[4]   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.653     ; 0.050      ;
+--------+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.018 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.892      ; 1.865      ;
; 0.019 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.911      ; 1.883      ;
; 0.074 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.908      ; 1.920      ;
; 0.081 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.939      ; 1.850      ;
; 0.122 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.715      ; 1.584      ;
; 0.127 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.910      ; 1.774      ;
; 0.128 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.905      ; 1.780      ;
; 0.144 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.942      ; 1.884      ;
; 0.147 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.870      ; 2.215      ;
; 0.148 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.536      ; 1.879      ;
; 0.152 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.937      ; 1.775      ;
; 0.155 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.532      ; 1.867      ;
; 0.156 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.504      ; 1.839      ;
; 0.165 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.756      ; 1.582      ;
; 0.167 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.535      ; 1.859      ;
; 0.171 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.860      ; 2.180      ;
; 0.176 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.940      ; 1.754      ;
; 0.179 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.938      ; 1.845      ;
; 0.179 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.768      ; 1.580      ;
; 0.184 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.941      ; 1.749      ;
; 0.184 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.770      ; 1.577      ;
; 0.195 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.509      ; 1.804      ;
; 0.197 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.535      ; 1.829      ;
; 0.197 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.568      ; 1.862      ;
; 0.200 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.526      ; 1.816      ;
; 0.200 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.935      ; 1.821      ;
; 0.215 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.894      ; 1.765      ;
; 0.216 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.770      ; 1.544      ;
; 0.220 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.564      ; 1.834      ;
; 0.223 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.758      ; 1.527      ;
; 0.231 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.580      ; 1.839      ;
; 0.235 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.866      ; 2.122      ;
; 0.236 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.524      ; 1.874      ;
; 0.237 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.566      ; 1.820      ;
; 0.239 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.769      ; 1.521      ;
; 0.240 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.755      ; 1.505      ;
; 0.247 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.582      ; 1.826      ;
; 0.250 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.726      ; 1.466      ;
; 0.254 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.542      ; 1.779      ;
; 0.255 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.528      ; 1.763      ;
; 0.255 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.766      ; 1.502      ;
; 0.259 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.727      ; 1.459      ;
; 0.264 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.573      ; 1.799      ;
; 0.265 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.569      ; 1.795      ;
; 0.268 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.903      ; 2.220      ;
; 0.269 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.564      ; 1.786      ;
; 0.269 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.755      ; 1.477      ;
; 0.274 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.562      ; 1.874      ;
; 0.279 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.761      ; 1.473      ;
; 0.281 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.938      ; 1.743      ;
; 0.282 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.866      ; 2.074      ;
; 0.284 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.899      ; 2.124      ;
; 0.287 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.757      ; 1.555      ;
; 0.290 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.869      ; 2.070      ;
; 0.291 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.584      ; 1.879      ;
; 0.291 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.583      ; 1.783      ;
; 0.292 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.903      ; 2.101      ;
; 0.292 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.568      ; 1.862      ;
; 0.294 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.910      ; 2.108      ;
; 0.297 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.774      ; 1.467      ;
; 0.300 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.756      ; 1.542      ;
; 0.302 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.541      ; 1.730      ;
; 0.303 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.907      ; 2.108      ;
; 0.308 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.523      ; 1.800      ;
; 0.310 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.585      ; 1.766      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.910      ; 2.087      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.565      ; 1.743      ;
; 0.315 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.759      ; 1.434      ;
; 0.318 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.757      ; 1.430      ;
; 0.319 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.909      ; 1.676      ;
; 0.322 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.535      ; 1.798      ;
; 0.322 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.761      ; 1.430      ;
; 0.323 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.534      ; 1.702      ;
; 0.323 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.773      ; 1.536      ;
; 0.325 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.902      ; 2.067      ;
; 0.325 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.526      ; 1.787      ;
; 0.326 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.536      ; 1.796      ;
; 0.327 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.757      ; 1.515      ;
; 0.332 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.993      ; 1.754      ;
; 0.333 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.582      ; 1.739      ;
; 0.334 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.722      ; 1.473      ;
; 0.335 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.582      ; 1.755      ;
; 0.335 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.563      ; 1.814      ;
; 0.339 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.764      ; 1.432      ;
; 0.344 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.534      ; 1.776      ;
; 0.345 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.533      ; 1.774      ;
; 0.348 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.541      ; 1.684      ;
; 0.350 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.758      ; 1.398      ;
; 0.351 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.900      ; 2.135      ;
; 0.351 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.585      ; 1.724      ;
; 0.351 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.568      ; 1.709      ;
; 0.357 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.511      ; 1.740      ;
; 0.360 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.873      ; 2.004      ;
; 0.364 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.768      ; 1.490      ;
; 0.380 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.587      ; 1.793      ;
; 0.383 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.532      ; 1.735      ;
; 0.385 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 1.000        ; 1.905      ; 2.106      ;
; 0.389 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.761      ; 1.458      ;
; 0.389 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.771      ; 1.468      ;
; 0.389 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.500        ; 1.775      ; 1.472      ;
+-------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.549 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.233      ; 1.754      ;
; -0.541 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.196      ; 1.725      ;
; -0.530 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.903      ; 1.443      ;
; -0.524 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.880      ; 1.426      ;
; -0.522 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.227      ; 1.775      ;
; -0.521 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.232      ; 1.781      ;
; -0.514 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.236      ; 1.792      ;
; -0.511 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.231      ; 1.790      ;
; -0.503 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.844      ; 1.411      ;
; -0.499 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.228      ; 1.799      ;
; -0.499 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.227      ; 1.798      ;
; -0.497 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.235      ; 1.808      ;
; -0.495 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.192      ; 1.767      ;
; -0.494 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.901      ; 1.477      ;
; -0.488 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.897      ; 1.479      ;
; -0.487 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.190      ; 1.773      ;
; -0.483 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.224      ; 1.811      ;
; -0.481 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.851      ; 1.440      ;
; -0.480 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.896      ; 1.486      ;
; -0.480 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.876      ; 1.466      ;
; -0.474 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.894      ; 1.490      ;
; -0.471 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.189      ; 1.788      ;
; -0.468 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.878      ; 1.480      ;
; -0.468 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.075      ; 1.177      ;
; -0.467 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.844      ; 1.447      ;
; -0.465 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.079      ; 1.184      ;
; -0.463 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.851      ; 1.458      ;
; -0.459 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.895      ; 1.506      ;
; -0.459 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.898      ; 1.509      ;
; -0.459 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.879      ; 1.490      ;
; -0.457 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.894      ; 1.507      ;
; -0.445 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.899      ; 1.524      ;
; -0.442 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.075      ; 1.203      ;
; -0.439 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.851      ; 1.482      ;
; -0.435 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.093      ; 1.228      ;
; -0.430 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.874      ; 1.514      ;
; -0.428 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.091      ; 1.233      ;
; -0.426 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.082      ; 1.226      ;
; -0.425 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.841      ; 1.486      ;
; -0.423 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.077      ; 1.224      ;
; -0.421 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.228      ; 1.877      ;
; -0.420 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.880      ; 1.530      ;
; -0.415 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.078      ; 1.233      ;
; -0.415 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.094      ; 1.249      ;
; -0.414 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.892      ; 1.548      ;
; -0.413 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.078      ; 1.235      ;
; -0.412 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.076      ; 1.234      ;
; -0.411 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.844      ; 1.503      ;
; -0.410 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[0]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.819      ; 1.479      ;
; -0.407 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.090      ; 1.253      ;
; -0.405 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.079      ; 1.244      ;
; -0.404 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.837      ; 1.503      ;
; -0.401 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.842      ; 1.511      ;
; -0.401 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.883      ; 1.552      ;
; -0.401 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.322      ; 1.491      ;
; -0.400 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.852      ; 1.522      ;
; -0.398 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.878      ; 1.550      ;
; -0.397 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.185      ; 1.858      ;
; -0.395 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.846      ; 1.521      ;
; -0.394 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.833      ; 1.509      ;
; -0.387 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[6]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.093      ; 1.276      ;
; -0.386 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 2.194      ; 1.878      ;
; -0.386 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.088      ; 1.272      ;
; -0.383 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.234      ; 1.421      ;
; -0.382 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.875      ; 1.563      ;
; -0.382 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.874      ; 1.562      ;
; -0.382 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.072      ; 1.260      ;
; -0.381 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[7]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.834      ; 1.523      ;
; -0.381 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.894      ; 1.583      ;
; -0.380 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.896      ; 1.586      ;
; -0.374 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.044      ; 1.240      ;
; -0.373 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[4]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.844      ; 1.541      ;
; -0.371 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.041      ; 1.240      ;
; -0.367 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[2]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.044      ; 1.247      ;
; -0.364 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.879      ; 1.585      ;
; -0.364 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.093      ; 1.299      ;
; -0.361 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[1]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.076      ; 1.285      ;
; -0.361 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.085      ; 1.294      ;
; -0.358 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.074      ; 1.286      ;
; -0.358 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[11] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.266      ; 1.478      ;
; -0.357 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[5]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.835      ; 1.548      ;
; -0.353 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.088      ; 1.305      ;
; -0.349 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[10] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.268      ; 1.489      ;
; -0.347 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.873      ; 1.596      ;
; -0.346 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.844      ; 1.568      ;
; -0.342 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.074      ; 1.302      ;
; -0.342 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.072      ; 1.300      ;
; -0.339 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.844      ; 1.575      ;
; -0.338 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.818      ; 1.550      ;
; -0.336 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[3]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.266      ; 1.500      ;
; -0.332 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.879      ; 1.617      ;
; -0.331 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.075      ; 1.314      ;
; -0.328 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[12] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.090      ; 1.332      ;
; -0.315 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[13] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.833      ; 1.588      ;
; -0.313 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.087      ; 1.344      ;
; -0.308 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.845      ; 1.607      ;
; -0.308 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[15] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.812      ; 1.574      ;
; -0.308 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[8]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.263      ; 1.525      ;
; -0.305 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[9]  ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 0.000        ; 1.841      ; 1.606      ;
; -0.296 ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03|o_DATA[14] ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.500       ; 2.090      ; 1.364      ;
+--------+----------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.180 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                       ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                                ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.185 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_IMED[1]       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_IMED[1]     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP     ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM            ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET               ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET             ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_RAM            ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_RAM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_PUSH              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_PUSH            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RD_IO             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RD_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[8]             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[8]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[2]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[2]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[3]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[3]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[2]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[2]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.206 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_COUNT                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.333      ;
; 0.206 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[25]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[25]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.216 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_COUNT                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.343      ;
; 0.227 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.346      ;
; 0.229 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.351      ;
; 0.268 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[5]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[5]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[6]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[6]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.391      ;
; 0.270 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[13]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[13]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.279 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]             ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH    ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.402      ;
; 0.298 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[11]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[11]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[13]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[13]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[5]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[5]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[9]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[9]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[10]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[10]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[14]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[14]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[15]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[15]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[16]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[16]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[1]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.421      ;
; 0.300 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[1]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[1]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[2]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[2]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[7]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[7]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[8]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[8]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[17]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[17]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[18]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[18]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[21]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[21]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[4]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[4]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[20]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[20]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[22]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[22]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.305 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[3]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[3]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[12]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[12]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[19]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[19]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.308 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[0]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[0]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[6]                            ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[6]                          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[24]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[24]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_RET      ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET             ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.316 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.320 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.324 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.330 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.452      ;
; 0.333 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH    ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.455      ;
; 0.336 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[12]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[12]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.337 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_WR                 ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.341 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[0]                          ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[1]                        ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.460      ;
; 0.341 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.460      ;
; 0.341 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL_INT ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.341 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL_INT ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.342 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.464      ;
; 0.343 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[11]                               ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[11]          ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.462      ;
; 0.349 ; PREPARE:U_PREPARE|CHOICES:U_CHOICES|o_Q[9]                                ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04|o_DATA[9]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.368 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[23]                           ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[23]                         ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.487      ;
; 0.370 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|o_DONE                              ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.497      ;
; 0.371 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]              ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.490      ;
; 0.374 ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                     ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.501      ;
; 0.385 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPI     ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_WAIT   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.506      ;
; 0.386 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.508      ;
; 0.397 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_EXECUTE  ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.518      ;
; 0.412 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.531      ;
; 0.412 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[2]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.534      ;
; 0.412 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.534      ;
; 0.412 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]      ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.534      ;
; 0.413 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.532      ;
; 0.414 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.533      ;
; 0.415 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]           ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.534      ;
; 0.415 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.534      ;
; 0.416 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.535      ;
; 0.416 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.535      ;
; 0.416 ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.535      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]'                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]  ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[10]|datad            ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[11]|datad            ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[15]|datad            ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[3]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[4]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[5]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[8]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[9]|datad             ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[6]|datac             ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10] ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11] ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15] ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]  ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]  ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]  ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]  ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]  ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[0]|datad             ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[10]|datad            ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[12]|datad            ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[13]|datad            ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[14]|datad            ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[15]|datad            ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[4]|datad             ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[5]|datad             ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[6]|datad             ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[7]|datad             ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[8]|datad             ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[9]|datad             ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[13]|datad            ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[14]|datad            ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[7]|datad             ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[0]|datad             ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[2]|datad             ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[12]|datad            ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y3[1]|datad             ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[0]  ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[10] ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12] ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13] ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14] ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15] ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[4]  ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[5]  ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[6]  ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[7]  ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[8]  ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[9]  ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13] ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14] ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]  ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]  ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]  ;
; 0.335 ; 0.335        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12] ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[10]|datad            ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[11]|datad            ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[13]|datad            ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[15]|datad            ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[1]|datad             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[2]|datad             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[3]|datad             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[4]|datad             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[5]|datad             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[6]|datad             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[7]|datad             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[8]|datad             ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]  ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[0]|datad             ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[12]|datad            ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[14]|datad            ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y5[9]|datad             ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[11]|datad            ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[3]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]  ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]  ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]  ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]  ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]  ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]  ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]  ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]  ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[2]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]  ;
; 0.341 ; 0.341        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12] ;
; 0.341 ; 0.341        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14] ;
; 0.341 ; 0.341        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]  ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|o_Y1[1]|datad             ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[11] ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[3]  ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[2]  ;
; 0.347 ; 0.347        ; 0.000          ; High Pulse Width ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Fall       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[1]  ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal3~0clkctrl|inclk[0]  ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal3~0clkctrl|outclk    ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1clkctrl|inclk[0]  ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; Rise       ; U_PREPARE|U_DEMUX1x4|Equal1~1clkctrl|outclk    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                               ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|i                                               ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|o                                               ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; i_CLK ; Rise       ; i_CLK                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_address_reg0                    ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_we_reg                          ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~portb_address_reg0                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ram_block1a0~porta_datain_reg0                     ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.758 ; 9.988        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.759 ; 9.989        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.760 ; 9.990        ; 0.230          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[0]                                                                                           ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]                                                                                           ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_PUSH                                                                                                 ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_IMED[0]                                                                                          ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[2]                                                                                           ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[0]                                                                                                ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[1]                                                                                                ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[2]                                                                                                ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[3]                                                                                                ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[4]                                                                                                ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[5]                                                                                                ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[6]                                                                                                ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[8]                                                                                                ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL_INT                                                                                    ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CMP                                                                                         ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_INPUT                                                                                       ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPE                                                                                        ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPI                                                                                        ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPZ                                                                                        ;
; 9.770 ; 9.986        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_WAIT                                                                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM                                                                                               ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_POP                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RD_IO                                                                                                ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[0]                                                                                           ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]                                                                                           ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[2]                                                                                           ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_RET                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_IMED[1]                                                                                          ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[0]                                                                                           ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_SEL_ULA[1]                                                                                           ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_BCO                                                                                               ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_WR_IO                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; i_CHOICE[*]   ; i_CLK      ; 2.624 ; 3.234 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[0]  ; i_CLK      ; 2.406 ; 3.012 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[1]  ; i_CLK      ; 2.622 ; 3.234 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[2]  ; i_CLK      ; 2.524 ; 3.142 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[3]  ; i_CLK      ; 2.593 ; 3.194 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[4]  ; i_CLK      ; 2.624 ; 3.230 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[5]  ; i_CLK      ; 2.469 ; 3.132 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[6]  ; i_CLK      ; 2.327 ; 2.935 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[7]  ; i_CLK      ; 2.470 ; 3.079 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[8]  ; i_CLK      ; 2.410 ; 3.023 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[9]  ; i_CLK      ; 2.417 ; 3.053 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[10] ; i_CLK      ; 2.269 ; 2.875 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[11] ; i_CLK      ; 2.341 ; 2.945 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[12] ; i_CLK      ; 2.479 ; 3.069 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[13] ; i_CLK      ; 2.295 ; 2.902 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[14] ; i_CLK      ; 2.419 ; 3.026 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[15] ; i_CLK      ; 2.384 ; 2.970 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_LOAD        ; i_CLK      ; 2.023 ; 2.556 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_PREPARE     ; i_CLK      ; 2.134 ; 2.672 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; 5.131 ; 5.916 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; 3.911 ; 4.750 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; i_CHOICE[*]   ; i_CLK      ; -1.871 ; -2.460 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[0]  ; i_CLK      ; -2.002 ; -2.594 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[1]  ; i_CLK      ; -2.214 ; -2.818 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[2]  ; i_CLK      ; -2.115 ; -2.719 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[3]  ; i_CLK      ; -2.187 ; -2.780 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[4]  ; i_CLK      ; -2.215 ; -2.814 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[5]  ; i_CLK      ; -2.063 ; -2.708 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[6]  ; i_CLK      ; -1.925 ; -2.519 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[7]  ; i_CLK      ; -2.069 ; -2.669 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[8]  ; i_CLK      ; -2.012 ; -2.615 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[9]  ; i_CLK      ; -2.019 ; -2.644 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[10] ; i_CLK      ; -1.871 ; -2.460 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[11] ; i_CLK      ; -1.944 ; -2.540 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[12] ; i_CLK      ; -2.077 ; -2.659 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[13] ; i_CLK      ; -1.896 ; -2.487 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[14] ; i_CLK      ; -2.016 ; -2.607 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[15] ; i_CLK      ; -1.985 ; -2.563 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_LOAD        ; i_CLK      ; -1.626 ; -2.162 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_PREPARE     ; i_CLK      ; -1.734 ; -2.274 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; -2.364 ; -3.043 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; -2.349 ; -3.053 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; o_BUSY     ; i_CLK      ; 2.700 ; 2.820 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS0[*]  ; i_CLK      ; 6.199 ; 6.299 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[0] ; i_CLK      ; 6.156 ; 6.214 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[1] ; i_CLK      ; 6.199 ; 6.299 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[2] ; i_CLK      ; 5.762 ; 5.849 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[3] ; i_CLK      ; 6.076 ; 6.116 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[4] ; i_CLK      ; 5.918 ; 5.985 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[5] ; i_CLK      ; 6.076 ; 6.122 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[6] ; i_CLK      ; 6.142 ; 6.179 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS1[*]  ; i_CLK      ; 6.146 ; 6.121 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[0] ; i_CLK      ; 5.684 ; 5.694 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[1] ; i_CLK      ; 5.517 ; 5.589 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[2] ; i_CLK      ; 5.851 ; 5.812 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[3] ; i_CLK      ; 5.805 ; 5.773 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[4] ; i_CLK      ; 5.899 ; 5.861 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[5] ; i_CLK      ; 6.146 ; 6.121 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[6] ; i_CLK      ; 6.136 ; 6.103 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS2[*]  ; i_CLK      ; 6.492 ; 6.358 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[0] ; i_CLK      ; 6.118 ; 6.001 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[1] ; i_CLK      ; 6.020 ; 5.879 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[2] ; i_CLK      ; 6.054 ; 5.925 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[3] ; i_CLK      ; 6.194 ; 6.066 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[4] ; i_CLK      ; 6.471 ; 6.331 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[5] ; i_CLK      ; 6.141 ; 6.016 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[6] ; i_CLK      ; 6.492 ; 6.358 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS3[*]  ; i_CLK      ; 6.556 ; 6.482 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[0] ; i_CLK      ; 5.967 ; 5.909 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[1] ; i_CLK      ; 6.161 ; 6.095 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[2] ; i_CLK      ; 6.304 ; 6.231 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[3] ; i_CLK      ; 6.433 ; 6.344 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[4] ; i_CLK      ; 6.556 ; 6.482 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[5] ; i_CLK      ; 6.316 ; 6.231 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[6] ; i_CLK      ; 6.507 ; 6.397 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_LED[*]   ; i_CLK      ; 3.392 ; 3.646 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[0]  ; i_CLK      ; 2.218 ; 2.288 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[1]  ; i_CLK      ; 2.212 ; 2.278 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[2]  ; i_CLK      ; 3.392 ; 3.646 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[3]  ; i_CLK      ; 2.576 ; 2.676 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[4]  ; i_CLK      ; 2.510 ; 2.607 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[5]  ; i_CLK      ; 2.188 ; 2.233 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[6]  ; i_CLK      ; 2.925 ; 3.072 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[7]  ; i_CLK      ; 2.222 ; 2.276 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; o_BUSY     ; i_CLK      ; 2.423 ; 2.537 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS0[*]  ; i_CLK      ; 2.538 ; 2.662 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[0] ; i_CLK      ; 3.008 ; 3.007 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[1] ; i_CLK      ; 2.985 ; 3.103 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[2] ; i_CLK      ; 2.874 ; 2.827 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[3] ; i_CLK      ; 2.856 ; 2.853 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[4] ; i_CLK      ; 2.681 ; 2.732 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[5] ; i_CLK      ; 2.538 ; 2.662 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[6] ; i_CLK      ; 2.761 ; 2.705 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS1[*]  ; i_CLK      ; 2.340 ; 2.426 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[0] ; i_CLK      ; 2.592 ; 2.588 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[1] ; i_CLK      ; 2.448 ; 2.449 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[2] ; i_CLK      ; 2.600 ; 2.667 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[3] ; i_CLK      ; 2.678 ; 2.656 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[4] ; i_CLK      ; 2.340 ; 2.426 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[5] ; i_CLK      ; 2.544 ; 2.679 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[6] ; i_CLK      ; 2.583 ; 2.567 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS2[*]  ; i_CLK      ; 2.592 ; 2.585 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[0] ; i_CLK      ; 2.777 ; 2.814 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[1] ; i_CLK      ; 2.592 ; 2.585 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[2] ; i_CLK      ; 2.663 ; 2.798 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[3] ; i_CLK      ; 2.745 ; 2.816 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[4] ; i_CLK      ; 2.688 ; 2.804 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[5] ; i_CLK      ; 2.733 ; 2.761 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[6] ; i_CLK      ; 2.944 ; 2.892 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS3[*]  ; i_CLK      ; 2.681 ; 2.685 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[0] ; i_CLK      ; 2.823 ; 2.881 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[1] ; i_CLK      ; 3.061 ; 3.078 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[2] ; i_CLK      ; 2.942 ; 2.958 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[3] ; i_CLK      ; 2.821 ; 2.965 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[4] ; i_CLK      ; 3.006 ; 3.056 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[5] ; i_CLK      ; 2.941 ; 2.959 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[6] ; i_CLK      ; 2.681 ; 2.685 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_LED[*]   ; i_CLK      ; 1.930 ; 1.972 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[0]  ; i_CLK      ; 1.958 ; 2.025 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[1]  ; i_CLK      ; 1.953 ; 2.015 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[2]  ; i_CLK      ; 3.118 ; 3.367 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[3]  ; i_CLK      ; 2.302 ; 2.398 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[4]  ; i_CLK      ; 2.239 ; 2.331 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[5]  ; i_CLK      ; 1.930 ; 1.972 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[6]  ; i_CLK      ; 2.638 ; 2.778 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[7]  ; i_CLK      ; 1.963 ; 2.015 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+-----------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                ; -3.127   ; -0.937  ; N/A      ; N/A     ; 0.281               ;
;  PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -0.395   ; -0.937  ; N/A      ; N/A     ; 0.281               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; -3.127   ; 0.180   ; N/A      ; N/A     ; 9.734               ;
;  i_CLK                                                          ; N/A      ; N/A     ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                                 ; -276.322 ; -63.28  ; 0.0      ; 0.0     ; 0.0                 ;
;  PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; -14.272  ; -63.280 ; N/A      ; N/A     ; 0.000               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; -265.246 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  i_CLK                                                          ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; i_CHOICE[*]   ; i_CLK      ; 4.521 ; 4.988 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[0]  ; i_CLK      ; 4.140 ; 4.593 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[1]  ; i_CLK      ; 4.521 ; 4.988 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[2]  ; i_CLK      ; 4.347 ; 4.783 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[3]  ; i_CLK      ; 4.489 ; 4.895 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[4]  ; i_CLK      ; 4.512 ; 4.977 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[5]  ; i_CLK      ; 4.277 ; 4.740 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[6]  ; i_CLK      ; 4.046 ; 4.461 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[7]  ; i_CLK      ; 4.300 ; 4.737 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[8]  ; i_CLK      ; 4.170 ; 4.625 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[9]  ; i_CLK      ; 4.200 ; 4.659 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[10] ; i_CLK      ; 3.925 ; 4.380 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[11] ; i_CLK      ; 4.075 ; 4.507 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[12] ; i_CLK      ; 4.295 ; 4.732 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[13] ; i_CLK      ; 3.951 ; 4.407 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[14] ; i_CLK      ; 4.200 ; 4.625 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[15] ; i_CLK      ; 4.118 ; 4.557 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_LOAD        ; i_CLK      ; 3.479 ; 3.880 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_PREPARE     ; i_CLK      ; 3.675 ; 4.066 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; 8.985 ; 9.537 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; 6.854 ; 7.397 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; i_CHOICE[*]   ; i_CLK      ; -1.871 ; -2.460 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[0]  ; i_CLK      ; -2.002 ; -2.594 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[1]  ; i_CLK      ; -2.214 ; -2.818 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[2]  ; i_CLK      ; -2.115 ; -2.719 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[3]  ; i_CLK      ; -2.187 ; -2.780 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[4]  ; i_CLK      ; -2.215 ; -2.814 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[5]  ; i_CLK      ; -2.063 ; -2.708 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[6]  ; i_CLK      ; -1.925 ; -2.519 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[7]  ; i_CLK      ; -2.069 ; -2.669 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[8]  ; i_CLK      ; -2.012 ; -2.615 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[9]  ; i_CLK      ; -2.019 ; -2.644 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[10] ; i_CLK      ; -1.871 ; -2.460 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[11] ; i_CLK      ; -1.944 ; -2.540 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[12] ; i_CLK      ; -2.077 ; -2.659 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[13] ; i_CLK      ; -1.896 ; -2.487 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[14] ; i_CLK      ; -2.016 ; -2.607 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  i_CHOICE[15] ; i_CLK      ; -1.985 ; -2.563 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_LOAD        ; i_CLK      ; -1.626 ; -2.162 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_PREPARE     ; i_CLK      ; -1.734 ; -2.274 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; -2.364 ; -3.043 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; i_RST         ; i_CLK      ; -2.349 ; -3.053 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+------------+------------+--------+--------+------------+---------------------------------------------------+
; o_BUSY     ; i_CLK      ; 4.453  ; 4.513  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS0[*]  ; i_CLK      ; 10.907 ; 10.882 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[0] ; i_CLK      ; 10.777 ; 10.789 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[1] ; i_CLK      ; 10.907 ; 10.882 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[2] ; i_CLK      ; 10.126 ; 10.115 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[3] ; i_CLK      ; 10.677 ; 10.633 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[4] ; i_CLK      ; 10.386 ; 10.391 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[5] ; i_CLK      ; 10.693 ; 10.653 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[6] ; i_CLK      ; 10.806 ; 10.756 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS1[*]  ; i_CLK      ; 10.788 ; 10.796 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[0] ; i_CLK      ; 9.955  ; 10.006 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[1] ; i_CLK      ; 9.793  ; 9.681  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[2] ; i_CLK      ; 10.255 ; 10.250 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[3] ; i_CLK      ; 10.179 ; 10.167 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[4] ; i_CLK      ; 10.338 ; 10.336 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[5] ; i_CLK      ; 10.788 ; 10.796 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[6] ; i_CLK      ; 10.756 ; 10.731 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS2[*]  ; i_CLK      ; 11.400 ; 11.193 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[0] ; i_CLK      ; 10.731 ; 10.538 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[1] ; i_CLK      ; 10.587 ; 10.386 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[2] ; i_CLK      ; 10.603 ; 10.420 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[3] ; i_CLK      ; 10.902 ; 10.644 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[4] ; i_CLK      ; 11.359 ; 11.135 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[5] ; i_CLK      ; 10.771 ; 10.562 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[6] ; i_CLK      ; 11.400 ; 11.193 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS3[*]  ; i_CLK      ; 11.463 ; 11.301 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[0] ; i_CLK      ; 10.433 ; 10.279 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[1] ; i_CLK      ; 10.777 ; 10.627 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[2] ; i_CLK      ; 10.967 ; 10.855 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[3] ; i_CLK      ; 11.238 ; 11.117 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[4] ; i_CLK      ; 11.463 ; 11.301 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[5] ; i_CLK      ; 11.038 ; 10.883 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[6] ; i_CLK      ; 11.364 ; 11.230 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_LED[*]   ; i_CLK      ; 5.498  ; 5.635  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[0]  ; i_CLK      ; 3.643  ; 3.699  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[1]  ; i_CLK      ; 3.632  ; 3.674  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[2]  ; i_CLK      ; 5.498  ; 5.635  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[3]  ; i_CLK      ; 4.252  ; 4.287  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[4]  ; i_CLK      ; 4.156  ; 4.217  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[5]  ; i_CLK      ; 3.591  ; 3.616  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[6]  ; i_CLK      ; 4.883  ; 4.984  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[7]  ; i_CLK      ; 3.626  ; 3.644  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+------------+------------+-------+-------+------------+---------------------------------------------------+
; o_BUSY     ; i_CLK      ; 2.423 ; 2.537 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS0[*]  ; i_CLK      ; 2.538 ; 2.662 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[0] ; i_CLK      ; 3.008 ; 3.007 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[1] ; i_CLK      ; 2.985 ; 3.103 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[2] ; i_CLK      ; 2.874 ; 2.827 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[3] ; i_CLK      ; 2.856 ; 2.853 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[4] ; i_CLK      ; 2.681 ; 2.732 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[5] ; i_CLK      ; 2.538 ; 2.662 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS0[6] ; i_CLK      ; 2.761 ; 2.705 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS1[*]  ; i_CLK      ; 2.340 ; 2.426 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[0] ; i_CLK      ; 2.592 ; 2.588 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[1] ; i_CLK      ; 2.448 ; 2.449 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[2] ; i_CLK      ; 2.600 ; 2.667 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[3] ; i_CLK      ; 2.678 ; 2.656 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[4] ; i_CLK      ; 2.340 ; 2.426 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[5] ; i_CLK      ; 2.544 ; 2.679 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS1[6] ; i_CLK      ; 2.583 ; 2.567 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS2[*]  ; i_CLK      ; 2.592 ; 2.585 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[0] ; i_CLK      ; 2.777 ; 2.814 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[1] ; i_CLK      ; 2.592 ; 2.585 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[2] ; i_CLK      ; 2.663 ; 2.798 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[3] ; i_CLK      ; 2.745 ; 2.816 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[4] ; i_CLK      ; 2.688 ; 2.804 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[5] ; i_CLK      ; 2.733 ; 2.761 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS2[6] ; i_CLK      ; 2.944 ; 2.892 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_DIS3[*]  ; i_CLK      ; 2.681 ; 2.685 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[0] ; i_CLK      ; 2.823 ; 2.881 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[1] ; i_CLK      ; 3.061 ; 3.078 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[2] ; i_CLK      ; 2.942 ; 2.958 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[3] ; i_CLK      ; 2.821 ; 2.965 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[4] ; i_CLK      ; 3.006 ; 3.056 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[5] ; i_CLK      ; 2.941 ; 2.959 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_DIS3[6] ; i_CLK      ; 2.681 ; 2.685 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; o_LED[*]   ; i_CLK      ; 1.930 ; 1.972 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[0]  ; i_CLK      ; 1.958 ; 2.025 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[1]  ; i_CLK      ; 1.953 ; 2.015 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[2]  ; i_CLK      ; 3.118 ; 3.367 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[3]  ; i_CLK      ; 2.302 ; 2.398 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[4]  ; i_CLK      ; 2.239 ; 2.331 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[5]  ; i_CLK      ; 1.930 ; 1.972 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[6]  ; i_CLK      ; 2.638 ; 2.778 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  o_LED[7]  ; i_CLK      ; 1.963 ; 2.015 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_BUSY        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS0[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS0[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS0[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS0[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS0[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS0[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS0[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS1[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS1[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS1[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS1[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS1[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS1[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS1[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS2[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS2[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS2[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS2[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS2[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS2[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS2[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS3[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS3[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS3[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS3[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS3[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS3[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIS3[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_RST                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_PREPARE               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_LOAD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CLK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CHOICE[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUSY        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUSY        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_DIS0[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS0[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS1[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS2[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DIS3[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; o_LED[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LED[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LED[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LED[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LED[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LED[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 64       ; 0        ; 48       ; 0        ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 176      ; 160      ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 24420    ; 10316    ; 4746     ; 2746     ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; 64       ; 0        ; 48       ; 0        ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 176      ; 160      ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[0]              ; 24420    ; 10316    ; 4746     ; 2746     ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 376   ; 376  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 457   ; 457  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 28 19:56:13 2018
Info: Command: quartus_sta uPD -c uPD
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 112 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uPD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_CLK i_CLK
    Info (332110): create_generated_clock -source {U_PLL|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {U_PLL|altpll_component|auto_generated|pll1|clk[0]} {U_PLL|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.127
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.127      -265.246 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.383       -11.076 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
Info (332146): Worst-case hold slack is -0.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.937       -63.280 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
    Info (332119):     0.344         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.281         0.000 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
    Info (332119):     9.734         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.825         0.000 i_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.608      -211.964 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.395       -14.272 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
Info (332146): Worst-case hold slack is -0.581
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.581       -31.401 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
    Info (332119):     0.299         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
    Info (332119):     9.742         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.785         0.000 i_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.737
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.737      -131.029 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.018         0.000 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
Info (332146): Worst-case hold slack is -0.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.549       -44.295 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
    Info (332119):     0.180         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.321         0.000 PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[0] 
    Info (332119):     9.585         0.000 i_CLK 
    Info (332119):     9.749         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4627 megabytes
    Info: Processing ended: Thu Jun 28 19:56:23 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05


