ARM GAS  /tmp/ccK3GOy2.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"smtc_hal_gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_GetPendingIRQ,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	__NVIC_GetPendingIRQ:
  26              	.LFB107:
  27              		.file 1 "../Drivers/CMSIS/Include/core_cm4.h"
   1:../Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:../Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:../Drivers/CMSIS/Include/core_cm4.h **** /*
   8:../Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../Drivers/CMSIS/Include/core_cm4.h ****  *
  10:../Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../Drivers/CMSIS/Include/core_cm4.h ****  *
  12:../Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:../Drivers/CMSIS/Include/core_cm4.h ****  *
  16:../Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../Drivers/CMSIS/Include/core_cm4.h ****  *
  18:../Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:../Drivers/CMSIS/Include/core_cm4.h ****  */
  24:../Drivers/CMSIS/Include/core_cm4.h **** 
  25:../Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:../Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:../Drivers/CMSIS/Include/core_cm4.h **** 
  31:../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  /tmp/ccK3GOy2.s 			page 2


  32:../Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../Drivers/CMSIS/Include/core_cm4.h **** 
  34:../Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:../Drivers/CMSIS/Include/core_cm4.h **** 
  36:../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:../Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:../Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:../Drivers/CMSIS/Include/core_cm4.h **** 
  40:../Drivers/CMSIS/Include/core_cm4.h **** /**
  41:../Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../Drivers/CMSIS/Include/core_cm4.h **** 
  44:../Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../Drivers/CMSIS/Include/core_cm4.h **** 
  47:../Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../Drivers/CMSIS/Include/core_cm4.h **** 
  50:../Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../Drivers/CMSIS/Include/core_cm4.h ****  */
  53:../Drivers/CMSIS/Include/core_cm4.h **** 
  54:../Drivers/CMSIS/Include/core_cm4.h **** 
  55:../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:../Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:../Drivers/CMSIS/Include/core_cm4.h **** /**
  59:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:../Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:../Drivers/CMSIS/Include/core_cm4.h ****  */
  62:../Drivers/CMSIS/Include/core_cm4.h **** 
  63:../Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:../Drivers/CMSIS/Include/core_cm4.h **** 
  65:../Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:../Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:../Drivers/CMSIS/Include/core_cm4.h **** 
  71:../Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:../Drivers/CMSIS/Include/core_cm4.h **** 
  73:../Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:../Drivers/CMSIS/Include/core_cm4.h **** */
  76:../Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:../Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:../Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:../Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:../Drivers/CMSIS/Include/core_cm4.h **** 
  88:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  /tmp/ccK3GOy2.s 			page 3


  89:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:../Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:../Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:../Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:../Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:../Drivers/CMSIS/Include/core_cm4.h **** 
 100:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:../Drivers/CMSIS/Include/core_cm4.h **** 
 112:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:../Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:../Drivers/CMSIS/Include/core_cm4.h **** 
 124:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:../Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:../Drivers/CMSIS/Include/core_cm4.h **** 
 136:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:../Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  /tmp/ccK3GOy2.s 			page 4


 146:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:../Drivers/CMSIS/Include/core_cm4.h **** 
 148:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:../Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:../Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:../Drivers/CMSIS/Include/core_cm4.h **** 
 160:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:../Drivers/CMSIS/Include/core_cm4.h **** 
 162:../Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:../Drivers/CMSIS/Include/core_cm4.h **** 
 164:../Drivers/CMSIS/Include/core_cm4.h **** 
 165:../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:../Drivers/CMSIS/Include/core_cm4.h **** }
 167:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:../Drivers/CMSIS/Include/core_cm4.h **** 
 169:../Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:../Drivers/CMSIS/Include/core_cm4.h **** 
 171:../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:../Drivers/CMSIS/Include/core_cm4.h **** 
 173:../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:../Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:../Drivers/CMSIS/Include/core_cm4.h **** 
 176:../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:../Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:../Drivers/CMSIS/Include/core_cm4.h **** 
 180:../Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:../Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:../Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:../Drivers/CMSIS/Include/core_cm4.h **** 
 187:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:../Drivers/CMSIS/Include/core_cm4.h **** 
 192:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:../Drivers/CMSIS/Include/core_cm4.h **** 
 197:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:../Drivers/CMSIS/Include/core_cm4.h **** 
 202:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  /tmp/ccK3GOy2.s 			page 5


 203:../Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:../Drivers/CMSIS/Include/core_cm4.h **** 
 208:../Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../Drivers/CMSIS/Include/core_cm4.h **** /**
 210:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../Drivers/CMSIS/Include/core_cm4.h **** 
 212:../Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../Drivers/CMSIS/Include/core_cm4.h **** */
 216:../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:../Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:../Drivers/CMSIS/Include/core_cm4.h **** #else
 219:../Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:../Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:../Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:../Drivers/CMSIS/Include/core_cm4.h **** 
 224:../Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:../Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:../Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:../Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:../Drivers/CMSIS/Include/core_cm4.h **** 
 229:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:../Drivers/CMSIS/Include/core_cm4.h **** 
 231:../Drivers/CMSIS/Include/core_cm4.h **** 
 232:../Drivers/CMSIS/Include/core_cm4.h **** 
 233:../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:../Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:../Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:../Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:../Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:../Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:../Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:../Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:../Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:../Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:../Drivers/CMSIS/Include/core_cm4.h **** /**
 245:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:../Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:../Drivers/CMSIS/Include/core_cm4.h **** */
 248:../Drivers/CMSIS/Include/core_cm4.h **** 
 249:../Drivers/CMSIS/Include/core_cm4.h **** /**
 250:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:../Drivers/CMSIS/Include/core_cm4.h ****  */
 255:../Drivers/CMSIS/Include/core_cm4.h **** 
 256:../Drivers/CMSIS/Include/core_cm4.h **** /**
 257:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:../Drivers/CMSIS/Include/core_cm4.h ****  */
 259:../Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  /tmp/ccK3GOy2.s 			page 6


 260:../Drivers/CMSIS/Include/core_cm4.h **** {
 261:../Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:../Drivers/CMSIS/Include/core_cm4.h ****   {
 263:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:../Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:../Drivers/CMSIS/Include/core_cm4.h **** 
 275:../Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:../Drivers/CMSIS/Include/core_cm4.h **** 
 279:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:../Drivers/CMSIS/Include/core_cm4.h **** 
 282:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:../Drivers/CMSIS/Include/core_cm4.h **** 
 285:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:../Drivers/CMSIS/Include/core_cm4.h **** 
 288:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:../Drivers/CMSIS/Include/core_cm4.h **** 
 291:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:../Drivers/CMSIS/Include/core_cm4.h **** 
 294:../Drivers/CMSIS/Include/core_cm4.h **** 
 295:../Drivers/CMSIS/Include/core_cm4.h **** /**
 296:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:../Drivers/CMSIS/Include/core_cm4.h ****  */
 298:../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:../Drivers/CMSIS/Include/core_cm4.h **** {
 300:../Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:../Drivers/CMSIS/Include/core_cm4.h ****   {
 302:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:../Drivers/CMSIS/Include/core_cm4.h **** 
 308:../Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:../Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:../Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:../Drivers/CMSIS/Include/core_cm4.h **** 
 312:../Drivers/CMSIS/Include/core_cm4.h **** 
 313:../Drivers/CMSIS/Include/core_cm4.h **** /**
 314:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:../Drivers/CMSIS/Include/core_cm4.h ****  */
 316:../Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  /tmp/ccK3GOy2.s 			page 7


 317:../Drivers/CMSIS/Include/core_cm4.h **** {
 318:../Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:../Drivers/CMSIS/Include/core_cm4.h ****   {
 320:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:../Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:../Drivers/CMSIS/Include/core_cm4.h **** 
 336:../Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:../Drivers/CMSIS/Include/core_cm4.h **** 
 340:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:../Drivers/CMSIS/Include/core_cm4.h **** 
 343:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:../Drivers/CMSIS/Include/core_cm4.h **** 
 346:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:../Drivers/CMSIS/Include/core_cm4.h **** 
 349:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:../Drivers/CMSIS/Include/core_cm4.h **** 
 352:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:../Drivers/CMSIS/Include/core_cm4.h **** 
 355:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:../Drivers/CMSIS/Include/core_cm4.h **** 
 358:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:../Drivers/CMSIS/Include/core_cm4.h **** 
 361:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:../Drivers/CMSIS/Include/core_cm4.h **** 
 364:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:../Drivers/CMSIS/Include/core_cm4.h **** 
 367:../Drivers/CMSIS/Include/core_cm4.h **** 
 368:../Drivers/CMSIS/Include/core_cm4.h **** /**
 369:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:../Drivers/CMSIS/Include/core_cm4.h ****  */
 371:../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:../Drivers/CMSIS/Include/core_cm4.h **** {
 373:../Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  /tmp/ccK3GOy2.s 			page 8


 374:../Drivers/CMSIS/Include/core_cm4.h ****   {
 375:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:../Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:../Drivers/CMSIS/Include/core_cm4.h **** 
 383:../Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:../Drivers/CMSIS/Include/core_cm4.h **** 
 387:../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:../Drivers/CMSIS/Include/core_cm4.h **** 
 390:../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:../Drivers/CMSIS/Include/core_cm4.h **** 
 393:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:../Drivers/CMSIS/Include/core_cm4.h **** 
 395:../Drivers/CMSIS/Include/core_cm4.h **** 
 396:../Drivers/CMSIS/Include/core_cm4.h **** /**
 397:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:../Drivers/CMSIS/Include/core_cm4.h ****  */
 402:../Drivers/CMSIS/Include/core_cm4.h **** 
 403:../Drivers/CMSIS/Include/core_cm4.h **** /**
 404:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:../Drivers/CMSIS/Include/core_cm4.h ****  */
 406:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:../Drivers/CMSIS/Include/core_cm4.h **** {
 408:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:../Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:../Drivers/CMSIS/Include/core_cm4.h **** 
 423:../Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:../Drivers/CMSIS/Include/core_cm4.h **** 
 427:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:../Drivers/CMSIS/Include/core_cm4.h **** 
 429:../Drivers/CMSIS/Include/core_cm4.h **** 
 430:../Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccK3GOy2.s 			page 9


 431:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:../Drivers/CMSIS/Include/core_cm4.h ****  */
 436:../Drivers/CMSIS/Include/core_cm4.h **** 
 437:../Drivers/CMSIS/Include/core_cm4.h **** /**
 438:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:../Drivers/CMSIS/Include/core_cm4.h ****  */
 440:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:../Drivers/CMSIS/Include/core_cm4.h **** {
 442:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:../Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:../Drivers/CMSIS/Include/core_cm4.h **** 
 465:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:../Drivers/CMSIS/Include/core_cm4.h **** 
 469:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:../Drivers/CMSIS/Include/core_cm4.h **** 
 472:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:../Drivers/CMSIS/Include/core_cm4.h **** 
 475:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:../Drivers/CMSIS/Include/core_cm4.h **** 
 478:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:../Drivers/CMSIS/Include/core_cm4.h **** 
 481:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:../Drivers/CMSIS/Include/core_cm4.h **** 
 485:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccK3GOy2.s 			page 10


 488:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:../Drivers/CMSIS/Include/core_cm4.h **** 
 491:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:../Drivers/CMSIS/Include/core_cm4.h **** 
 494:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:../Drivers/CMSIS/Include/core_cm4.h **** 
 497:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:../Drivers/CMSIS/Include/core_cm4.h **** 
 500:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:../Drivers/CMSIS/Include/core_cm4.h **** 
 503:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:../Drivers/CMSIS/Include/core_cm4.h **** 
 506:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:../Drivers/CMSIS/Include/core_cm4.h **** 
 509:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:../Drivers/CMSIS/Include/core_cm4.h **** 
 512:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:../Drivers/CMSIS/Include/core_cm4.h **** 
 516:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:../Drivers/CMSIS/Include/core_cm4.h **** 
 520:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:../Drivers/CMSIS/Include/core_cm4.h **** 
 523:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:../Drivers/CMSIS/Include/core_cm4.h **** 
 526:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:../Drivers/CMSIS/Include/core_cm4.h **** 
 529:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:../Drivers/CMSIS/Include/core_cm4.h **** 
 532:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:../Drivers/CMSIS/Include/core_cm4.h **** 
 535:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:../Drivers/CMSIS/Include/core_cm4.h **** 
 538:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:../Drivers/CMSIS/Include/core_cm4.h **** 
 542:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccK3GOy2.s 			page 11


 545:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:../Drivers/CMSIS/Include/core_cm4.h **** 
 548:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:../Drivers/CMSIS/Include/core_cm4.h **** 
 552:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:../Drivers/CMSIS/Include/core_cm4.h **** 
 555:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:../Drivers/CMSIS/Include/core_cm4.h **** 
 558:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:../Drivers/CMSIS/Include/core_cm4.h **** 
 561:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:../Drivers/CMSIS/Include/core_cm4.h **** 
 564:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:../Drivers/CMSIS/Include/core_cm4.h **** 
 567:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:../Drivers/CMSIS/Include/core_cm4.h **** 
 571:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:../Drivers/CMSIS/Include/core_cm4.h **** 
 574:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:../Drivers/CMSIS/Include/core_cm4.h **** 
 577:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:../Drivers/CMSIS/Include/core_cm4.h **** 
 580:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:../Drivers/CMSIS/Include/core_cm4.h **** 
 583:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:../Drivers/CMSIS/Include/core_cm4.h **** 
 586:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:../Drivers/CMSIS/Include/core_cm4.h **** 
 589:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:../Drivers/CMSIS/Include/core_cm4.h **** 
 592:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:../Drivers/CMSIS/Include/core_cm4.h **** 
 595:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:../Drivers/CMSIS/Include/core_cm4.h **** 
 598:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:../Drivers/CMSIS/Include/core_cm4.h **** 
 601:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  /tmp/ccK3GOy2.s 			page 12


 602:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:../Drivers/CMSIS/Include/core_cm4.h **** 
 604:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:../Drivers/CMSIS/Include/core_cm4.h **** 
 607:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:../Drivers/CMSIS/Include/core_cm4.h **** 
 610:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:../Drivers/CMSIS/Include/core_cm4.h **** 
 614:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:../Drivers/CMSIS/Include/core_cm4.h **** 
 617:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:../Drivers/CMSIS/Include/core_cm4.h **** 
 620:../Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:../Drivers/CMSIS/Include/core_cm4.h **** 
 624:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:../Drivers/CMSIS/Include/core_cm4.h **** 
 627:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:../Drivers/CMSIS/Include/core_cm4.h **** 
 630:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:../Drivers/CMSIS/Include/core_cm4.h **** 
 633:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:../Drivers/CMSIS/Include/core_cm4.h **** 
 636:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:../Drivers/CMSIS/Include/core_cm4.h **** 
 639:../Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:../Drivers/CMSIS/Include/core_cm4.h **** 
 643:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:../Drivers/CMSIS/Include/core_cm4.h **** 
 646:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:../Drivers/CMSIS/Include/core_cm4.h **** 
 649:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:../Drivers/CMSIS/Include/core_cm4.h **** 
 652:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:../Drivers/CMSIS/Include/core_cm4.h **** 
 655:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:../Drivers/CMSIS/Include/core_cm4.h **** 
 658:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  /tmp/ccK3GOy2.s 			page 13


 659:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:../Drivers/CMSIS/Include/core_cm4.h **** 
 661:../Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:../Drivers/CMSIS/Include/core_cm4.h **** 
 665:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:../Drivers/CMSIS/Include/core_cm4.h **** 
 668:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:../Drivers/CMSIS/Include/core_cm4.h **** 
 671:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:../Drivers/CMSIS/Include/core_cm4.h **** 
 674:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:../Drivers/CMSIS/Include/core_cm4.h **** 
 677:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:../Drivers/CMSIS/Include/core_cm4.h **** 
 680:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:../Drivers/CMSIS/Include/core_cm4.h **** 
 684:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:../Drivers/CMSIS/Include/core_cm4.h **** 
 687:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:../Drivers/CMSIS/Include/core_cm4.h **** 
 690:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:../Drivers/CMSIS/Include/core_cm4.h **** 
 694:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:../Drivers/CMSIS/Include/core_cm4.h **** 
 697:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:../Drivers/CMSIS/Include/core_cm4.h **** 
 700:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:../Drivers/CMSIS/Include/core_cm4.h **** 
 703:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:../Drivers/CMSIS/Include/core_cm4.h **** 
 706:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:../Drivers/CMSIS/Include/core_cm4.h **** 
 708:../Drivers/CMSIS/Include/core_cm4.h **** 
 709:../Drivers/CMSIS/Include/core_cm4.h **** /**
 710:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:../Drivers/CMSIS/Include/core_cm4.h ****  */
 715:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccK3GOy2.s 			page 14


 716:../Drivers/CMSIS/Include/core_cm4.h **** /**
 717:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:../Drivers/CMSIS/Include/core_cm4.h ****  */
 719:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:../Drivers/CMSIS/Include/core_cm4.h **** {
 721:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:../Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:../Drivers/CMSIS/Include/core_cm4.h **** 
 726:../Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:../Drivers/CMSIS/Include/core_cm4.h **** 
 730:../Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:../Drivers/CMSIS/Include/core_cm4.h **** 
 734:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:../Drivers/CMSIS/Include/core_cm4.h **** 
 737:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:../Drivers/CMSIS/Include/core_cm4.h **** 
 740:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:../Drivers/CMSIS/Include/core_cm4.h **** 
 743:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:../Drivers/CMSIS/Include/core_cm4.h **** 
 746:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:../Drivers/CMSIS/Include/core_cm4.h **** 
 748:../Drivers/CMSIS/Include/core_cm4.h **** 
 749:../Drivers/CMSIS/Include/core_cm4.h **** /**
 750:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:../Drivers/CMSIS/Include/core_cm4.h ****  */
 755:../Drivers/CMSIS/Include/core_cm4.h **** 
 756:../Drivers/CMSIS/Include/core_cm4.h **** /**
 757:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:../Drivers/CMSIS/Include/core_cm4.h ****  */
 759:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:../Drivers/CMSIS/Include/core_cm4.h **** {
 761:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:../Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:../Drivers/CMSIS/Include/core_cm4.h **** 
 767:../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:../Drivers/CMSIS/Include/core_cm4.h **** 
 771:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  /tmp/ccK3GOy2.s 			page 15


 773:../Drivers/CMSIS/Include/core_cm4.h **** 
 774:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:../Drivers/CMSIS/Include/core_cm4.h **** 
 777:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:../Drivers/CMSIS/Include/core_cm4.h **** 
 780:../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:../Drivers/CMSIS/Include/core_cm4.h **** 
 784:../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:../Drivers/CMSIS/Include/core_cm4.h **** 
 788:../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:../Drivers/CMSIS/Include/core_cm4.h **** 
 792:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:../Drivers/CMSIS/Include/core_cm4.h **** 
 795:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:../Drivers/CMSIS/Include/core_cm4.h **** 
 798:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:../Drivers/CMSIS/Include/core_cm4.h **** 
 800:../Drivers/CMSIS/Include/core_cm4.h **** 
 801:../Drivers/CMSIS/Include/core_cm4.h **** /**
 802:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:../Drivers/CMSIS/Include/core_cm4.h ****  */
 807:../Drivers/CMSIS/Include/core_cm4.h **** 
 808:../Drivers/CMSIS/Include/core_cm4.h **** /**
 809:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:../Drivers/CMSIS/Include/core_cm4.h ****  */
 811:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:../Drivers/CMSIS/Include/core_cm4.h **** {
 813:../Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:../Drivers/CMSIS/Include/core_cm4.h ****   {
 815:../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:../Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
ARM GAS  /tmp/ccK3GOy2.s 			page 16


 830:../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:../Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:../Drivers/CMSIS/Include/core_cm4.h **** 
 847:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:../Drivers/CMSIS/Include/core_cm4.h **** 
 851:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:../Drivers/CMSIS/Include/core_cm4.h **** 
 855:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:../Drivers/CMSIS/Include/core_cm4.h **** 
 858:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:../Drivers/CMSIS/Include/core_cm4.h **** 
 861:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:../Drivers/CMSIS/Include/core_cm4.h **** 
 864:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:../Drivers/CMSIS/Include/core_cm4.h **** 
 867:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:../Drivers/CMSIS/Include/core_cm4.h **** 
 870:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:../Drivers/CMSIS/Include/core_cm4.h **** 
 873:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:../Drivers/CMSIS/Include/core_cm4.h **** 
 876:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:../Drivers/CMSIS/Include/core_cm4.h **** 
 879:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:../Drivers/CMSIS/Include/core_cm4.h **** 
 883:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccK3GOy2.s 			page 17


 887:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:../Drivers/CMSIS/Include/core_cm4.h **** 
 891:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:../Drivers/CMSIS/Include/core_cm4.h **** 
 895:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:../Drivers/CMSIS/Include/core_cm4.h **** 
 898:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:../Drivers/CMSIS/Include/core_cm4.h **** 
 901:../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:../Drivers/CMSIS/Include/core_cm4.h **** 
 903:../Drivers/CMSIS/Include/core_cm4.h **** 
 904:../Drivers/CMSIS/Include/core_cm4.h **** /**
 905:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:../Drivers/CMSIS/Include/core_cm4.h ****  */
 910:../Drivers/CMSIS/Include/core_cm4.h **** 
 911:../Drivers/CMSIS/Include/core_cm4.h **** /**
 912:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:../Drivers/CMSIS/Include/core_cm4.h ****  */
 914:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:../Drivers/CMSIS/Include/core_cm4.h **** {
 916:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:../Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:../Drivers/CMSIS/Include/core_cm4.h **** 
 941:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  /tmp/ccK3GOy2.s 			page 18


 944:../Drivers/CMSIS/Include/core_cm4.h **** 
 945:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:../Drivers/CMSIS/Include/core_cm4.h **** 
 948:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:../Drivers/CMSIS/Include/core_cm4.h **** 
 951:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:../Drivers/CMSIS/Include/core_cm4.h **** 
 954:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:../Drivers/CMSIS/Include/core_cm4.h **** 
 957:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:../Drivers/CMSIS/Include/core_cm4.h **** 
 960:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:../Drivers/CMSIS/Include/core_cm4.h **** 
 963:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:../Drivers/CMSIS/Include/core_cm4.h **** 
 966:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:../Drivers/CMSIS/Include/core_cm4.h **** 
 969:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:../Drivers/CMSIS/Include/core_cm4.h **** 
 972:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:../Drivers/CMSIS/Include/core_cm4.h **** 
 975:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:../Drivers/CMSIS/Include/core_cm4.h **** 
 978:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:../Drivers/CMSIS/Include/core_cm4.h **** 
 981:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:../Drivers/CMSIS/Include/core_cm4.h **** 
 984:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:../Drivers/CMSIS/Include/core_cm4.h **** 
 987:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:../Drivers/CMSIS/Include/core_cm4.h **** 
 990:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:../Drivers/CMSIS/Include/core_cm4.h **** 
 993:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:../Drivers/CMSIS/Include/core_cm4.h **** 
 996:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:../Drivers/CMSIS/Include/core_cm4.h **** 
1000:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  /tmp/ccK3GOy2.s 			page 19


1001:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:../Drivers/CMSIS/Include/core_cm4.h **** 
1004:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:../Drivers/CMSIS/Include/core_cm4.h **** 
1008:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:../Drivers/CMSIS/Include/core_cm4.h **** 
1012:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:../Drivers/CMSIS/Include/core_cm4.h **** 
1016:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:../Drivers/CMSIS/Include/core_cm4.h **** 
1020:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:../Drivers/CMSIS/Include/core_cm4.h **** 
1024:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:../Drivers/CMSIS/Include/core_cm4.h **** 
1027:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:../Drivers/CMSIS/Include/core_cm4.h **** 
1030:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:../Drivers/CMSIS/Include/core_cm4.h **** 
1033:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:../Drivers/CMSIS/Include/core_cm4.h **** 
1036:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:../Drivers/CMSIS/Include/core_cm4.h **** 
1039:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:../Drivers/CMSIS/Include/core_cm4.h **** 
1042:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:../Drivers/CMSIS/Include/core_cm4.h **** 
1045:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:../Drivers/CMSIS/Include/core_cm4.h **** 
1048:../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:../Drivers/CMSIS/Include/core_cm4.h **** 
1050:../Drivers/CMSIS/Include/core_cm4.h **** 
1051:../Drivers/CMSIS/Include/core_cm4.h **** /**
1052:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:../Drivers/CMSIS/Include/core_cm4.h ****  */
1057:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccK3GOy2.s 			page 20


1058:../Drivers/CMSIS/Include/core_cm4.h **** /**
1059:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:../Drivers/CMSIS/Include/core_cm4.h ****  */
1061:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:../Drivers/CMSIS/Include/core_cm4.h **** {
1063:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:../Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:../Drivers/CMSIS/Include/core_cm4.h **** 
1089:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:../Drivers/CMSIS/Include/core_cm4.h **** 
1093:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:../Drivers/CMSIS/Include/core_cm4.h **** 
1097:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:../Drivers/CMSIS/Include/core_cm4.h **** 
1101:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:../Drivers/CMSIS/Include/core_cm4.h **** 
1104:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:../Drivers/CMSIS/Include/core_cm4.h **** 
1107:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:../Drivers/CMSIS/Include/core_cm4.h **** 
1110:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:../Drivers/CMSIS/Include/core_cm4.h **** 
1114:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  /tmp/ccK3GOy2.s 			page 21


1115:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:../Drivers/CMSIS/Include/core_cm4.h **** 
1117:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:../Drivers/CMSIS/Include/core_cm4.h **** 
1121:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:../Drivers/CMSIS/Include/core_cm4.h **** 
1125:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:../Drivers/CMSIS/Include/core_cm4.h **** 
1128:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:../Drivers/CMSIS/Include/core_cm4.h **** 
1131:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:../Drivers/CMSIS/Include/core_cm4.h **** 
1134:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:../Drivers/CMSIS/Include/core_cm4.h **** 
1137:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:../Drivers/CMSIS/Include/core_cm4.h **** 
1140:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:../Drivers/CMSIS/Include/core_cm4.h **** 
1143:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:../Drivers/CMSIS/Include/core_cm4.h **** 
1147:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:../Drivers/CMSIS/Include/core_cm4.h **** 
1150:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:../Drivers/CMSIS/Include/core_cm4.h **** 
1154:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:../Drivers/CMSIS/Include/core_cm4.h **** 
1157:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:../Drivers/CMSIS/Include/core_cm4.h **** 
1160:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:../Drivers/CMSIS/Include/core_cm4.h **** 
1163:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:../Drivers/CMSIS/Include/core_cm4.h **** 
1166:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:../Drivers/CMSIS/Include/core_cm4.h **** 
1169:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccK3GOy2.s 			page 22


1172:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:../Drivers/CMSIS/Include/core_cm4.h **** 
1176:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:../Drivers/CMSIS/Include/core_cm4.h **** 
1179:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:../Drivers/CMSIS/Include/core_cm4.h **** 
1183:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:../Drivers/CMSIS/Include/core_cm4.h **** 
1187:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:../Drivers/CMSIS/Include/core_cm4.h **** 
1190:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:../Drivers/CMSIS/Include/core_cm4.h **** 
1193:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:../Drivers/CMSIS/Include/core_cm4.h **** 
1196:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:../Drivers/CMSIS/Include/core_cm4.h **** 
1199:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:../Drivers/CMSIS/Include/core_cm4.h **** 
1202:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:../Drivers/CMSIS/Include/core_cm4.h **** 
1206:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:../Drivers/CMSIS/Include/core_cm4.h **** 
1209:../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:../Drivers/CMSIS/Include/core_cm4.h **** 
1211:../Drivers/CMSIS/Include/core_cm4.h **** 
1212:../Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:../Drivers/CMSIS/Include/core_cm4.h **** /**
1214:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:../Drivers/CMSIS/Include/core_cm4.h ****  */
1219:../Drivers/CMSIS/Include/core_cm4.h **** 
1220:../Drivers/CMSIS/Include/core_cm4.h **** /**
1221:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:../Drivers/CMSIS/Include/core_cm4.h ****  */
1223:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:../Drivers/CMSIS/Include/core_cm4.h **** {
1225:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  /tmp/ccK3GOy2.s 			page 23


1229:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:../Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:../Drivers/CMSIS/Include/core_cm4.h **** 
1238:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:../Drivers/CMSIS/Include/core_cm4.h **** 
1240:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:../Drivers/CMSIS/Include/core_cm4.h **** 
1244:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:../Drivers/CMSIS/Include/core_cm4.h **** 
1247:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:../Drivers/CMSIS/Include/core_cm4.h **** 
1250:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:../Drivers/CMSIS/Include/core_cm4.h **** 
1254:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:../Drivers/CMSIS/Include/core_cm4.h **** 
1257:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:../Drivers/CMSIS/Include/core_cm4.h **** 
1260:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:../Drivers/CMSIS/Include/core_cm4.h **** 
1264:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:../Drivers/CMSIS/Include/core_cm4.h **** 
1268:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:../Drivers/CMSIS/Include/core_cm4.h **** 
1271:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:../Drivers/CMSIS/Include/core_cm4.h **** 
1274:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:../Drivers/CMSIS/Include/core_cm4.h **** 
1278:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:../Drivers/CMSIS/Include/core_cm4.h **** 
1281:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:../Drivers/CMSIS/Include/core_cm4.h **** 
1284:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  /tmp/ccK3GOy2.s 			page 24


1286:../Drivers/CMSIS/Include/core_cm4.h **** 
1287:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:../Drivers/CMSIS/Include/core_cm4.h **** 
1290:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:../Drivers/CMSIS/Include/core_cm4.h **** 
1293:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:../Drivers/CMSIS/Include/core_cm4.h **** 
1296:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:../Drivers/CMSIS/Include/core_cm4.h **** 
1299:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:../Drivers/CMSIS/Include/core_cm4.h **** 
1302:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:../Drivers/CMSIS/Include/core_cm4.h **** 
1305:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:../Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:../Drivers/CMSIS/Include/core_cm4.h **** 
1308:../Drivers/CMSIS/Include/core_cm4.h **** 
1309:../Drivers/CMSIS/Include/core_cm4.h **** /**
1310:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:../Drivers/CMSIS/Include/core_cm4.h ****  */
1315:../Drivers/CMSIS/Include/core_cm4.h **** 
1316:../Drivers/CMSIS/Include/core_cm4.h **** /**
1317:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:../Drivers/CMSIS/Include/core_cm4.h ****  */
1319:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:../Drivers/CMSIS/Include/core_cm4.h **** {
1321:../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:../Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:../Drivers/CMSIS/Include/core_cm4.h **** 
1329:../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:../Drivers/CMSIS/Include/core_cm4.h **** 
1333:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:../Drivers/CMSIS/Include/core_cm4.h **** 
1336:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:../Drivers/CMSIS/Include/core_cm4.h **** 
1339:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:../Drivers/CMSIS/Include/core_cm4.h **** 
1342:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  /tmp/ccK3GOy2.s 			page 25


1343:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:../Drivers/CMSIS/Include/core_cm4.h **** 
1345:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:../Drivers/CMSIS/Include/core_cm4.h **** 
1348:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:../Drivers/CMSIS/Include/core_cm4.h **** 
1351:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:../Drivers/CMSIS/Include/core_cm4.h **** 
1354:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:../Drivers/CMSIS/Include/core_cm4.h **** 
1357:../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:../Drivers/CMSIS/Include/core_cm4.h **** 
1361:../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:../Drivers/CMSIS/Include/core_cm4.h **** 
1365:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:../Drivers/CMSIS/Include/core_cm4.h **** 
1368:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:../Drivers/CMSIS/Include/core_cm4.h **** 
1371:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:../Drivers/CMSIS/Include/core_cm4.h **** 
1374:../Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:../Drivers/CMSIS/Include/core_cm4.h **** 
1378:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:../Drivers/CMSIS/Include/core_cm4.h **** 
1381:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:../Drivers/CMSIS/Include/core_cm4.h **** 
1384:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:../Drivers/CMSIS/Include/core_cm4.h **** 
1387:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:../Drivers/CMSIS/Include/core_cm4.h **** 
1390:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:../Drivers/CMSIS/Include/core_cm4.h **** 
1393:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:../Drivers/CMSIS/Include/core_cm4.h **** 
1396:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:../Drivers/CMSIS/Include/core_cm4.h **** 
1399:../Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  /tmp/ccK3GOy2.s 			page 26


1400:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:../Drivers/CMSIS/Include/core_cm4.h **** 
1403:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:../Drivers/CMSIS/Include/core_cm4.h **** 
1406:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:../Drivers/CMSIS/Include/core_cm4.h **** 
1409:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:../Drivers/CMSIS/Include/core_cm4.h **** 
1412:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:../Drivers/CMSIS/Include/core_cm4.h **** 
1414:../Drivers/CMSIS/Include/core_cm4.h **** 
1415:../Drivers/CMSIS/Include/core_cm4.h **** /**
1416:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:../Drivers/CMSIS/Include/core_cm4.h ****  */
1421:../Drivers/CMSIS/Include/core_cm4.h **** 
1422:../Drivers/CMSIS/Include/core_cm4.h **** /**
1423:../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:../Drivers/CMSIS/Include/core_cm4.h ****  */
1425:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:../Drivers/CMSIS/Include/core_cm4.h **** {
1427:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:../Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:../Drivers/CMSIS/Include/core_cm4.h **** 
1433:../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:../Drivers/CMSIS/Include/core_cm4.h **** 
1437:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:../Drivers/CMSIS/Include/core_cm4.h **** 
1440:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:../Drivers/CMSIS/Include/core_cm4.h **** 
1443:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:../Drivers/CMSIS/Include/core_cm4.h **** 
1446:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:../Drivers/CMSIS/Include/core_cm4.h **** 
1449:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:../Drivers/CMSIS/Include/core_cm4.h **** 
1452:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:../Drivers/CMSIS/Include/core_cm4.h **** 
1455:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  /tmp/ccK3GOy2.s 			page 27


1457:../Drivers/CMSIS/Include/core_cm4.h **** 
1458:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:../Drivers/CMSIS/Include/core_cm4.h **** 
1461:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:../Drivers/CMSIS/Include/core_cm4.h **** 
1464:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:../Drivers/CMSIS/Include/core_cm4.h **** 
1467:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:../Drivers/CMSIS/Include/core_cm4.h **** 
1470:../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:../Drivers/CMSIS/Include/core_cm4.h **** 
1474:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:../Drivers/CMSIS/Include/core_cm4.h **** 
1477:../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:../Drivers/CMSIS/Include/core_cm4.h **** 
1481:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:../Drivers/CMSIS/Include/core_cm4.h **** 
1484:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:../Drivers/CMSIS/Include/core_cm4.h **** 
1487:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:../Drivers/CMSIS/Include/core_cm4.h **** 
1490:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:../Drivers/CMSIS/Include/core_cm4.h **** 
1493:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:../Drivers/CMSIS/Include/core_cm4.h **** 
1496:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:../Drivers/CMSIS/Include/core_cm4.h **** 
1499:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:../Drivers/CMSIS/Include/core_cm4.h **** 
1502:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:../Drivers/CMSIS/Include/core_cm4.h **** 
1505:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:../Drivers/CMSIS/Include/core_cm4.h **** 
1508:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:../Drivers/CMSIS/Include/core_cm4.h **** 
1511:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccK3GOy2.s 			page 28


1514:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:../Drivers/CMSIS/Include/core_cm4.h **** 
1517:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:../Drivers/CMSIS/Include/core_cm4.h **** 
1519:../Drivers/CMSIS/Include/core_cm4.h **** 
1520:../Drivers/CMSIS/Include/core_cm4.h **** /**
1521:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:../Drivers/CMSIS/Include/core_cm4.h ****  */
1526:../Drivers/CMSIS/Include/core_cm4.h **** 
1527:../Drivers/CMSIS/Include/core_cm4.h **** /**
1528:../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:../Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:../Drivers/CMSIS/Include/core_cm4.h **** */
1533:../Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:../Drivers/CMSIS/Include/core_cm4.h **** 
1535:../Drivers/CMSIS/Include/core_cm4.h **** /**
1536:../Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:../Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:../Drivers/CMSIS/Include/core_cm4.h **** */
1541:../Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:../Drivers/CMSIS/Include/core_cm4.h **** 
1543:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:../Drivers/CMSIS/Include/core_cm4.h **** 
1545:../Drivers/CMSIS/Include/core_cm4.h **** 
1546:../Drivers/CMSIS/Include/core_cm4.h **** /**
1547:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:../Drivers/CMSIS/Include/core_cm4.h ****  */
1552:../Drivers/CMSIS/Include/core_cm4.h **** 
1553:../Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:../Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:../Drivers/CMSIS/Include/core_cm4.h **** 
1563:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  /tmp/ccK3GOy2.s 			page 29


1571:../Drivers/CMSIS/Include/core_cm4.h **** 
1572:../Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:../Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:../Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:../Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:../Drivers/CMSIS/Include/core_cm4.h **** 
1577:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:../Drivers/CMSIS/Include/core_cm4.h **** 
1580:../Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:../Drivers/CMSIS/Include/core_cm4.h **** 
1582:../Drivers/CMSIS/Include/core_cm4.h **** 
1583:../Drivers/CMSIS/Include/core_cm4.h **** 
1584:../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:../Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:../Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:../Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:../Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:../Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:../Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:../Drivers/CMSIS/Include/core_cm4.h **** /**
1593:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:../Drivers/CMSIS/Include/core_cm4.h **** */
1595:../Drivers/CMSIS/Include/core_cm4.h **** 
1596:../Drivers/CMSIS/Include/core_cm4.h **** 
1597:../Drivers/CMSIS/Include/core_cm4.h **** 
1598:../Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:../Drivers/CMSIS/Include/core_cm4.h **** /**
1600:../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:../Drivers/CMSIS/Include/core_cm4.h ****  */
1605:../Drivers/CMSIS/Include/core_cm4.h **** 
1606:../Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:../Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:../Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:../Drivers/CMSIS/Include/core_cm4.h **** #else
1612:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:../Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:../Drivers/CMSIS/Include/core_cm4.h **** 
1626:../Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  /tmp/ccK3GOy2.s 			page 30


1628:../Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:../Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:../Drivers/CMSIS/Include/core_cm4.h **** #else
1632:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:../Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:../Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:../Drivers/CMSIS/Include/core_cm4.h **** 
1636:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:../Drivers/CMSIS/Include/core_cm4.h **** 
1638:../Drivers/CMSIS/Include/core_cm4.h **** 
1639:../Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:../Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:../Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:../Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:../Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:../Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:../Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:../Drivers/CMSIS/Include/core_cm4.h **** 
1647:../Drivers/CMSIS/Include/core_cm4.h **** 
1648:../Drivers/CMSIS/Include/core_cm4.h **** /**
1649:../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:../Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:../Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:../Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:../Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:../Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:../Drivers/CMSIS/Include/core_cm4.h ****  */
1657:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:../Drivers/CMSIS/Include/core_cm4.h **** {
1659:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:../Drivers/CMSIS/Include/core_cm4.h **** 
1662:../Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:../Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:../Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:../Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:../Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:../Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:../Drivers/CMSIS/Include/core_cm4.h **** }
1669:../Drivers/CMSIS/Include/core_cm4.h **** 
1670:../Drivers/CMSIS/Include/core_cm4.h **** 
1671:../Drivers/CMSIS/Include/core_cm4.h **** /**
1672:../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:../Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:../Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:../Drivers/CMSIS/Include/core_cm4.h ****  */
1676:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:../Drivers/CMSIS/Include/core_cm4.h **** {
1678:../Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:../Drivers/CMSIS/Include/core_cm4.h **** }
1680:../Drivers/CMSIS/Include/core_cm4.h **** 
1681:../Drivers/CMSIS/Include/core_cm4.h **** 
1682:../Drivers/CMSIS/Include/core_cm4.h **** /**
1683:../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:../Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  /tmp/ccK3GOy2.s 			page 31


1685:../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:../Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:../Drivers/CMSIS/Include/core_cm4.h ****  */
1688:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:../Drivers/CMSIS/Include/core_cm4.h **** {
1690:../Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:../Drivers/CMSIS/Include/core_cm4.h ****   {
1692:../Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:../Drivers/CMSIS/Include/core_cm4.h ****   }
1694:../Drivers/CMSIS/Include/core_cm4.h **** }
1695:../Drivers/CMSIS/Include/core_cm4.h **** 
1696:../Drivers/CMSIS/Include/core_cm4.h **** 
1697:../Drivers/CMSIS/Include/core_cm4.h **** /**
1698:../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:../Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:../Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:../Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:../Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:../Drivers/CMSIS/Include/core_cm4.h ****  */
1705:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:../Drivers/CMSIS/Include/core_cm4.h **** {
1707:../Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:../Drivers/CMSIS/Include/core_cm4.h ****   {
1709:../Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:../Drivers/CMSIS/Include/core_cm4.h ****   }
1711:../Drivers/CMSIS/Include/core_cm4.h ****   else
1712:../Drivers/CMSIS/Include/core_cm4.h ****   {
1713:../Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:../Drivers/CMSIS/Include/core_cm4.h ****   }
1715:../Drivers/CMSIS/Include/core_cm4.h **** }
1716:../Drivers/CMSIS/Include/core_cm4.h **** 
1717:../Drivers/CMSIS/Include/core_cm4.h **** 
1718:../Drivers/CMSIS/Include/core_cm4.h **** /**
1719:../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:../Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:../Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:../Drivers/CMSIS/Include/core_cm4.h ****  */
1724:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:../Drivers/CMSIS/Include/core_cm4.h **** {
1726:../Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:../Drivers/CMSIS/Include/core_cm4.h ****   {
1728:../Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:../Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:../Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:../Drivers/CMSIS/Include/core_cm4.h ****   }
1732:../Drivers/CMSIS/Include/core_cm4.h **** }
1733:../Drivers/CMSIS/Include/core_cm4.h **** 
1734:../Drivers/CMSIS/Include/core_cm4.h **** 
1735:../Drivers/CMSIS/Include/core_cm4.h **** /**
1736:../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:../Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:../Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:../Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:../Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  /tmp/ccK3GOy2.s 			page 32


1742:../Drivers/CMSIS/Include/core_cm4.h ****  */
1743:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:../Drivers/CMSIS/Include/core_cm4.h **** {
  28              		.loc 1 1744 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 0346     		mov	r3, r0
  44 0008 FB71     		strb	r3, [r7, #7]
1745:../Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  45              		.loc 1 1745 6
  46 000a 97F90730 		ldrsb	r3, [r7, #7]
  47 000e 002B     		cmp	r3, #0
  48 0010 0EDB     		blt	.L2
1746:../Drivers/CMSIS/Include/core_cm4.h ****   {
1747:../Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
  49              		.loc 1 1747 29
  50 0012 0B4A     		ldr	r2, .L4
  51              		.loc 1 1747 38
  52 0014 97F90730 		ldrsb	r3, [r7, #7]
  53              		.loc 1 1747 54
  54 0018 5B09     		lsrs	r3, r3, #5
  55              		.loc 1 1747 35
  56 001a 4033     		adds	r3, r3, #64
  57 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
  58              		.loc 1 1747 91
  59 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  60 0022 03F01F03 		and	r3, r3, #31
  61              		.loc 1 1747 103
  62 0026 22FA03F3 		lsr	r3, r2, r3
  63              		.loc 1 1747 12
  64 002a 03F00103 		and	r3, r3, #1
  65 002e 00E0     		b	.L3
  66              	.L2:
1748:../Drivers/CMSIS/Include/core_cm4.h ****   }
1749:../Drivers/CMSIS/Include/core_cm4.h ****   else
1750:../Drivers/CMSIS/Include/core_cm4.h ****   {
1751:../Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
  67              		.loc 1 1751 11
  68 0030 0023     		movs	r3, #0
  69              	.L3:
1752:../Drivers/CMSIS/Include/core_cm4.h ****   }
1753:../Drivers/CMSIS/Include/core_cm4.h **** }
  70              		.loc 1 1753 1
  71 0032 1846     		mov	r0, r3
  72 0034 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccK3GOy2.s 			page 33


  73              	.LCFI3:
  74              		.cfi_def_cfa_offset 4
  75 0036 BD46     		mov	sp, r7
  76              	.LCFI4:
  77              		.cfi_def_cfa_register 13
  78              		@ sp needed
  79 0038 5DF8047B 		ldr	r7, [sp], #4
  80              	.LCFI5:
  81              		.cfi_restore 7
  82              		.cfi_def_cfa_offset 0
  83 003c 7047     		bx	lr
  84              	.L5:
  85 003e 00BF     		.align	2
  86              	.L4:
  87 0040 00E100E0 		.word	-536813312
  88              		.cfi_endproc
  89              	.LFE107:
  91              		.section	.bss.gpio_irq,"aw",%nobits
  92              		.align	2
  95              	gpio_irq:
  96 0000 00000000 		.space	64
  96      00000000 
  96      00000000 
  96      00000000 
  96      00000000 
  97              		.section	.text.hal_gpio_init_out,"ax",%progbits
  98              		.align	1
  99              		.global	hal_gpio_init_out
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 103              		.fpu fpv4-sp-d16
 105              	hal_gpio_init_out:
 106              	.LFB313:
 107              		.file 2 "../Src/smtc_hal/smtc_hal_gpio.c"
   1:../Src/smtc_hal/smtc_hal_gpio.c **** /*!
   2:../Src/smtc_hal/smtc_hal_gpio.c ****  * @file      smtc_hal_gpio.c
   3:../Src/smtc_hal/smtc_hal_gpio.c ****  *
   4:../Src/smtc_hal/smtc_hal_gpio.c ****  * @brief     Implements the gpio HAL functions
   5:../Src/smtc_hal/smtc_hal_gpio.c ****  *
   6:../Src/smtc_hal/smtc_hal_gpio.c ****  * Revised BSD License
   7:../Src/smtc_hal/smtc_hal_gpio.c ****  * Copyright Semtech Corporation 2020. All rights reserved.
   8:../Src/smtc_hal/smtc_hal_gpio.c ****  *
   9:../Src/smtc_hal/smtc_hal_gpio.c ****  * Redistribution and use in source and binary forms, with or without
  10:../Src/smtc_hal/smtc_hal_gpio.c ****  * modification, are permitted provided that the following conditions are met:
  11:../Src/smtc_hal/smtc_hal_gpio.c ****  *     * Redistributions of source code must retain the above copyright
  12:../Src/smtc_hal/smtc_hal_gpio.c ****  *       notice, this list of conditions and the following disclaimer.
  13:../Src/smtc_hal/smtc_hal_gpio.c ****  *     * Redistributions in binary form must reproduce the above copyright
  14:../Src/smtc_hal/smtc_hal_gpio.c ****  *       notice, this list of conditions and the following disclaimer in the
  15:../Src/smtc_hal/smtc_hal_gpio.c ****  *       documentation and/or other materials provided with the distribution.
  16:../Src/smtc_hal/smtc_hal_gpio.c ****  *     * Neither the name of the Semtech corporation nor the
  17:../Src/smtc_hal/smtc_hal_gpio.c ****  *       names of its contributors may be used to endorse or promote products
  18:../Src/smtc_hal/smtc_hal_gpio.c ****  *       derived from this software without specific prior written permission.
  19:../Src/smtc_hal/smtc_hal_gpio.c ****  *
  20:../Src/smtc_hal/smtc_hal_gpio.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:../Src/smtc_hal/smtc_hal_gpio.c ****  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:../Src/smtc_hal/smtc_hal_gpio.c ****  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARM GAS  /tmp/ccK3GOy2.s 			page 34


  23:../Src/smtc_hal/smtc_hal_gpio.c ****  * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY
  24:../Src/smtc_hal/smtc_hal_gpio.c ****  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  25:../Src/smtc_hal/smtc_hal_gpio.c ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  26:../Src/smtc_hal/smtc_hal_gpio.c ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  27:../Src/smtc_hal/smtc_hal_gpio.c ****  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  28:../Src/smtc_hal/smtc_hal_gpio.c ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  29:../Src/smtc_hal/smtc_hal_gpio.c ****  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  31:../Src/smtc_hal/smtc_hal_gpio.c **** 
  32:../Src/smtc_hal/smtc_hal_gpio.c **** /*
  33:../Src/smtc_hal/smtc_hal_gpio.c ****  * -----------------------------------------------------------------------------
  34:../Src/smtc_hal/smtc_hal_gpio.c ****  * --- DEPENDENCIES ------------------------------------------------------------
  35:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  36:../Src/smtc_hal/smtc_hal_gpio.c **** 
  37:../Src/smtc_hal/smtc_hal_gpio.c **** #include <stdint.h>   // C99 types
  38:../Src/smtc_hal/smtc_hal_gpio.c **** #include <stdbool.h>  // bool type
  39:../Src/smtc_hal/smtc_hal_gpio.c **** 
  40:../Src/smtc_hal/smtc_hal_gpio.c **** #include "stm32l4xx_hal.h"
  41:../Src/smtc_hal/smtc_hal_gpio.c **** #include "smtc_hal_mcu.h"
  42:../Src/smtc_hal/smtc_hal_gpio.c **** #include "smtc_hal_gpio.h"
  43:../Src/smtc_hal/smtc_hal_gpio.c **** 
  44:../Src/smtc_hal/smtc_hal_gpio.c **** /*
  45:../Src/smtc_hal/smtc_hal_gpio.c ****  * -----------------------------------------------------------------------------
  46:../Src/smtc_hal/smtc_hal_gpio.c ****  * --- PRIVATE MACROS-----------------------------------------------------------
  47:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  48:../Src/smtc_hal/smtc_hal_gpio.c **** 
  49:../Src/smtc_hal/smtc_hal_gpio.c **** /*
  50:../Src/smtc_hal/smtc_hal_gpio.c ****  * -----------------------------------------------------------------------------
  51:../Src/smtc_hal/smtc_hal_gpio.c ****  * --- PRIVATE CONSTANTS -------------------------------------------------------
  52:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  53:../Src/smtc_hal/smtc_hal_gpio.c **** 
  54:../Src/smtc_hal/smtc_hal_gpio.c **** /*
  55:../Src/smtc_hal/smtc_hal_gpio.c ****  * -----------------------------------------------------------------------------
  56:../Src/smtc_hal/smtc_hal_gpio.c ****  * --- PRIVATE TYPES -----------------------------------------------------------
  57:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  58:../Src/smtc_hal/smtc_hal_gpio.c **** 
  59:../Src/smtc_hal/smtc_hal_gpio.c **** /*
  60:../Src/smtc_hal/smtc_hal_gpio.c ****  * -----------------------------------------------------------------------------
  61:../Src/smtc_hal/smtc_hal_gpio.c ****  * --- PRIVATE VARIABLES -------------------------------------------------------
  62:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  63:../Src/smtc_hal/smtc_hal_gpio.c **** 
  64:../Src/smtc_hal/smtc_hal_gpio.c **** /*!
  65:../Src/smtc_hal/smtc_hal_gpio.c ****  * @brief Array holding attached IRQ gpio data context
  66:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  67:../Src/smtc_hal/smtc_hal_gpio.c **** static hal_gpio_irq_t const* gpio_irq[16];
  68:../Src/smtc_hal/smtc_hal_gpio.c **** 
  69:../Src/smtc_hal/smtc_hal_gpio.c **** /*
  70:../Src/smtc_hal/smtc_hal_gpio.c ****  * -----------------------------------------------------------------------------
  71:../Src/smtc_hal/smtc_hal_gpio.c ****  * --- PRIVATE FUNCTIONS DECLARATION -------------------------------------------
  72:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  73:../Src/smtc_hal/smtc_hal_gpio.c **** 
  74:../Src/smtc_hal/smtc_hal_gpio.c **** /*!
  75:../Src/smtc_hal/smtc_hal_gpio.c ****  * Generic gpio initialization
  76:../Src/smtc_hal/smtc_hal_gpio.c ****  *
  77:../Src/smtc_hal/smtc_hal_gpio.c ****  * @param [in/out] gpio  Holds MCU gpio parameters
  78:../Src/smtc_hal/smtc_hal_gpio.c ****  * @param [in]     value Initial MCU pit value
  79:../Src/smtc_hal/smtc_hal_gpio.c ****  * @param [in/out] irq   Pointer to IRQ data context.
ARM GAS  /tmp/ccK3GOy2.s 			page 35


  80:../Src/smtc_hal/smtc_hal_gpio.c ****  *                         NULL when setting gpio as output
  81:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  82:../Src/smtc_hal/smtc_hal_gpio.c **** static void hal_gpio_init( const hal_gpio_t* gpio, const uint32_t value, const hal_gpio_irq_t* irq 
  83:../Src/smtc_hal/smtc_hal_gpio.c **** 
  84:../Src/smtc_hal/smtc_hal_gpio.c **** /*
  85:../Src/smtc_hal/smtc_hal_gpio.c ****  * -----------------------------------------------------------------------------
  86:../Src/smtc_hal/smtc_hal_gpio.c ****  * --- PUBLIC FUNCTIONS DEFINITION ---------------------------------------------
  87:../Src/smtc_hal/smtc_hal_gpio.c ****  */
  88:../Src/smtc_hal/smtc_hal_gpio.c **** 
  89:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_init_out( const hal_gpio_pin_names_t pin, const uint32_t value )
  90:../Src/smtc_hal/smtc_hal_gpio.c **** {
 108              		.loc 2 90 1
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 32
 111              		@ frame_needed = 1, uses_anonymous_args = 0
 112 0000 80B5     		push	{r7, lr}
 113              	.LCFI6:
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 7, -8
 116              		.cfi_offset 14, -4
 117 0002 88B0     		sub	sp, sp, #32
 118              	.LCFI7:
 119              		.cfi_def_cfa_offset 40
 120 0004 00AF     		add	r7, sp, #0
 121              	.LCFI8:
 122              		.cfi_def_cfa_register 7
 123 0006 0346     		mov	r3, r0
 124 0008 3960     		str	r1, [r7]
 125 000a FB80     		strh	r3, [r7, #6]	@ movhi
  91:../Src/smtc_hal/smtc_hal_gpio.c ****     hal_gpio_t gpio = { .pin       = pin,
 126              		.loc 2 91 16
 127 000c FB88     		ldrh	r3, [r7, #6]	@ movhi
 128 000e BB81     		strh	r3, [r7, #12]	@ movhi
 129 0010 0123     		movs	r3, #1
 130 0012 3B61     		str	r3, [r7, #16]
 131 0014 0023     		movs	r3, #0
 132 0016 7B61     		str	r3, [r7, #20]
 133 0018 0023     		movs	r3, #0
 134 001a BB61     		str	r3, [r7, #24]
 135 001c 0023     		movs	r3, #0
 136 001e FB61     		str	r3, [r7, #28]
  92:../Src/smtc_hal/smtc_hal_gpio.c ****                         .mode      = GPIO_MODE_OUTPUT_PP,
  93:../Src/smtc_hal/smtc_hal_gpio.c ****                         .pull      = GPIO_NOPULL,
  94:../Src/smtc_hal/smtc_hal_gpio.c ****                         .speed     = GPIO_SPEED_FREQ_LOW,
  95:../Src/smtc_hal/smtc_hal_gpio.c ****                         .alternate = 0 };
  96:../Src/smtc_hal/smtc_hal_gpio.c ****     hal_gpio_init( &gpio, ( value != 0 ) ? GPIO_PIN_SET : GPIO_PIN_RESET,
 137              		.loc 2 96 5
 138 0020 3B68     		ldr	r3, [r7]
 139 0022 002B     		cmp	r3, #0
 140 0024 14BF     		ite	ne
 141 0026 0123     		movne	r3, #1
 142 0028 0023     		moveq	r3, #0
 143 002a DBB2     		uxtb	r3, r3
 144 002c 1946     		mov	r1, r3
 145 002e 07F10C03 		add	r3, r7, #12
 146 0032 0022     		movs	r2, #0
 147 0034 1846     		mov	r0, r3
ARM GAS  /tmp/ccK3GOy2.s 			page 36


 148 0036 FFF7FEFF 		bl	hal_gpio_init
  97:../Src/smtc_hal/smtc_hal_gpio.c ****                    NULL );
  98:../Src/smtc_hal/smtc_hal_gpio.c **** }
 149              		.loc 2 98 1
 150 003a 00BF     		nop
 151 003c 2037     		adds	r7, r7, #32
 152              	.LCFI9:
 153              		.cfi_def_cfa_offset 8
 154 003e BD46     		mov	sp, r7
 155              	.LCFI10:
 156              		.cfi_def_cfa_register 13
 157              		@ sp needed
 158 0040 80BD     		pop	{r7, pc}
 159              		.cfi_endproc
 160              	.LFE313:
 162              		.section	.text.hal_gpio_deinit,"ax",%progbits
 163              		.align	1
 164              		.global	hal_gpio_deinit
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu fpv4-sp-d16
 170              	hal_gpio_deinit:
 171              	.LFB314:
  99:../Src/smtc_hal/smtc_hal_gpio.c **** 
 100:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_deinit( const hal_gpio_pin_names_t pin )
 101:../Src/smtc_hal/smtc_hal_gpio.c **** {
 172              		.loc 2 101 1
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 32
 175              		@ frame_needed = 1, uses_anonymous_args = 0
 176 0000 80B5     		push	{r7, lr}
 177              	.LCFI11:
 178              		.cfi_def_cfa_offset 8
 179              		.cfi_offset 7, -8
 180              		.cfi_offset 14, -4
 181 0002 88B0     		sub	sp, sp, #32
 182              	.LCFI12:
 183              		.cfi_def_cfa_offset 40
 184 0004 00AF     		add	r7, sp, #0
 185              	.LCFI13:
 186              		.cfi_def_cfa_register 7
 187 0006 0346     		mov	r3, r0
 188 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 102:../Src/smtc_hal/smtc_hal_gpio.c ****     hal_gpio_t gpio = { .pin       = pin,
 189              		.loc 2 102 16
 190 000a FB88     		ldrh	r3, [r7, #6]	@ movhi
 191 000c BB81     		strh	r3, [r7, #12]	@ movhi
 192 000e 0323     		movs	r3, #3
 193 0010 3B61     		str	r3, [r7, #16]
 194 0012 0023     		movs	r3, #0
 195 0014 7B61     		str	r3, [r7, #20]
 196 0016 0023     		movs	r3, #0
 197 0018 BB61     		str	r3, [r7, #24]
 198 001a 0023     		movs	r3, #0
 199 001c FB61     		str	r3, [r7, #28]
 103:../Src/smtc_hal/smtc_hal_gpio.c ****                         .mode      = GPIO_MODE_ANALOG,
ARM GAS  /tmp/ccK3GOy2.s 			page 37


 104:../Src/smtc_hal/smtc_hal_gpio.c ****                         .pull      = GPIO_NOPULL,
 105:../Src/smtc_hal/smtc_hal_gpio.c ****                         .speed     = GPIO_SPEED_FREQ_LOW,
 106:../Src/smtc_hal/smtc_hal_gpio.c ****                         .alternate = 0 };
 107:../Src/smtc_hal/smtc_hal_gpio.c ****     hal_gpio_init( &gpio, GPIO_PIN_RESET, NULL );
 200              		.loc 2 107 5
 201 001e 07F10C03 		add	r3, r7, #12
 202 0022 0022     		movs	r2, #0
 203 0024 0021     		movs	r1, #0
 204 0026 1846     		mov	r0, r3
 205 0028 FFF7FEFF 		bl	hal_gpio_init
 108:../Src/smtc_hal/smtc_hal_gpio.c **** }
 206              		.loc 2 108 1
 207 002c 00BF     		nop
 208 002e 2037     		adds	r7, r7, #32
 209              	.LCFI14:
 210              		.cfi_def_cfa_offset 8
 211 0030 BD46     		mov	sp, r7
 212              	.LCFI15:
 213              		.cfi_def_cfa_register 13
 214              		@ sp needed
 215 0032 80BD     		pop	{r7, pc}
 216              		.cfi_endproc
 217              	.LFE314:
 219              		.section	.rodata
 220              		.align	2
 221              	.LC0:
 222 0000 00000000 		.word	0
 223 0004 00001110 		.word	269549568
 224 0008 00002110 		.word	270598144
 225 000c 00003110 		.word	271646720
 226              		.align	2
 227              	.LC1:
 228 0010 00000000 		.word	0
 229 0014 01000000 		.word	1
 230 0018 02000000 		.word	2
 231              		.section	.text.hal_gpio_init_in,"ax",%progbits
 232              		.align	1
 233              		.global	hal_gpio_init_in
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu fpv4-sp-d16
 239              	hal_gpio_init_in:
 240              	.LFB315:
 109:../Src/smtc_hal/smtc_hal_gpio.c **** 
 110:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 111:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief MCU input pin Handling
 112:../Src/smtc_hal/smtc_hal_gpio.c **** */
 113:../Src/smtc_hal/smtc_hal_gpio.c **** 
 114:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_init_in( const hal_gpio_pin_names_t pin,
 115:../Src/smtc_hal/smtc_hal_gpio.c ****                        const gpio_pull_mode_t     pull_mode,
 116:../Src/smtc_hal/smtc_hal_gpio.c ****                        const gpio_irq_mode_t irq_mode, hal_gpio_irq_t* irq )
 117:../Src/smtc_hal/smtc_hal_gpio.c **** {
 241              		.loc 2 117 1
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 56
 244              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccK3GOy2.s 			page 38


 245 0000 90B5     		push	{r4, r7, lr}
 246              	.LCFI16:
 247              		.cfi_def_cfa_offset 12
 248              		.cfi_offset 4, -12
 249              		.cfi_offset 7, -8
 250              		.cfi_offset 14, -4
 251 0002 8FB0     		sub	sp, sp, #60
 252              	.LCFI17:
 253              		.cfi_def_cfa_offset 72
 254 0004 00AF     		add	r7, sp, #0
 255              	.LCFI18:
 256              		.cfi_def_cfa_register 7
 257 0006 3B60     		str	r3, [r7]
 258 0008 0346     		mov	r3, r0	@ movhi
 259 000a FB80     		strh	r3, [r7, #6]	@ movhi
 260 000c 0B46     		mov	r3, r1
 261 000e 7B71     		strb	r3, [r7, #5]
 262 0010 1346     		mov	r3, r2
 263 0012 3B71     		strb	r3, [r7, #4]
 118:../Src/smtc_hal/smtc_hal_gpio.c ****     const uint32_t modes[] = { GPIO_MODE_INPUT, GPIO_MODE_IT_RISING,
 264              		.loc 2 118 20
 265 0014 184B     		ldr	r3, .L10
 266 0016 07F12804 		add	r4, r7, #40
 267 001a 0FCB     		ldm	r3, {r0, r1, r2, r3}
 268 001c 84E80F00 		stm	r4, {r0, r1, r2, r3}
 119:../Src/smtc_hal/smtc_hal_gpio.c ****                                GPIO_MODE_IT_FALLING,
 120:../Src/smtc_hal/smtc_hal_gpio.c ****                                GPIO_MODE_IT_RISING_FALLING };
 121:../Src/smtc_hal/smtc_hal_gpio.c ****     const uint32_t pulls[] = { GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN };
 269              		.loc 2 121 20
 270 0020 164A     		ldr	r2, .L10+4
 271 0022 07F11C03 		add	r3, r7, #28
 272 0026 07CA     		ldm	r2, {r0, r1, r2}
 273 0028 83E80700 		stm	r3, {r0, r1, r2}
 122:../Src/smtc_hal/smtc_hal_gpio.c **** 
 123:../Src/smtc_hal/smtc_hal_gpio.c ****     hal_gpio_t gpio = { .pin       = pin,
 274              		.loc 2 123 16
 275 002c FB88     		ldrh	r3, [r7, #6]	@ movhi
 276 002e 3B81     		strh	r3, [r7, #8]	@ movhi
 124:../Src/smtc_hal/smtc_hal_gpio.c ****                         .mode      = modes[irq_mode],
 277              		.loc 2 124 43
 278 0030 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 279 0032 9B00     		lsls	r3, r3, #2
 280 0034 3833     		adds	r3, r3, #56
 281 0036 3B44     		add	r3, r3, r7
 282 0038 53F8103C 		ldr	r3, [r3, #-16]
 123:../Src/smtc_hal/smtc_hal_gpio.c ****                         .mode      = modes[irq_mode],
 283              		.loc 2 123 16
 284 003c FB60     		str	r3, [r7, #12]
 125:../Src/smtc_hal/smtc_hal_gpio.c ****                         .pull      = pulls[pull_mode],
 285              		.loc 2 125 43
 286 003e 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 287 0040 9B00     		lsls	r3, r3, #2
 288 0042 3833     		adds	r3, r3, #56
 289 0044 3B44     		add	r3, r3, r7
 290 0046 53F81C3C 		ldr	r3, [r3, #-28]
 123:../Src/smtc_hal/smtc_hal_gpio.c ****                         .mode      = modes[irq_mode],
 291              		.loc 2 123 16
ARM GAS  /tmp/ccK3GOy2.s 			page 39


 292 004a 3B61     		str	r3, [r7, #16]
 293 004c 0023     		movs	r3, #0
 294 004e 7B61     		str	r3, [r7, #20]
 295 0050 0023     		movs	r3, #0
 296 0052 BB61     		str	r3, [r7, #24]
 126:../Src/smtc_hal/smtc_hal_gpio.c ****                         .speed     = GPIO_SPEED_FREQ_LOW,
 127:../Src/smtc_hal/smtc_hal_gpio.c ****                         .alternate = 0 };
 128:../Src/smtc_hal/smtc_hal_gpio.c ****     if(irq != NULL)
 297              		.loc 2 128 7
 298 0054 3B68     		ldr	r3, [r7]
 299 0056 002B     		cmp	r3, #0
 300 0058 02D0     		beq	.L9
 129:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 130:../Src/smtc_hal/smtc_hal_gpio.c ****         irq->pin        = pin;
 301              		.loc 2 130 25
 302 005a 3B68     		ldr	r3, [r7]
 303 005c FA88     		ldrh	r2, [r7, #6]	@ movhi
 304 005e 1A80     		strh	r2, [r3]	@ movhi
 305              	.L9:
 131:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 132:../Src/smtc_hal/smtc_hal_gpio.c ****     hal_gpio_init( &gpio, GPIO_PIN_RESET, irq );
 306              		.loc 2 132 5
 307 0060 07F10803 		add	r3, r7, #8
 308 0064 3A68     		ldr	r2, [r7]
 309 0066 0021     		movs	r1, #0
 310 0068 1846     		mov	r0, r3
 311 006a FFF7FEFF 		bl	hal_gpio_init
 133:../Src/smtc_hal/smtc_hal_gpio.c **** }
 312              		.loc 2 133 1
 313 006e 00BF     		nop
 314 0070 3C37     		adds	r7, r7, #60
 315              	.LCFI19:
 316              		.cfi_def_cfa_offset 12
 317 0072 BD46     		mov	sp, r7
 318              	.LCFI20:
 319              		.cfi_def_cfa_register 13
 320              		@ sp needed
 321 0074 90BD     		pop	{r4, r7, pc}
 322              	.L11:
 323 0076 00BF     		.align	2
 324              	.L10:
 325 0078 00000000 		.word	.LC0
 326 007c 10000000 		.word	.LC1
 327              		.cfi_endproc
 328              	.LFE315:
 330              		.section	.text.hal_gpio_irq_attach,"ax",%progbits
 331              		.align	1
 332              		.global	hal_gpio_irq_attach
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu fpv4-sp-d16
 338              	hal_gpio_irq_attach:
 339              	.LFB316:
 134:../Src/smtc_hal/smtc_hal_gpio.c **** 
 135:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_irq_attach( const hal_gpio_irq_t* irq )
 136:../Src/smtc_hal/smtc_hal_gpio.c **** {
ARM GAS  /tmp/ccK3GOy2.s 			page 40


 340              		.loc 2 136 1
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 8
 343              		@ frame_needed = 1, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 345 0000 80B4     		push	{r7}
 346              	.LCFI21:
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 7, -4
 349 0002 83B0     		sub	sp, sp, #12
 350              	.LCFI22:
 351              		.cfi_def_cfa_offset 16
 352 0004 00AF     		add	r7, sp, #0
 353              	.LCFI23:
 354              		.cfi_def_cfa_register 7
 355 0006 7860     		str	r0, [r7, #4]
 137:../Src/smtc_hal/smtc_hal_gpio.c ****     if( ( irq != NULL ) && ( irq->callback != NULL ) )
 356              		.loc 2 137 7
 357 0008 7B68     		ldr	r3, [r7, #4]
 358 000a 002B     		cmp	r3, #0
 359 000c 0DD0     		beq	.L14
 360              		.loc 2 137 33 discriminator 1
 361 000e 7B68     		ldr	r3, [r7, #4]
 362 0010 9B68     		ldr	r3, [r3, #8]
 363              		.loc 2 137 25 discriminator 1
 364 0012 002B     		cmp	r3, #0
 365 0014 09D0     		beq	.L14
 138:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 139:../Src/smtc_hal/smtc_hal_gpio.c ****         gpio_irq[( irq->pin ) & 0x0F] = irq;
 366              		.loc 2 139 23
 367 0016 7B68     		ldr	r3, [r7, #4]
 368 0018 B3F90030 		ldrsh	r3, [r3]
 369              		.loc 2 139 31
 370 001c 9BB2     		uxth	r3, r3
 371 001e 03F00F03 		and	r3, r3, #15
 372              		.loc 2 139 39
 373 0022 0549     		ldr	r1, .L15
 374 0024 7A68     		ldr	r2, [r7, #4]
 375 0026 41F82320 		str	r2, [r1, r3, lsl #2]
 376              	.L14:
 140:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 141:../Src/smtc_hal/smtc_hal_gpio.c **** }
 377              		.loc 2 141 1
 378 002a 00BF     		nop
 379 002c 0C37     		adds	r7, r7, #12
 380              	.LCFI24:
 381              		.cfi_def_cfa_offset 4
 382 002e BD46     		mov	sp, r7
 383              	.LCFI25:
 384              		.cfi_def_cfa_register 13
 385              		@ sp needed
 386 0030 5DF8047B 		ldr	r7, [sp], #4
 387              	.LCFI26:
 388              		.cfi_restore 7
 389              		.cfi_def_cfa_offset 0
 390 0034 7047     		bx	lr
 391              	.L16:
ARM GAS  /tmp/ccK3GOy2.s 			page 41


 392 0036 00BF     		.align	2
 393              	.L15:
 394 0038 00000000 		.word	gpio_irq
 395              		.cfi_endproc
 396              	.LFE316:
 398              		.section	.text.hal_gpio_irq_deatach,"ax",%progbits
 399              		.align	1
 400              		.global	hal_gpio_irq_deatach
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu fpv4-sp-d16
 406              	hal_gpio_irq_deatach:
 407              	.LFB317:
 142:../Src/smtc_hal/smtc_hal_gpio.c **** 
 143:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_irq_deatach( const hal_gpio_irq_t* irq )
 144:../Src/smtc_hal/smtc_hal_gpio.c **** {
 408              		.loc 2 144 1
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 8
 411              		@ frame_needed = 1, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 413 0000 80B4     		push	{r7}
 414              	.LCFI27:
 415              		.cfi_def_cfa_offset 4
 416              		.cfi_offset 7, -4
 417 0002 83B0     		sub	sp, sp, #12
 418              	.LCFI28:
 419              		.cfi_def_cfa_offset 16
 420 0004 00AF     		add	r7, sp, #0
 421              	.LCFI29:
 422              		.cfi_def_cfa_register 7
 423 0006 7860     		str	r0, [r7, #4]
 145:../Src/smtc_hal/smtc_hal_gpio.c ****     if( irq != NULL )
 424              		.loc 2 145 7
 425 0008 7B68     		ldr	r3, [r7, #4]
 426 000a 002B     		cmp	r3, #0
 427 000c 09D0     		beq	.L19
 146:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 147:../Src/smtc_hal/smtc_hal_gpio.c ****         gpio_irq[( irq->pin ) & 0x0F] = NULL;
 428              		.loc 2 147 23
 429 000e 7B68     		ldr	r3, [r7, #4]
 430 0010 B3F90030 		ldrsh	r3, [r3]
 431              		.loc 2 147 31
 432 0014 9BB2     		uxth	r3, r3
 433 0016 03F00F03 		and	r3, r3, #15
 434              		.loc 2 147 39
 435 001a 054A     		ldr	r2, .L20
 436 001c 0021     		movs	r1, #0
 437 001e 42F82310 		str	r1, [r2, r3, lsl #2]
 438              	.L19:
 148:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 149:../Src/smtc_hal/smtc_hal_gpio.c **** }
 439              		.loc 2 149 1
 440 0022 00BF     		nop
 441 0024 0C37     		adds	r7, r7, #12
 442              	.LCFI30:
ARM GAS  /tmp/ccK3GOy2.s 			page 42


 443              		.cfi_def_cfa_offset 4
 444 0026 BD46     		mov	sp, r7
 445              	.LCFI31:
 446              		.cfi_def_cfa_register 13
 447              		@ sp needed
 448 0028 5DF8047B 		ldr	r7, [sp], #4
 449              	.LCFI32:
 450              		.cfi_restore 7
 451              		.cfi_def_cfa_offset 0
 452 002c 7047     		bx	lr
 453              	.L21:
 454 002e 00BF     		.align	2
 455              	.L20:
 456 0030 00000000 		.word	gpio_irq
 457              		.cfi_endproc
 458              	.LFE317:
 460              		.section	.text.hal_gpio_irq_enable,"ax",%progbits
 461              		.align	1
 462              		.global	hal_gpio_irq_enable
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu fpv4-sp-d16
 468              	hal_gpio_irq_enable:
 469              	.LFB318:
 150:../Src/smtc_hal/smtc_hal_gpio.c **** 
 151:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_irq_enable( void )
 152:../Src/smtc_hal/smtc_hal_gpio.c **** {
 470              		.loc 2 152 1
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 1, uses_anonymous_args = 0
 474 0000 80B5     		push	{r7, lr}
 475              	.LCFI33:
 476              		.cfi_def_cfa_offset 8
 477              		.cfi_offset 7, -8
 478              		.cfi_offset 14, -4
 479 0002 00AF     		add	r7, sp, #0
 480              	.LCFI34:
 481              		.cfi_def_cfa_register 7
 153:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_EnableIRQ( EXTI0_IRQn );
 482              		.loc 2 153 5
 483 0004 0620     		movs	r0, #6
 484 0006 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 154:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_EnableIRQ( EXTI1_IRQn );
 485              		.loc 2 154 5
 486 000a 0720     		movs	r0, #7
 487 000c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 155:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_EnableIRQ( EXTI2_IRQn );
 488              		.loc 2 155 5
 489 0010 0820     		movs	r0, #8
 490 0012 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 156:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_EnableIRQ( EXTI3_IRQn );
 491              		.loc 2 156 5
 492 0016 0920     		movs	r0, #9
 493 0018 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 157:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_EnableIRQ( EXTI4_IRQn );
ARM GAS  /tmp/ccK3GOy2.s 			page 43


 494              		.loc 2 157 5
 495 001c 0A20     		movs	r0, #10
 496 001e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 158:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_EnableIRQ( EXTI9_5_IRQn );
 497              		.loc 2 158 5
 498 0022 1720     		movs	r0, #23
 499 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 159:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_EnableIRQ( EXTI15_10_IRQn );
 500              		.loc 2 159 5
 501 0028 2820     		movs	r0, #40
 502 002a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 160:../Src/smtc_hal/smtc_hal_gpio.c **** }
 503              		.loc 2 160 1
 504 002e 00BF     		nop
 505 0030 80BD     		pop	{r7, pc}
 506              		.cfi_endproc
 507              	.LFE318:
 509              		.section	.text.hal_gpio_irq_disable,"ax",%progbits
 510              		.align	1
 511              		.global	hal_gpio_irq_disable
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 515              		.fpu fpv4-sp-d16
 517              	hal_gpio_irq_disable:
 518              	.LFB319:
 161:../Src/smtc_hal/smtc_hal_gpio.c **** 
 162:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_irq_disable( void )
 163:../Src/smtc_hal/smtc_hal_gpio.c **** {
 519              		.loc 2 163 1
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 1, uses_anonymous_args = 0
 523 0000 80B5     		push	{r7, lr}
 524              	.LCFI35:
 525              		.cfi_def_cfa_offset 8
 526              		.cfi_offset 7, -8
 527              		.cfi_offset 14, -4
 528 0002 00AF     		add	r7, sp, #0
 529              	.LCFI36:
 530              		.cfi_def_cfa_register 7
 164:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_DisableIRQ( EXTI0_IRQn );
 531              		.loc 2 164 5
 532 0004 0620     		movs	r0, #6
 533 0006 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 165:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_DisableIRQ( EXTI1_IRQn );
 534              		.loc 2 165 5
 535 000a 0720     		movs	r0, #7
 536 000c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 166:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_DisableIRQ( EXTI2_IRQn );
 537              		.loc 2 166 5
 538 0010 0820     		movs	r0, #8
 539 0012 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 167:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_DisableIRQ( EXTI3_IRQn );
 540              		.loc 2 167 5
 541 0016 0920     		movs	r0, #9
 542 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccK3GOy2.s 			page 44


 168:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_DisableIRQ( EXTI4_IRQn );
 543              		.loc 2 168 5
 544 001c 0A20     		movs	r0, #10
 545 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 169:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_DisableIRQ( EXTI9_5_IRQn );
 546              		.loc 2 169 5
 547 0022 1720     		movs	r0, #23
 548 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 170:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_NVIC_DisableIRQ( EXTI15_10_IRQn );
 549              		.loc 2 170 5
 550 0028 2820     		movs	r0, #40
 551 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 171:../Src/smtc_hal/smtc_hal_gpio.c **** }
 552              		.loc 2 171 1
 553 002e 00BF     		nop
 554 0030 80BD     		pop	{r7, pc}
 555              		.cfi_endproc
 556              	.LFE319:
 558              		.section	.text.hal_gpio_set_value,"ax",%progbits
 559              		.align	1
 560              		.global	hal_gpio_set_value
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 564              		.fpu fpv4-sp-d16
 566              	hal_gpio_set_value:
 567              	.LFB320:
 172:../Src/smtc_hal/smtc_hal_gpio.c **** 
 173:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 174:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief MCU pin state control
 175:../Src/smtc_hal/smtc_hal_gpio.c **** */
 176:../Src/smtc_hal/smtc_hal_gpio.c **** 
 177:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_set_value( const hal_gpio_pin_names_t pin, const uint32_t value )
 178:../Src/smtc_hal/smtc_hal_gpio.c **** {
 568              		.loc 2 178 1
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 16
 571              		@ frame_needed = 1, uses_anonymous_args = 0
 572 0000 80B5     		push	{r7, lr}
 573              	.LCFI37:
 574              		.cfi_def_cfa_offset 8
 575              		.cfi_offset 7, -8
 576              		.cfi_offset 14, -4
 577 0002 84B0     		sub	sp, sp, #16
 578              	.LCFI38:
 579              		.cfi_def_cfa_offset 24
 580 0004 00AF     		add	r7, sp, #0
 581              	.LCFI39:
 582              		.cfi_def_cfa_register 7
 583 0006 0346     		mov	r3, r0
 584 0008 3960     		str	r1, [r7]
 585 000a FB80     		strh	r3, [r7, #6]	@ movhi
 179:../Src/smtc_hal/smtc_hal_gpio.c ****     GPIO_TypeDef* gpio_port =
 180:../Src/smtc_hal/smtc_hal_gpio.c ****         ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( pin & 0xF0 ) << 6 ) );
 586              		.loc 2 180 64
 587 000c FB88     		ldrh	r3, [r7, #6]
 588 000e 9B01     		lsls	r3, r3, #6
ARM GAS  /tmp/ccK3GOy2.s 			page 45


 589 0010 03F47053 		and	r3, r3, #15360
 590              		.loc 2 180 45
 591 0014 03F19043 		add	r3, r3, #1207959552
 179:../Src/smtc_hal/smtc_hal_gpio.c ****     GPIO_TypeDef* gpio_port =
 592              		.loc 2 179 19
 593 0018 FB60     		str	r3, [r7, #12]
 181:../Src/smtc_hal/smtc_hal_gpio.c **** 
 182:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_WritePin( gpio_port, ( 1 << ( pin & 0x0F ) ),
 594              		.loc 2 182 48
 595 001a FB88     		ldrh	r3, [r7, #6]
 596 001c 03F00F03 		and	r3, r3, #15
 597              		.loc 2 182 39
 598 0020 0122     		movs	r2, #1
 599 0022 02FA03F3 		lsl	r3, r2, r3
 600              		.loc 2 182 5
 601 0026 99B2     		uxth	r1, r3
 602 0028 3B68     		ldr	r3, [r7]
 603 002a 002B     		cmp	r3, #0
 604 002c 14BF     		ite	ne
 605 002e 0123     		movne	r3, #1
 606 0030 0023     		moveq	r3, #0
 607 0032 DBB2     		uxtb	r3, r3
 608 0034 1A46     		mov	r2, r3
 609 0036 F868     		ldr	r0, [r7, #12]
 610 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 183:../Src/smtc_hal/smtc_hal_gpio.c ****                        ( value != 0 ) ? GPIO_PIN_SET : GPIO_PIN_RESET );
 184:../Src/smtc_hal/smtc_hal_gpio.c **** }
 611              		.loc 2 184 1
 612 003c 00BF     		nop
 613 003e 1037     		adds	r7, r7, #16
 614              	.LCFI40:
 615              		.cfi_def_cfa_offset 8
 616 0040 BD46     		mov	sp, r7
 617              	.LCFI41:
 618              		.cfi_def_cfa_register 13
 619              		@ sp needed
 620 0042 80BD     		pop	{r7, pc}
 621              		.cfi_endproc
 622              	.LFE320:
 624              		.section	.text.hal_gpio_toggle,"ax",%progbits
 625              		.align	1
 626              		.global	hal_gpio_toggle
 627              		.syntax unified
 628              		.thumb
 629              		.thumb_func
 630              		.fpu fpv4-sp-d16
 632              	hal_gpio_toggle:
 633              	.LFB321:
 185:../Src/smtc_hal/smtc_hal_gpio.c **** 
 186:../Src/smtc_hal/smtc_hal_gpio.c **** void hal_gpio_toggle( const hal_gpio_pin_names_t pin )
 187:../Src/smtc_hal/smtc_hal_gpio.c **** {
 634              		.loc 2 187 1
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 16
 637              		@ frame_needed = 1, uses_anonymous_args = 0
 638 0000 80B5     		push	{r7, lr}
 639              	.LCFI42:
ARM GAS  /tmp/ccK3GOy2.s 			page 46


 640              		.cfi_def_cfa_offset 8
 641              		.cfi_offset 7, -8
 642              		.cfi_offset 14, -4
 643 0002 84B0     		sub	sp, sp, #16
 644              	.LCFI43:
 645              		.cfi_def_cfa_offset 24
 646 0004 00AF     		add	r7, sp, #0
 647              	.LCFI44:
 648              		.cfi_def_cfa_register 7
 649 0006 0346     		mov	r3, r0
 650 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 188:../Src/smtc_hal/smtc_hal_gpio.c ****     GPIO_TypeDef* gpio_port =
 189:../Src/smtc_hal/smtc_hal_gpio.c ****         ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( pin & 0xF0 ) << 6 ) );
 651              		.loc 2 189 64
 652 000a FB88     		ldrh	r3, [r7, #6]
 653 000c 9B01     		lsls	r3, r3, #6
 654 000e 03F47053 		and	r3, r3, #15360
 655              		.loc 2 189 45
 656 0012 03F19043 		add	r3, r3, #1207959552
 188:../Src/smtc_hal/smtc_hal_gpio.c ****     GPIO_TypeDef* gpio_port =
 657              		.loc 2 188 19
 658 0016 FB60     		str	r3, [r7, #12]
 190:../Src/smtc_hal/smtc_hal_gpio.c **** 
 191:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_TogglePin( gpio_port, ( 1 << ( pin & 0x0F ) ) );
 659              		.loc 2 191 49
 660 0018 FB88     		ldrh	r3, [r7, #6]
 661 001a 03F00F03 		and	r3, r3, #15
 662              		.loc 2 191 40
 663 001e 0122     		movs	r2, #1
 664 0020 02FA03F3 		lsl	r3, r2, r3
 665              		.loc 2 191 5
 666 0024 9BB2     		uxth	r3, r3
 667 0026 1946     		mov	r1, r3
 668 0028 F868     		ldr	r0, [r7, #12]
 669 002a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 192:../Src/smtc_hal/smtc_hal_gpio.c **** }
 670              		.loc 2 192 1
 671 002e 00BF     		nop
 672 0030 1037     		adds	r7, r7, #16
 673              	.LCFI45:
 674              		.cfi_def_cfa_offset 8
 675 0032 BD46     		mov	sp, r7
 676              	.LCFI46:
 677              		.cfi_def_cfa_register 13
 678              		@ sp needed
 679 0034 80BD     		pop	{r7, pc}
 680              		.cfi_endproc
 681              	.LFE321:
 683              		.section	.text.hal_gpio_get_value,"ax",%progbits
 684              		.align	1
 685              		.global	hal_gpio_get_value
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 689              		.fpu fpv4-sp-d16
 691              	hal_gpio_get_value:
 692              	.LFB322:
ARM GAS  /tmp/ccK3GOy2.s 			page 47


 193:../Src/smtc_hal/smtc_hal_gpio.c **** 
 194:../Src/smtc_hal/smtc_hal_gpio.c **** uint32_t hal_gpio_get_value( const hal_gpio_pin_names_t pin )
 195:../Src/smtc_hal/smtc_hal_gpio.c **** {
 693              		.loc 2 195 1
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 16
 696              		@ frame_needed = 1, uses_anonymous_args = 0
 697 0000 80B5     		push	{r7, lr}
 698              	.LCFI47:
 699              		.cfi_def_cfa_offset 8
 700              		.cfi_offset 7, -8
 701              		.cfi_offset 14, -4
 702 0002 84B0     		sub	sp, sp, #16
 703              	.LCFI48:
 704              		.cfi_def_cfa_offset 24
 705 0004 00AF     		add	r7, sp, #0
 706              	.LCFI49:
 707              		.cfi_def_cfa_register 7
 708 0006 0346     		mov	r3, r0
 709 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 196:../Src/smtc_hal/smtc_hal_gpio.c ****     GPIO_TypeDef* gpio_port =
 197:../Src/smtc_hal/smtc_hal_gpio.c ****         ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( pin & 0xF0 ) << 6 ) );
 710              		.loc 2 197 64
 711 000a FB88     		ldrh	r3, [r7, #6]
 712 000c 9B01     		lsls	r3, r3, #6
 713 000e 03F47053 		and	r3, r3, #15360
 714              		.loc 2 197 45
 715 0012 03F19043 		add	r3, r3, #1207959552
 196:../Src/smtc_hal/smtc_hal_gpio.c ****     GPIO_TypeDef* gpio_port =
 716              		.loc 2 196 19
 717 0016 FB60     		str	r3, [r7, #12]
 198:../Src/smtc_hal/smtc_hal_gpio.c **** 
 199:../Src/smtc_hal/smtc_hal_gpio.c ****     return ( HAL_GPIO_ReadPin( gpio_port, ( ( 1 << ( pin & 0x0F ) ) ) ) !=
 718              		.loc 2 199 58
 719 0018 FB88     		ldrh	r3, [r7, #6]
 720 001a 03F00F03 		and	r3, r3, #15
 721              		.loc 2 199 49
 722 001e 0122     		movs	r2, #1
 723 0020 02FA03F3 		lsl	r3, r2, r3
 724              		.loc 2 199 14
 725 0024 9BB2     		uxth	r3, r3
 726 0026 1946     		mov	r1, r3
 727 0028 F868     		ldr	r0, [r7, #12]
 728 002a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 729 002e 0346     		mov	r3, r0
 200:../Src/smtc_hal/smtc_hal_gpio.c ****              GPIO_PIN_RESET )
 201:../Src/smtc_hal/smtc_hal_gpio.c ****                ? 1
 202:../Src/smtc_hal/smtc_hal_gpio.c ****                : 0;
 730              		.loc 2 202 16
 731 0030 002B     		cmp	r3, #0
 732 0032 14BF     		ite	ne
 733 0034 0123     		movne	r3, #1
 734 0036 0023     		moveq	r3, #0
 735 0038 DBB2     		uxtb	r3, r3
 203:../Src/smtc_hal/smtc_hal_gpio.c **** }
 736              		.loc 2 203 1
 737 003a 1846     		mov	r0, r3
ARM GAS  /tmp/ccK3GOy2.s 			page 48


 738 003c 1037     		adds	r7, r7, #16
 739              	.LCFI50:
 740              		.cfi_def_cfa_offset 8
 741 003e BD46     		mov	sp, r7
 742              	.LCFI51:
 743              		.cfi_def_cfa_register 13
 744              		@ sp needed
 745 0040 80BD     		pop	{r7, pc}
 746              		.cfi_endproc
 747              	.LFE322:
 749              		.section	.text.hal_gpio_is_pending_irq,"ax",%progbits
 750              		.align	1
 751              		.global	hal_gpio_is_pending_irq
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 755              		.fpu fpv4-sp-d16
 757              	hal_gpio_is_pending_irq:
 758              	.LFB323:
 204:../Src/smtc_hal/smtc_hal_gpio.c **** 
 205:../Src/smtc_hal/smtc_hal_gpio.c **** bool hal_gpio_is_pending_irq( void )
 206:../Src/smtc_hal/smtc_hal_gpio.c **** {
 759              		.loc 2 206 1
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 1, uses_anonymous_args = 0
 763 0000 80B5     		push	{r7, lr}
 764              	.LCFI52:
 765              		.cfi_def_cfa_offset 8
 766              		.cfi_offset 7, -8
 767              		.cfi_offset 14, -4
 768 0002 00AF     		add	r7, sp, #0
 769              	.LCFI53:
 770              		.cfi_def_cfa_register 7
 207:../Src/smtc_hal/smtc_hal_gpio.c ****     return ( ( NVIC_GetPendingIRQ( EXTI0_IRQn ) == 1 ) ||
 771              		.loc 2 207 16
 772 0004 0620     		movs	r0, #6
 773 0006 FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 774 000a 0346     		mov	r3, r0
 208:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI2_IRQn ) == 1 ) ||
 209:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI3_IRQn ) == 1 ) ||
 210:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI4_IRQn ) == 1 ) ||
 211:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI9_5_IRQn ) == 1 ) ||
 212:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI15_10_IRQn ) == 1 ) )
 213:../Src/smtc_hal/smtc_hal_gpio.c ****                ? true
 214:../Src/smtc_hal/smtc_hal_gpio.c ****                : false;
 775              		.loc 2 214 16
 776 000c 012B     		cmp	r3, #1
 777 000e 1DD0     		beq	.L29
 208:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI2_IRQn ) == 1 ) ||
 778              		.loc 2 208 16
 779 0010 0820     		movs	r0, #8
 780 0012 FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 781 0016 0346     		mov	r3, r0
 207:../Src/smtc_hal/smtc_hal_gpio.c ****     return ( ( NVIC_GetPendingIRQ( EXTI0_IRQn ) == 1 ) ||
 782              		.loc 2 207 56
 783 0018 012B     		cmp	r3, #1
ARM GAS  /tmp/ccK3GOy2.s 			page 49


 784 001a 17D0     		beq	.L29
 209:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI4_IRQn ) == 1 ) ||
 785              		.loc 2 209 16
 786 001c 0920     		movs	r0, #9
 787 001e FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 788 0022 0346     		mov	r3, r0
 208:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI2_IRQn ) == 1 ) ||
 789              		.loc 2 208 56
 790 0024 012B     		cmp	r3, #1
 791 0026 11D0     		beq	.L29
 210:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI9_5_IRQn ) == 1 ) ||
 792              		.loc 2 210 16
 793 0028 0A20     		movs	r0, #10
 794 002a FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 795 002e 0346     		mov	r3, r0
 209:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI4_IRQn ) == 1 ) ||
 796              		.loc 2 209 56
 797 0030 012B     		cmp	r3, #1
 798 0032 0BD0     		beq	.L29
 211:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI15_10_IRQn ) == 1 ) )
 799              		.loc 2 211 16
 800 0034 1720     		movs	r0, #23
 801 0036 FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 802 003a 0346     		mov	r3, r0
 210:../Src/smtc_hal/smtc_hal_gpio.c ****              ( NVIC_GetPendingIRQ( EXTI9_5_IRQn ) == 1 ) ||
 803              		.loc 2 210 56
 804 003c 012B     		cmp	r3, #1
 805 003e 05D0     		beq	.L29
 212:../Src/smtc_hal/smtc_hal_gpio.c ****                ? true
 806              		.loc 2 212 16 discriminator 2
 807 0040 2820     		movs	r0, #40
 808 0042 FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 809 0046 0346     		mov	r3, r0
 810              		.loc 2 214 16 discriminator 2
 811 0048 012B     		cmp	r3, #1
 812 004a 01D1     		bne	.L30
 813              	.L29:
 814              		.loc 2 214 16 is_stmt 0 discriminator 1
 815 004c 0123     		movs	r3, #1
 816 004e 00E0     		b	.L31
 817              	.L30:
 818              		.loc 2 214 16 discriminator 3
 819 0050 0023     		movs	r3, #0
 820              	.L31:
 821              		.loc 2 214 16 discriminator 5
 822 0052 03F00103 		and	r3, r3, #1
 823 0056 DBB2     		uxtb	r3, r3
 215:../Src/smtc_hal/smtc_hal_gpio.c **** }
 824              		.loc 2 215 1 is_stmt 1 discriminator 5
 825 0058 1846     		mov	r0, r3
 826 005a 80BD     		pop	{r7, pc}
 827              		.cfi_endproc
 828              	.LFE323:
 830              		.section	.text.hal_gpio_init,"ax",%progbits
 831              		.align	1
 832              		.syntax unified
 833              		.thumb
ARM GAS  /tmp/ccK3GOy2.s 			page 50


 834              		.thumb_func
 835              		.fpu fpv4-sp-d16
 837              	hal_gpio_init:
 838              	.LFB324:
 216:../Src/smtc_hal/smtc_hal_gpio.c **** 
 217:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 218:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief MCU pin control private functions
 219:../Src/smtc_hal/smtc_hal_gpio.c **** */
 220:../Src/smtc_hal/smtc_hal_gpio.c **** 
 221:../Src/smtc_hal/smtc_hal_gpio.c **** static void hal_gpio_init( const hal_gpio_t* gpio, const uint32_t value,
 222:../Src/smtc_hal/smtc_hal_gpio.c ****                            const hal_gpio_irq_t* irq )
 223:../Src/smtc_hal/smtc_hal_gpio.c **** {
 839              		.loc 2 223 1
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 64
 842              		@ frame_needed = 1, uses_anonymous_args = 0
 843 0000 80B5     		push	{r7, lr}
 844              	.LCFI54:
 845              		.cfi_def_cfa_offset 8
 846              		.cfi_offset 7, -8
 847              		.cfi_offset 14, -4
 848 0002 90B0     		sub	sp, sp, #64
 849              	.LCFI55:
 850              		.cfi_def_cfa_offset 72
 851 0004 00AF     		add	r7, sp, #0
 852              	.LCFI56:
 853              		.cfi_def_cfa_register 7
 854 0006 F860     		str	r0, [r7, #12]
 855 0008 B960     		str	r1, [r7, #8]
 856 000a 7A60     		str	r2, [r7, #4]
 224:../Src/smtc_hal/smtc_hal_gpio.c ****     GPIO_InitTypeDef gpio_local;
 225:../Src/smtc_hal/smtc_hal_gpio.c ****     GPIO_TypeDef*    gpio_port =
 226:../Src/smtc_hal/smtc_hal_gpio.c ****         ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( gpio->pin & 0xF0 ) << 6 ) );
 857              		.loc 2 226 55
 858 000c FB68     		ldr	r3, [r7, #12]
 859 000e B3F90030 		ldrsh	r3, [r3]
 860              		.loc 2 226 70
 861 0012 9BB2     		uxth	r3, r3
 862 0014 9B01     		lsls	r3, r3, #6
 863 0016 03F47053 		and	r3, r3, #15360
 864              		.loc 2 226 45
 865 001a 03F19043 		add	r3, r3, #1207959552
 225:../Src/smtc_hal/smtc_hal_gpio.c ****         ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( gpio->pin & 0xF0 ) << 6 ) );
 866              		.loc 2 225 22
 867 001e FB63     		str	r3, [r7, #60]
 227:../Src/smtc_hal/smtc_hal_gpio.c **** 
 228:../Src/smtc_hal/smtc_hal_gpio.c ****     gpio_local.Pin       = ( 1 << ( gpio->pin & 0x0F ) );
 868              		.loc 2 228 41
 869 0020 FB68     		ldr	r3, [r7, #12]
 870 0022 B3F90030 		ldrsh	r3, [r3]
 871              		.loc 2 228 47
 872 0026 9BB2     		uxth	r3, r3
 873 0028 03F00F03 		and	r3, r3, #15
 874              		.loc 2 228 32
 875 002c 0122     		movs	r2, #1
 876 002e 02FA03F3 		lsl	r3, r2, r3
 877              		.loc 2 228 26
ARM GAS  /tmp/ccK3GOy2.s 			page 51


 878 0032 BB62     		str	r3, [r7, #40]
 229:../Src/smtc_hal/smtc_hal_gpio.c ****     gpio_local.Mode      = gpio->mode;
 879              		.loc 2 229 32
 880 0034 FB68     		ldr	r3, [r7, #12]
 881 0036 5B68     		ldr	r3, [r3, #4]
 882              		.loc 2 229 26
 883 0038 FB62     		str	r3, [r7, #44]
 230:../Src/smtc_hal/smtc_hal_gpio.c ****     gpio_local.Pull      = gpio->pull;
 884              		.loc 2 230 32
 885 003a FB68     		ldr	r3, [r7, #12]
 886 003c 9B68     		ldr	r3, [r3, #8]
 887              		.loc 2 230 26
 888 003e 3B63     		str	r3, [r7, #48]
 231:../Src/smtc_hal/smtc_hal_gpio.c ****     gpio_local.Speed     = gpio->speed;
 889              		.loc 2 231 32
 890 0040 FB68     		ldr	r3, [r7, #12]
 891 0042 DB68     		ldr	r3, [r3, #12]
 892              		.loc 2 231 26
 893 0044 7B63     		str	r3, [r7, #52]
 232:../Src/smtc_hal/smtc_hal_gpio.c ****     gpio_local.Alternate = gpio->alternate;
 894              		.loc 2 232 32
 895 0046 FB68     		ldr	r3, [r7, #12]
 896 0048 1B69     		ldr	r3, [r3, #16]
 897              		.loc 2 232 26
 898 004a BB63     		str	r3, [r7, #56]
 233:../Src/smtc_hal/smtc_hal_gpio.c **** 
 234:../Src/smtc_hal/smtc_hal_gpio.c ****     if(gpio_port == GPIOA)
 899              		.loc 2 234 7
 900 004c FB6B     		ldr	r3, [r7, #60]
 901 004e B3F1904F 		cmp	r3, #1207959552
 902 0052 0CD1     		bne	.L34
 903              	.LBB2:
 235:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 236:../Src/smtc_hal/smtc_hal_gpio.c ****         __HAL_RCC_GPIOA_CLK_ENABLE( );
 904              		.loc 2 236 9
 905 0054 714B     		ldr	r3, .L51
 906 0056 DB6C     		ldr	r3, [r3, #76]
 907 0058 704A     		ldr	r2, .L51
 908 005a 43F00103 		orr	r3, r3, #1
 909 005e D364     		str	r3, [r2, #76]
 910 0060 6E4B     		ldr	r3, .L51
 911 0062 DB6C     		ldr	r3, [r3, #76]
 912 0064 03F00103 		and	r3, r3, #1
 913 0068 7B62     		str	r3, [r7, #36]
 914 006a 7B6A     		ldr	r3, [r7, #36]
 915              	.LBE2:
 916 006c 53E0     		b	.L35
 917              	.L34:
 237:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 238:../Src/smtc_hal/smtc_hal_gpio.c ****     else if(gpio_port == GPIOB)
 918              		.loc 2 238 12
 919 006e FB6B     		ldr	r3, [r7, #60]
 920 0070 6B4A     		ldr	r2, .L51+4
 921 0072 9342     		cmp	r3, r2
 922 0074 0CD1     		bne	.L36
 923              	.LBB3:
 239:../Src/smtc_hal/smtc_hal_gpio.c ****     {
ARM GAS  /tmp/ccK3GOy2.s 			page 52


 240:../Src/smtc_hal/smtc_hal_gpio.c ****         __HAL_RCC_GPIOB_CLK_ENABLE( );
 924              		.loc 2 240 9
 925 0076 694B     		ldr	r3, .L51
 926 0078 DB6C     		ldr	r3, [r3, #76]
 927 007a 684A     		ldr	r2, .L51
 928 007c 43F00203 		orr	r3, r3, #2
 929 0080 D364     		str	r3, [r2, #76]
 930 0082 664B     		ldr	r3, .L51
 931 0084 DB6C     		ldr	r3, [r3, #76]
 932 0086 03F00203 		and	r3, r3, #2
 933 008a 3B62     		str	r3, [r7, #32]
 934 008c 3B6A     		ldr	r3, [r7, #32]
 935              	.LBE3:
 936 008e 42E0     		b	.L35
 937              	.L36:
 241:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 242:../Src/smtc_hal/smtc_hal_gpio.c ****     else if(gpio_port == GPIOC)
 938              		.loc 2 242 12
 939 0090 FB6B     		ldr	r3, [r7, #60]
 940 0092 644A     		ldr	r2, .L51+8
 941 0094 9342     		cmp	r3, r2
 942 0096 0CD1     		bne	.L37
 943              	.LBB4:
 243:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 244:../Src/smtc_hal/smtc_hal_gpio.c ****         __HAL_RCC_GPIOC_CLK_ENABLE( );
 944              		.loc 2 244 9
 945 0098 604B     		ldr	r3, .L51
 946 009a DB6C     		ldr	r3, [r3, #76]
 947 009c 5F4A     		ldr	r2, .L51
 948 009e 43F00403 		orr	r3, r3, #4
 949 00a2 D364     		str	r3, [r2, #76]
 950 00a4 5D4B     		ldr	r3, .L51
 951 00a6 DB6C     		ldr	r3, [r3, #76]
 952 00a8 03F00403 		and	r3, r3, #4
 953 00ac FB61     		str	r3, [r7, #28]
 954 00ae FB69     		ldr	r3, [r7, #28]
 955              	.LBE4:
 956 00b0 31E0     		b	.L35
 957              	.L37:
 245:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 246:../Src/smtc_hal/smtc_hal_gpio.c ****     else if(gpio_port == GPIOD)
 958              		.loc 2 246 12
 959 00b2 FB6B     		ldr	r3, [r7, #60]
 960 00b4 5C4A     		ldr	r2, .L51+12
 961 00b6 9342     		cmp	r3, r2
 962 00b8 0CD1     		bne	.L38
 963              	.LBB5:
 247:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 248:../Src/smtc_hal/smtc_hal_gpio.c ****         __HAL_RCC_GPIOD_CLK_ENABLE( );
 964              		.loc 2 248 9
 965 00ba 584B     		ldr	r3, .L51
 966 00bc DB6C     		ldr	r3, [r3, #76]
 967 00be 574A     		ldr	r2, .L51
 968 00c0 43F00803 		orr	r3, r3, #8
 969 00c4 D364     		str	r3, [r2, #76]
 970 00c6 554B     		ldr	r3, .L51
 971 00c8 DB6C     		ldr	r3, [r3, #76]
ARM GAS  /tmp/ccK3GOy2.s 			page 53


 972 00ca 03F00803 		and	r3, r3, #8
 973 00ce BB61     		str	r3, [r7, #24]
 974 00d0 BB69     		ldr	r3, [r7, #24]
 975              	.LBE5:
 976 00d2 20E0     		b	.L35
 977              	.L38:
 249:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 250:../Src/smtc_hal/smtc_hal_gpio.c ****     else if(gpio_port == GPIOE)
 978              		.loc 2 250 12
 979 00d4 FB6B     		ldr	r3, [r7, #60]
 980 00d6 554A     		ldr	r2, .L51+16
 981 00d8 9342     		cmp	r3, r2
 982 00da 0CD1     		bne	.L39
 983              	.LBB6:
 251:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 252:../Src/smtc_hal/smtc_hal_gpio.c ****         __HAL_RCC_GPIOE_CLK_ENABLE( );
 984              		.loc 2 252 9
 985 00dc 4F4B     		ldr	r3, .L51
 986 00de DB6C     		ldr	r3, [r3, #76]
 987 00e0 4E4A     		ldr	r2, .L51
 988 00e2 43F01003 		orr	r3, r3, #16
 989 00e6 D364     		str	r3, [r2, #76]
 990 00e8 4C4B     		ldr	r3, .L51
 991 00ea DB6C     		ldr	r3, [r3, #76]
 992 00ec 03F01003 		and	r3, r3, #16
 993 00f0 7B61     		str	r3, [r7, #20]
 994 00f2 7B69     		ldr	r3, [r7, #20]
 995              	.LBE6:
 996 00f4 0FE0     		b	.L35
 997              	.L39:
 253:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 254:../Src/smtc_hal/smtc_hal_gpio.c ****     else if(gpio_port == GPIOH)
 998              		.loc 2 254 12
 999 00f6 FB6B     		ldr	r3, [r7, #60]
 1000 00f8 4D4A     		ldr	r2, .L51+20
 1001 00fa 9342     		cmp	r3, r2
 1002 00fc 0BD1     		bne	.L35
 1003              	.LBB7:
 255:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 256:../Src/smtc_hal/smtc_hal_gpio.c ****         __HAL_RCC_GPIOH_CLK_ENABLE( );
 1004              		.loc 2 256 9
 1005 00fe 474B     		ldr	r3, .L51
 1006 0100 DB6C     		ldr	r3, [r3, #76]
 1007 0102 464A     		ldr	r2, .L51
 1008 0104 43F08003 		orr	r3, r3, #128
 1009 0108 D364     		str	r3, [r2, #76]
 1010 010a 444B     		ldr	r3, .L51
 1011 010c DB6C     		ldr	r3, [r3, #76]
 1012 010e 03F08003 		and	r3, r3, #128
 1013 0112 3B61     		str	r3, [r7, #16]
 1014 0114 3B69     		ldr	r3, [r7, #16]
 1015              	.L35:
 1016              	.LBE7:
 257:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 258:../Src/smtc_hal/smtc_hal_gpio.c ****     
 259:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_WritePin( gpio_port, gpio_local.Pin, ( GPIO_PinState ) value );
 1017              		.loc 2 259 45
ARM GAS  /tmp/ccK3GOy2.s 			page 54


 1018 0116 BB6A     		ldr	r3, [r7, #40]
 1019              		.loc 2 259 5
 1020 0118 9BB2     		uxth	r3, r3
 1021 011a BA68     		ldr	r2, [r7, #8]
 1022 011c D2B2     		uxtb	r2, r2
 1023 011e 1946     		mov	r1, r3
 1024 0120 F86B     		ldr	r0, [r7, #60]
 1025 0122 FFF7FEFF 		bl	HAL_GPIO_WritePin
 260:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_Init( gpio_port, &gpio_local );
 1026              		.loc 2 260 5
 1027 0126 07F12803 		add	r3, r7, #40
 1028 012a 1946     		mov	r1, r3
 1029 012c F86B     		ldr	r0, [r7, #60]
 1030 012e FFF7FEFF 		bl	HAL_GPIO_Init
 261:../Src/smtc_hal/smtc_hal_gpio.c **** 
 262:../Src/smtc_hal/smtc_hal_gpio.c ****     if( ( gpio->mode == GPIO_MODE_IT_RISING ) ||
 1031              		.loc 2 262 15
 1032 0132 FB68     		ldr	r3, [r7, #12]
 1033 0134 5B68     		ldr	r3, [r3, #4]
 1034              		.loc 2 262 7
 1035 0136 3F4A     		ldr	r2, .L51+24
 1036 0138 9342     		cmp	r3, r2
 1037 013a 09D0     		beq	.L40
 263:../Src/smtc_hal/smtc_hal_gpio.c ****         ( gpio->mode == GPIO_MODE_IT_FALLING ) ||
 1038              		.loc 2 263 15 discriminator 1
 1039 013c FB68     		ldr	r3, [r7, #12]
 1040 013e 5B68     		ldr	r3, [r3, #4]
 262:../Src/smtc_hal/smtc_hal_gpio.c ****         ( gpio->mode == GPIO_MODE_IT_FALLING ) ||
 1041              		.loc 2 262 47 discriminator 1
 1042 0140 3D4A     		ldr	r2, .L51+28
 1043 0142 9342     		cmp	r3, r2
 1044 0144 04D0     		beq	.L40
 264:../Src/smtc_hal/smtc_hal_gpio.c ****         ( gpio->mode == GPIO_MODE_IT_RISING_FALLING ) )
 1045              		.loc 2 264 15
 1046 0146 FB68     		ldr	r3, [r7, #12]
 1047 0148 5B68     		ldr	r3, [r3, #4]
 263:../Src/smtc_hal/smtc_hal_gpio.c ****         ( gpio->mode == GPIO_MODE_IT_FALLING ) ||
 1048              		.loc 2 263 48
 1049 014a 3C4A     		ldr	r2, .L51+32
 1050 014c 9342     		cmp	r3, r2
 1051 014e 60D1     		bne	.L50
 1052              	.L40:
 265:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 266:../Src/smtc_hal/smtc_hal_gpio.c ****         hal_gpio_irq_attach( irq );
 1053              		.loc 2 266 9
 1054 0150 7868     		ldr	r0, [r7, #4]
 1055 0152 FFF7FEFF 		bl	hal_gpio_irq_attach
 267:../Src/smtc_hal/smtc_hal_gpio.c ****         switch( gpio->pin & 0x0F )
 1056              		.loc 2 267 21
 1057 0156 FB68     		ldr	r3, [r7, #12]
 1058 0158 B3F90030 		ldrsh	r3, [r3]
 1059              		.loc 2 267 27
 1060 015c 9BB2     		uxth	r3, r3
 1061 015e 03F00F03 		and	r3, r3, #15
 1062              		.loc 2 267 9
 1063 0162 092B     		cmp	r3, #9
 1064 0164 4CD8     		bhi	.L42
ARM GAS  /tmp/ccK3GOy2.s 			page 55


 1065 0166 01A2     		adr	r2, .L44
 1066 0168 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1067              		.p2align 2
 1068              	.L44:
 1069 016c 95010000 		.word	.L49+1
 1070 0170 A7010000 		.word	.L48+1
 1071 0174 B9010000 		.word	.L47+1
 1072 0178 CB010000 		.word	.L46+1
 1073 017c DD010000 		.word	.L45+1
 1074 0180 EF010000 		.word	.L43+1
 1075 0184 EF010000 		.word	.L43+1
 1076 0188 EF010000 		.word	.L43+1
 1077 018c EF010000 		.word	.L43+1
 1078 0190 EF010000 		.word	.L43+1
 1079              		.p2align 1
 1080              	.L49:
 268:../Src/smtc_hal/smtc_hal_gpio.c ****         {
 269:../Src/smtc_hal/smtc_hal_gpio.c ****         case 0:
 270:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_SetPriority( EXTI0_IRQn, 0, 0 );
 1081              		.loc 2 270 13
 1082 0194 0022     		movs	r2, #0
 1083 0196 0021     		movs	r1, #0
 1084 0198 0620     		movs	r0, #6
 1085 019a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 271:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_EnableIRQ( EXTI0_IRQn );
 1086              		.loc 2 271 13
 1087 019e 0620     		movs	r0, #6
 1088 01a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 272:../Src/smtc_hal/smtc_hal_gpio.c ****             break;
 1089              		.loc 2 272 13
 1090 01a4 36E0     		b	.L41
 1091              	.L48:
 273:../Src/smtc_hal/smtc_hal_gpio.c ****         case 1:
 274:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_SetPriority( EXTI1_IRQn, 0, 0 );
 1092              		.loc 2 274 13
 1093 01a6 0022     		movs	r2, #0
 1094 01a8 0021     		movs	r1, #0
 1095 01aa 0720     		movs	r0, #7
 1096 01ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 275:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_EnableIRQ( EXTI1_IRQn );
 1097              		.loc 2 275 13
 1098 01b0 0720     		movs	r0, #7
 1099 01b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 276:../Src/smtc_hal/smtc_hal_gpio.c ****             break;
 1100              		.loc 2 276 13
 1101 01b6 2DE0     		b	.L41
 1102              	.L47:
 277:../Src/smtc_hal/smtc_hal_gpio.c ****         case 2:
 278:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_SetPriority( EXTI2_IRQn, 0, 0 );
 1103              		.loc 2 278 13
 1104 01b8 0022     		movs	r2, #0
 1105 01ba 0021     		movs	r1, #0
 1106 01bc 0820     		movs	r0, #8
 1107 01be FFF7FEFF 		bl	HAL_NVIC_SetPriority
 279:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_EnableIRQ( EXTI2_IRQn );
 1108              		.loc 2 279 13
 1109 01c2 0820     		movs	r0, #8
ARM GAS  /tmp/ccK3GOy2.s 			page 56


 1110 01c4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 280:../Src/smtc_hal/smtc_hal_gpio.c ****             break;
 1111              		.loc 2 280 13
 1112 01c8 24E0     		b	.L41
 1113              	.L46:
 281:../Src/smtc_hal/smtc_hal_gpio.c ****         case 3:
 282:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_SetPriority( EXTI3_IRQn, 0, 0 );
 1114              		.loc 2 282 13
 1115 01ca 0022     		movs	r2, #0
 1116 01cc 0021     		movs	r1, #0
 1117 01ce 0920     		movs	r0, #9
 1118 01d0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 283:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_EnableIRQ( EXTI3_IRQn );
 1119              		.loc 2 283 13
 1120 01d4 0920     		movs	r0, #9
 1121 01d6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 284:../Src/smtc_hal/smtc_hal_gpio.c ****             break;
 1122              		.loc 2 284 13
 1123 01da 1BE0     		b	.L41
 1124              	.L45:
 285:../Src/smtc_hal/smtc_hal_gpio.c ****         case 4:
 286:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_SetPriority( EXTI4_IRQn, 0, 0 );
 1125              		.loc 2 286 13
 1126 01dc 0022     		movs	r2, #0
 1127 01de 0021     		movs	r1, #0
 1128 01e0 0A20     		movs	r0, #10
 1129 01e2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 287:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_EnableIRQ( EXTI4_IRQn );
 1130              		.loc 2 287 13
 1131 01e6 0A20     		movs	r0, #10
 1132 01e8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 288:../Src/smtc_hal/smtc_hal_gpio.c ****             break;
 1133              		.loc 2 288 13
 1134 01ec 12E0     		b	.L41
 1135              	.L43:
 289:../Src/smtc_hal/smtc_hal_gpio.c ****         case 5:
 290:../Src/smtc_hal/smtc_hal_gpio.c ****         case 6:
 291:../Src/smtc_hal/smtc_hal_gpio.c ****         case 7:
 292:../Src/smtc_hal/smtc_hal_gpio.c ****         case 8:
 293:../Src/smtc_hal/smtc_hal_gpio.c ****         case 9:
 294:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_SetPriority( EXTI9_5_IRQn, 0, 0 );
 1136              		.loc 2 294 13
 1137 01ee 0022     		movs	r2, #0
 1138 01f0 0021     		movs	r1, #0
 1139 01f2 1720     		movs	r0, #23
 1140 01f4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 295:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_EnableIRQ( EXTI9_5_IRQn );
 1141              		.loc 2 295 13
 1142 01f8 1720     		movs	r0, #23
 1143 01fa FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 296:../Src/smtc_hal/smtc_hal_gpio.c ****             break;            
 1144              		.loc 2 296 13
 1145 01fe 09E0     		b	.L41
 1146              	.L42:
 297:../Src/smtc_hal/smtc_hal_gpio.c ****         default:
 298:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_SetPriority( EXTI15_10_IRQn, 0, 0 );
 1147              		.loc 2 298 13
ARM GAS  /tmp/ccK3GOy2.s 			page 57


 1148 0200 0022     		movs	r2, #0
 1149 0202 0021     		movs	r1, #0
 1150 0204 2820     		movs	r0, #40
 1151 0206 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 299:../Src/smtc_hal/smtc_hal_gpio.c ****             HAL_NVIC_EnableIRQ( EXTI15_10_IRQn );
 1152              		.loc 2 299 13
 1153 020a 2820     		movs	r0, #40
 1154 020c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 300:../Src/smtc_hal/smtc_hal_gpio.c ****             break;
 1155              		.loc 2 300 13
 1156 0210 00E0     		b	.L41
 1157              	.L50:
 301:../Src/smtc_hal/smtc_hal_gpio.c ****         }
 302:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 1158              		.loc 2 302 5
 1159 0212 00BF     		nop
 1160              	.L41:
 303:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1161              		.loc 2 303 1
 1162 0214 00BF     		nop
 1163 0216 4037     		adds	r7, r7, #64
 1164              	.LCFI57:
 1165              		.cfi_def_cfa_offset 8
 1166 0218 BD46     		mov	sp, r7
 1167              	.LCFI58:
 1168              		.cfi_def_cfa_register 13
 1169              		@ sp needed
 1170 021a 80BD     		pop	{r7, pc}
 1171              	.L52:
 1172              		.align	2
 1173              	.L51:
 1174 021c 00100240 		.word	1073876992
 1175 0220 00040048 		.word	1207960576
 1176 0224 00080048 		.word	1207961600
 1177 0228 000C0048 		.word	1207962624
 1178 022c 00100048 		.word	1207963648
 1179 0230 001C0048 		.word	1207966720
 1180 0234 00001110 		.word	269549568
 1181 0238 00002110 		.word	270598144
 1182 023c 00003110 		.word	271646720
 1183              		.cfi_endproc
 1184              	.LFE324:
 1186              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1187              		.align	1
 1188              		.global	HAL_GPIO_EXTI_Callback
 1189              		.syntax unified
 1190              		.thumb
 1191              		.thumb_func
 1192              		.fpu fpv4-sp-d16
 1194              	HAL_GPIO_EXTI_Callback:
 1195              	.LFB325:
 304:../Src/smtc_hal/smtc_hal_gpio.c **** 
 305:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 306:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief MCU interrupt handlers
 307:../Src/smtc_hal/smtc_hal_gpio.c **** */
 308:../Src/smtc_hal/smtc_hal_gpio.c **** 
 309:../Src/smtc_hal/smtc_hal_gpio.c **** void HAL_GPIO_EXTI_Callback( uint16_t gpio_pin )
ARM GAS  /tmp/ccK3GOy2.s 			page 58


 310:../Src/smtc_hal/smtc_hal_gpio.c **** {
 1196              		.loc 2 310 1
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 16
 1199              		@ frame_needed = 1, uses_anonymous_args = 0
 1200 0000 80B5     		push	{r7, lr}
 1201              	.LCFI59:
 1202              		.cfi_def_cfa_offset 8
 1203              		.cfi_offset 7, -8
 1204              		.cfi_offset 14, -4
 1205 0002 84B0     		sub	sp, sp, #16
 1206              	.LCFI60:
 1207              		.cfi_def_cfa_offset 24
 1208 0004 00AF     		add	r7, sp, #0
 1209              	.LCFI61:
 1210              		.cfi_def_cfa_register 7
 1211 0006 0346     		mov	r3, r0
 1212 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 311:../Src/smtc_hal/smtc_hal_gpio.c ****     uint8_t callback_index = 0;
 1213              		.loc 2 311 13
 1214 000a 0023     		movs	r3, #0
 1215 000c FB73     		strb	r3, [r7, #15]
 312:../Src/smtc_hal/smtc_hal_gpio.c **** 
 313:../Src/smtc_hal/smtc_hal_gpio.c ****     if( gpio_pin > 0 )
 1216              		.loc 2 313 7
 1217 000e FB88     		ldrh	r3, [r7, #6]
 1218 0010 002B     		cmp	r3, #0
 1219 0012 09D0     		beq	.L54
 314:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 315:../Src/smtc_hal/smtc_hal_gpio.c ****         while( gpio_pin != 0x01 )
 1220              		.loc 2 315 14
 1221 0014 05E0     		b	.L55
 1222              	.L56:
 316:../Src/smtc_hal/smtc_hal_gpio.c ****         {
 317:../Src/smtc_hal/smtc_hal_gpio.c ****             gpio_pin = gpio_pin >> 1;
 1223              		.loc 2 317 22
 1224 0016 FB88     		ldrh	r3, [r7, #6]
 1225 0018 5B08     		lsrs	r3, r3, #1
 1226 001a FB80     		strh	r3, [r7, #6]	@ movhi
 318:../Src/smtc_hal/smtc_hal_gpio.c ****             callback_index++;
 1227              		.loc 2 318 27
 1228 001c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1229 001e 0133     		adds	r3, r3, #1
 1230 0020 FB73     		strb	r3, [r7, #15]
 1231              	.L55:
 315:../Src/smtc_hal/smtc_hal_gpio.c ****         {
 1232              		.loc 2 315 14
 1233 0022 FB88     		ldrh	r3, [r7, #6]
 1234 0024 012B     		cmp	r3, #1
 1235 0026 F6D1     		bne	.L56
 1236              	.L54:
 319:../Src/smtc_hal/smtc_hal_gpio.c ****         }
 320:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 321:../Src/smtc_hal/smtc_hal_gpio.c **** 
 322:../Src/smtc_hal/smtc_hal_gpio.c ****     if( ( gpio_irq[callback_index] != NULL ) &&
 1237              		.loc 2 322 19
 1238 0028 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
ARM GAS  /tmp/ccK3GOy2.s 			page 59


 1239 002a 0E4A     		ldr	r2, .L59
 1240 002c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1241              		.loc 2 322 7
 1242 0030 002B     		cmp	r3, #0
 1243 0032 12D0     		beq	.L58
 323:../Src/smtc_hal/smtc_hal_gpio.c ****         ( gpio_irq[callback_index]->callback != NULL ) )
 1244              		.loc 2 323 19 discriminator 1
 1245 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1246 0036 0B4A     		ldr	r2, .L59
 1247 0038 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1248              		.loc 2 323 35 discriminator 1
 1249 003c 9B68     		ldr	r3, [r3, #8]
 322:../Src/smtc_hal/smtc_hal_gpio.c ****         ( gpio_irq[callback_index]->callback != NULL ) )
 1250              		.loc 2 322 46 discriminator 1
 1251 003e 002B     		cmp	r3, #0
 1252 0040 0BD0     		beq	.L58
 324:../Src/smtc_hal/smtc_hal_gpio.c ****     {
 325:../Src/smtc_hal/smtc_hal_gpio.c ****         gpio_irq[callback_index]->callback( gpio_irq[callback_index]->context );
 1253              		.loc 2 325 17
 1254 0042 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1255 0044 074A     		ldr	r2, .L59
 1256 0046 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1257              		.loc 2 325 33
 1258 004a 9B68     		ldr	r3, [r3, #8]
 1259              		.loc 2 325 53
 1260 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1261 004e 0549     		ldr	r1, .L59
 1262 0050 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1263              		.loc 2 325 9
 1264 0054 5268     		ldr	r2, [r2, #4]
 1265 0056 1046     		mov	r0, r2
 1266 0058 9847     		blx	r3
 1267              	.LVL0:
 1268              	.L58:
 326:../Src/smtc_hal/smtc_hal_gpio.c ****     }
 327:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1269              		.loc 2 327 1
 1270 005a 00BF     		nop
 1271 005c 1037     		adds	r7, r7, #16
 1272              	.LCFI62:
 1273              		.cfi_def_cfa_offset 8
 1274 005e BD46     		mov	sp, r7
 1275              	.LCFI63:
 1276              		.cfi_def_cfa_register 13
 1277              		@ sp needed
 1278 0060 80BD     		pop	{r7, pc}
 1279              	.L60:
 1280 0062 00BF     		.align	2
 1281              	.L59:
 1282 0064 00000000 		.word	gpio_irq
 1283              		.cfi_endproc
 1284              	.LFE325:
 1286              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 1287              		.align	1
 1288              		.global	EXTI0_IRQHandler
 1289              		.syntax unified
 1290              		.thumb
ARM GAS  /tmp/ccK3GOy2.s 			page 60


 1291              		.thumb_func
 1292              		.fpu fpv4-sp-d16
 1294              	EXTI0_IRQHandler:
 1295              	.LFB326:
 328:../Src/smtc_hal/smtc_hal_gpio.c **** 
 329:../Src/smtc_hal/smtc_hal_gpio.c **** /******************************************************************************/
 330:../Src/smtc_hal/smtc_hal_gpio.c **** /* STM32L4xx Peripheral Interrupt Handlers                                    */
 331:../Src/smtc_hal/smtc_hal_gpio.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 332:../Src/smtc_hal/smtc_hal_gpio.c **** /* For the available peripheral interrupt handler names,                      */
 333:../Src/smtc_hal/smtc_hal_gpio.c **** /* please refer to the startup file (startup_stm32l4xx.s).                    */
 334:../Src/smtc_hal/smtc_hal_gpio.c **** /******************************************************************************/
 335:../Src/smtc_hal/smtc_hal_gpio.c **** 
 336:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 337:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief This function handles EXTI line0 interrupt.
 338:../Src/smtc_hal/smtc_hal_gpio.c **** */
 339:../Src/smtc_hal/smtc_hal_gpio.c **** void EXTI0_IRQHandler(void)
 340:../Src/smtc_hal/smtc_hal_gpio.c **** {
 1296              		.loc 2 340 1
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 1, uses_anonymous_args = 0
 1300 0000 80B5     		push	{r7, lr}
 1301              	.LCFI64:
 1302              		.cfi_def_cfa_offset 8
 1303              		.cfi_offset 7, -8
 1304              		.cfi_offset 14, -4
 1305 0002 00AF     		add	r7, sp, #0
 1306              	.LCFI65:
 1307              		.cfi_def_cfa_register 7
 341:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI0_IRQn 0 */
 342:../Src/smtc_hal/smtc_hal_gpio.c **** 
 343:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI0_IRQn 0 */
 344:../Src/smtc_hal/smtc_hal_gpio.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 1308              		.loc 2 344 3
 1309 0004 0120     		movs	r0, #1
 1310 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 345:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI0_IRQn 1 */
 346:../Src/smtc_hal/smtc_hal_gpio.c **** 
 347:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI0_IRQn 1 */
 348:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1311              		.loc 2 348 1
 1312 000a 00BF     		nop
 1313 000c 80BD     		pop	{r7, pc}
 1314              		.cfi_endproc
 1315              	.LFE326:
 1317              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 1318              		.align	1
 1319              		.global	EXTI1_IRQHandler
 1320              		.syntax unified
 1321              		.thumb
 1322              		.thumb_func
 1323              		.fpu fpv4-sp-d16
 1325              	EXTI1_IRQHandler:
 1326              	.LFB327:
 349:../Src/smtc_hal/smtc_hal_gpio.c **** 
 350:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 351:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief This function handles EXTI line1 interrupt.
ARM GAS  /tmp/ccK3GOy2.s 			page 61


 352:../Src/smtc_hal/smtc_hal_gpio.c **** */
 353:../Src/smtc_hal/smtc_hal_gpio.c **** void EXTI1_IRQHandler(void)
 354:../Src/smtc_hal/smtc_hal_gpio.c **** {
 1327              		.loc 2 354 1
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 1, uses_anonymous_args = 0
 1331 0000 80B5     		push	{r7, lr}
 1332              	.LCFI66:
 1333              		.cfi_def_cfa_offset 8
 1334              		.cfi_offset 7, -8
 1335              		.cfi_offset 14, -4
 1336 0002 00AF     		add	r7, sp, #0
 1337              	.LCFI67:
 1338              		.cfi_def_cfa_register 7
 355:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI1_IRQn 0 */
 356:../Src/smtc_hal/smtc_hal_gpio.c **** 
 357:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI1_IRQn 0 */
 358:../Src/smtc_hal/smtc_hal_gpio.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 1339              		.loc 2 358 3
 1340 0004 0220     		movs	r0, #2
 1341 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 359:../Src/smtc_hal/smtc_hal_gpio.c **** 
 360:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI1_IRQn 1 */
 361:../Src/smtc_hal/smtc_hal_gpio.c **** 
 362:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI1_IRQn 1 */
 363:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1342              		.loc 2 363 1
 1343 000a 00BF     		nop
 1344 000c 80BD     		pop	{r7, pc}
 1345              		.cfi_endproc
 1346              	.LFE327:
 1348              		.section	.text.EXTI2_IRQHandler,"ax",%progbits
 1349              		.align	1
 1350              		.global	EXTI2_IRQHandler
 1351              		.syntax unified
 1352              		.thumb
 1353              		.thumb_func
 1354              		.fpu fpv4-sp-d16
 1356              	EXTI2_IRQHandler:
 1357              	.LFB328:
 364:../Src/smtc_hal/smtc_hal_gpio.c **** 
 365:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 366:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief This function handles EXTI line2 interrupt.
 367:../Src/smtc_hal/smtc_hal_gpio.c **** */
 368:../Src/smtc_hal/smtc_hal_gpio.c **** void EXTI2_IRQHandler(void)
 369:../Src/smtc_hal/smtc_hal_gpio.c **** {
 1358              		.loc 2 369 1
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 1, uses_anonymous_args = 0
 1362 0000 80B5     		push	{r7, lr}
 1363              	.LCFI68:
 1364              		.cfi_def_cfa_offset 8
 1365              		.cfi_offset 7, -8
 1366              		.cfi_offset 14, -4
 1367 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccK3GOy2.s 			page 62


 1368              	.LCFI69:
 1369              		.cfi_def_cfa_register 7
 370:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI2_IRQn 0 */
 371:../Src/smtc_hal/smtc_hal_gpio.c **** 
 372:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI2_IRQn 0 */
 373:../Src/smtc_hal/smtc_hal_gpio.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 1370              		.loc 2 373 3
 1371 0004 0420     		movs	r0, #4
 1372 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 374:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI2_IRQn 1 */
 375:../Src/smtc_hal/smtc_hal_gpio.c **** 
 376:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI2_IRQn 1 */
 377:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1373              		.loc 2 377 1
 1374 000a 00BF     		nop
 1375 000c 80BD     		pop	{r7, pc}
 1376              		.cfi_endproc
 1377              	.LFE328:
 1379              		.section	.text.EXTI3_IRQHandler,"ax",%progbits
 1380              		.align	1
 1381              		.global	EXTI3_IRQHandler
 1382              		.syntax unified
 1383              		.thumb
 1384              		.thumb_func
 1385              		.fpu fpv4-sp-d16
 1387              	EXTI3_IRQHandler:
 1388              	.LFB329:
 378:../Src/smtc_hal/smtc_hal_gpio.c **** 
 379:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 380:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief This function handles EXTI line3 interrupt.
 381:../Src/smtc_hal/smtc_hal_gpio.c **** */
 382:../Src/smtc_hal/smtc_hal_gpio.c **** void EXTI3_IRQHandler(void)
 383:../Src/smtc_hal/smtc_hal_gpio.c **** {
 1389              		.loc 2 383 1
 1390              		.cfi_startproc
 1391              		@ args = 0, pretend = 0, frame = 0
 1392              		@ frame_needed = 1, uses_anonymous_args = 0
 1393 0000 80B5     		push	{r7, lr}
 1394              	.LCFI70:
 1395              		.cfi_def_cfa_offset 8
 1396              		.cfi_offset 7, -8
 1397              		.cfi_offset 14, -4
 1398 0002 00AF     		add	r7, sp, #0
 1399              	.LCFI71:
 1400              		.cfi_def_cfa_register 7
 384:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI3_IRQn 0 */
 385:../Src/smtc_hal/smtc_hal_gpio.c **** 
 386:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI3_IRQn 0 */
 387:../Src/smtc_hal/smtc_hal_gpio.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 1401              		.loc 2 387 3
 1402 0004 0820     		movs	r0, #8
 1403 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 388:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI3_IRQn 1 */
 389:../Src/smtc_hal/smtc_hal_gpio.c **** 
 390:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI3_IRQn 1 */
 391:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1404              		.loc 2 391 1
ARM GAS  /tmp/ccK3GOy2.s 			page 63


 1405 000a 00BF     		nop
 1406 000c 80BD     		pop	{r7, pc}
 1407              		.cfi_endproc
 1408              	.LFE329:
 1410              		.section	.text.EXTI4_IRQHandler,"ax",%progbits
 1411              		.align	1
 1412              		.global	EXTI4_IRQHandler
 1413              		.syntax unified
 1414              		.thumb
 1415              		.thumb_func
 1416              		.fpu fpv4-sp-d16
 1418              	EXTI4_IRQHandler:
 1419              	.LFB330:
 392:../Src/smtc_hal/smtc_hal_gpio.c **** 
 393:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 394:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief This function handles EXTI line4 interrupt.
 395:../Src/smtc_hal/smtc_hal_gpio.c **** */
 396:../Src/smtc_hal/smtc_hal_gpio.c **** void EXTI4_IRQHandler(void)
 397:../Src/smtc_hal/smtc_hal_gpio.c **** {
 1420              		.loc 2 397 1
 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 0
 1423              		@ frame_needed = 1, uses_anonymous_args = 0
 1424 0000 80B5     		push	{r7, lr}
 1425              	.LCFI72:
 1426              		.cfi_def_cfa_offset 8
 1427              		.cfi_offset 7, -8
 1428              		.cfi_offset 14, -4
 1429 0002 00AF     		add	r7, sp, #0
 1430              	.LCFI73:
 1431              		.cfi_def_cfa_register 7
 398:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI4_IRQn 0 */
 399:../Src/smtc_hal/smtc_hal_gpio.c **** 
 400:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI4_IRQn 0 */
 401:../Src/smtc_hal/smtc_hal_gpio.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 1432              		.loc 2 401 3
 1433 0004 1020     		movs	r0, #16
 1434 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 402:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI4_IRQn 1 */
 403:../Src/smtc_hal/smtc_hal_gpio.c **** 
 404:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI4_IRQn 1 */
 405:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1435              		.loc 2 405 1
 1436 000a 00BF     		nop
 1437 000c 80BD     		pop	{r7, pc}
 1438              		.cfi_endproc
 1439              	.LFE330:
 1441              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 1442              		.align	1
 1443              		.global	EXTI9_5_IRQHandler
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1447              		.fpu fpv4-sp-d16
 1449              	EXTI9_5_IRQHandler:
 1450              	.LFB331:
 406:../Src/smtc_hal/smtc_hal_gpio.c **** 
ARM GAS  /tmp/ccK3GOy2.s 			page 64


 407:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 408:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief This function handles EXTI line[9:5] interrupts.
 409:../Src/smtc_hal/smtc_hal_gpio.c **** */
 410:../Src/smtc_hal/smtc_hal_gpio.c **** void EXTI9_5_IRQHandler(void)
 411:../Src/smtc_hal/smtc_hal_gpio.c **** {
 1451              		.loc 2 411 1
 1452              		.cfi_startproc
 1453              		@ args = 0, pretend = 0, frame = 0
 1454              		@ frame_needed = 1, uses_anonymous_args = 0
 1455 0000 80B5     		push	{r7, lr}
 1456              	.LCFI74:
 1457              		.cfi_def_cfa_offset 8
 1458              		.cfi_offset 7, -8
 1459              		.cfi_offset 14, -4
 1460 0002 00AF     		add	r7, sp, #0
 1461              	.LCFI75:
 1462              		.cfi_def_cfa_register 7
 412:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI9_5_IRQn 0 */
 413:../Src/smtc_hal/smtc_hal_gpio.c **** 
 414:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI9_5_IRQn 0 */
 415:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 1463              		.loc 2 415 5
 1464 0004 2020     		movs	r0, #32
 1465 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 416:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 1466              		.loc 2 416 5
 1467 000a 4020     		movs	r0, #64
 1468 000c FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 417:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 1469              		.loc 2 417 5
 1470 0010 8020     		movs	r0, #128
 1471 0012 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 418:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 1472              		.loc 2 418 5
 1473 0016 4FF48070 		mov	r0, #256
 1474 001a FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 419:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 1475              		.loc 2 419 5
 1476 001e 4FF40070 		mov	r0, #512
 1477 0022 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 420:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI9_5_IRQn 1 */
 421:../Src/smtc_hal/smtc_hal_gpio.c **** 
 422:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI9_5_IRQn 1 */
 423:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1478              		.loc 2 423 1
 1479 0026 00BF     		nop
 1480 0028 80BD     		pop	{r7, pc}
 1481              		.cfi_endproc
 1482              	.LFE331:
 1484              		.section	.text.EXTI15_10_IRQHandler,"ax",%progbits
 1485              		.align	1
 1486              		.global	EXTI15_10_IRQHandler
 1487              		.syntax unified
 1488              		.thumb
 1489              		.thumb_func
 1490              		.fpu fpv4-sp-d16
 1492              	EXTI15_10_IRQHandler:
ARM GAS  /tmp/ccK3GOy2.s 			page 65


 1493              	.LFB332:
 424:../Src/smtc_hal/smtc_hal_gpio.c **** /**
 425:../Src/smtc_hal/smtc_hal_gpio.c **** * @brief This function handles EXTI line[15:10] interrupts.
 426:../Src/smtc_hal/smtc_hal_gpio.c **** */
 427:../Src/smtc_hal/smtc_hal_gpio.c **** void EXTI15_10_IRQHandler(void)
 428:../Src/smtc_hal/smtc_hal_gpio.c **** {
 1494              		.loc 2 428 1
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 0
 1497              		@ frame_needed = 1, uses_anonymous_args = 0
 1498 0000 80B5     		push	{r7, lr}
 1499              	.LCFI76:
 1500              		.cfi_def_cfa_offset 8
 1501              		.cfi_offset 7, -8
 1502              		.cfi_offset 14, -4
 1503 0002 00AF     		add	r7, sp, #0
 1504              	.LCFI77:
 1505              		.cfi_def_cfa_register 7
 429:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI15_15_IRQn 0 */
 430:../Src/smtc_hal/smtc_hal_gpio.c **** 
 431:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI15_15_IRQn 0 */
 432:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 1506              		.loc 2 432 5
 1507 0004 4FF48060 		mov	r0, #1024
 1508 0008 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 433:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 1509              		.loc 2 433 5
 1510 000c 4FF40060 		mov	r0, #2048
 1511 0010 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 434:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 1512              		.loc 2 434 5
 1513 0014 4FF48050 		mov	r0, #4096
 1514 0018 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 435:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 1515              		.loc 2 435 5
 1516 001c 4FF40050 		mov	r0, #8192
 1517 0020 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 436:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 1518              		.loc 2 436 5
 1519 0024 4FF48040 		mov	r0, #16384
 1520 0028 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 437:../Src/smtc_hal/smtc_hal_gpio.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 1521              		.loc 2 437 5
 1522 002c 4FF40040 		mov	r0, #32768
 1523 0030 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 438:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE BEGIN EXTI15_15_IRQn 1 */
 439:../Src/smtc_hal/smtc_hal_gpio.c **** 
 440:../Src/smtc_hal/smtc_hal_gpio.c ****   /* USER CODE END EXTI15_15_IRQn 1 */
 441:../Src/smtc_hal/smtc_hal_gpio.c **** }
 1524              		.loc 2 441 1
 1525 0034 00BF     		nop
 1526 0036 80BD     		pop	{r7, pc}
 1527              		.cfi_endproc
 1528              	.LFE332:
 1530              		.text
 1531              	.Letext0:
 1532              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
ARM GAS  /tmp/ccK3GOy2.s 			page 66


 1533              		.file 4 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 1534              		.file 5 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1535              		.file 6 "../Inc/smtc_hal/smtc_hal_gpio_pin_names.h"
 1536              		.file 7 "../Inc/smtc_hal/smtc_hal_gpio.h"
ARM GAS  /tmp/ccK3GOy2.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 smtc_hal_gpio.c
     /tmp/ccK3GOy2.s:18     .text.__NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccK3GOy2.s:25     .text.__NVIC_GetPendingIRQ:0000000000000000 __NVIC_GetPendingIRQ
     /tmp/ccK3GOy2.s:87     .text.__NVIC_GetPendingIRQ:0000000000000040 $d
     /tmp/ccK3GOy2.s:92     .bss.gpio_irq:0000000000000000 $d
     /tmp/ccK3GOy2.s:95     .bss.gpio_irq:0000000000000000 gpio_irq
     /tmp/ccK3GOy2.s:98     .text.hal_gpio_init_out:0000000000000000 $t
     /tmp/ccK3GOy2.s:105    .text.hal_gpio_init_out:0000000000000000 hal_gpio_init_out
     /tmp/ccK3GOy2.s:837    .text.hal_gpio_init:0000000000000000 hal_gpio_init
     /tmp/ccK3GOy2.s:163    .text.hal_gpio_deinit:0000000000000000 $t
     /tmp/ccK3GOy2.s:170    .text.hal_gpio_deinit:0000000000000000 hal_gpio_deinit
     /tmp/ccK3GOy2.s:220    .rodata:0000000000000000 $d
     /tmp/ccK3GOy2.s:232    .text.hal_gpio_init_in:0000000000000000 $t
     /tmp/ccK3GOy2.s:239    .text.hal_gpio_init_in:0000000000000000 hal_gpio_init_in
     /tmp/ccK3GOy2.s:325    .text.hal_gpio_init_in:0000000000000078 $d
     /tmp/ccK3GOy2.s:331    .text.hal_gpio_irq_attach:0000000000000000 $t
     /tmp/ccK3GOy2.s:338    .text.hal_gpio_irq_attach:0000000000000000 hal_gpio_irq_attach
     /tmp/ccK3GOy2.s:394    .text.hal_gpio_irq_attach:0000000000000038 $d
     /tmp/ccK3GOy2.s:399    .text.hal_gpio_irq_deatach:0000000000000000 $t
     /tmp/ccK3GOy2.s:406    .text.hal_gpio_irq_deatach:0000000000000000 hal_gpio_irq_deatach
     /tmp/ccK3GOy2.s:456    .text.hal_gpio_irq_deatach:0000000000000030 $d
     /tmp/ccK3GOy2.s:461    .text.hal_gpio_irq_enable:0000000000000000 $t
     /tmp/ccK3GOy2.s:468    .text.hal_gpio_irq_enable:0000000000000000 hal_gpio_irq_enable
     /tmp/ccK3GOy2.s:510    .text.hal_gpio_irq_disable:0000000000000000 $t
     /tmp/ccK3GOy2.s:517    .text.hal_gpio_irq_disable:0000000000000000 hal_gpio_irq_disable
     /tmp/ccK3GOy2.s:559    .text.hal_gpio_set_value:0000000000000000 $t
     /tmp/ccK3GOy2.s:566    .text.hal_gpio_set_value:0000000000000000 hal_gpio_set_value
     /tmp/ccK3GOy2.s:625    .text.hal_gpio_toggle:0000000000000000 $t
     /tmp/ccK3GOy2.s:632    .text.hal_gpio_toggle:0000000000000000 hal_gpio_toggle
     /tmp/ccK3GOy2.s:684    .text.hal_gpio_get_value:0000000000000000 $t
     /tmp/ccK3GOy2.s:691    .text.hal_gpio_get_value:0000000000000000 hal_gpio_get_value
     /tmp/ccK3GOy2.s:750    .text.hal_gpio_is_pending_irq:0000000000000000 $t
     /tmp/ccK3GOy2.s:757    .text.hal_gpio_is_pending_irq:0000000000000000 hal_gpio_is_pending_irq
     /tmp/ccK3GOy2.s:831    .text.hal_gpio_init:0000000000000000 $t
     /tmp/ccK3GOy2.s:1069   .text.hal_gpio_init:000000000000016c $d
     /tmp/ccK3GOy2.s:1079   .text.hal_gpio_init:0000000000000194 $t
     /tmp/ccK3GOy2.s:1174   .text.hal_gpio_init:000000000000021c $d
     /tmp/ccK3GOy2.s:1187   .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/ccK3GOy2.s:1194   .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/ccK3GOy2.s:1282   .text.HAL_GPIO_EXTI_Callback:0000000000000064 $d
     /tmp/ccK3GOy2.s:1287   .text.EXTI0_IRQHandler:0000000000000000 $t
     /tmp/ccK3GOy2.s:1294   .text.EXTI0_IRQHandler:0000000000000000 EXTI0_IRQHandler
     /tmp/ccK3GOy2.s:1318   .text.EXTI1_IRQHandler:0000000000000000 $t
     /tmp/ccK3GOy2.s:1325   .text.EXTI1_IRQHandler:0000000000000000 EXTI1_IRQHandler
     /tmp/ccK3GOy2.s:1349   .text.EXTI2_IRQHandler:0000000000000000 $t
     /tmp/ccK3GOy2.s:1356   .text.EXTI2_IRQHandler:0000000000000000 EXTI2_IRQHandler
     /tmp/ccK3GOy2.s:1380   .text.EXTI3_IRQHandler:0000000000000000 $t
     /tmp/ccK3GOy2.s:1387   .text.EXTI3_IRQHandler:0000000000000000 EXTI3_IRQHandler
     /tmp/ccK3GOy2.s:1411   .text.EXTI4_IRQHandler:0000000000000000 $t
     /tmp/ccK3GOy2.s:1418   .text.EXTI4_IRQHandler:0000000000000000 EXTI4_IRQHandler
     /tmp/ccK3GOy2.s:1442   .text.EXTI9_5_IRQHandler:0000000000000000 $t
     /tmp/ccK3GOy2.s:1449   .text.EXTI9_5_IRQHandler:0000000000000000 EXTI9_5_IRQHandler
     /tmp/ccK3GOy2.s:1485   .text.EXTI15_10_IRQHandler:0000000000000000 $t
     /tmp/ccK3GOy2.s:1492   .text.EXTI15_10_IRQHandler:0000000000000000 EXTI15_10_IRQHandler

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccK3GOy2.s 			page 68


HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_WritePin
HAL_GPIO_TogglePin
HAL_GPIO_ReadPin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_GPIO_EXTI_IRQHandler
