Inputs:in1,in2,sel; 
Outputs:out;
Parts: NOT1 NOT, AND1 AND, AND2 AND, OR1 OR; 
Wires:
  sel->NOT1.in, NOT1.out->AND1.in1, in1->AND1.in2,
  sel->AND2.in1, in2->AND2.in2,
  AND1.out->OR1.in1, AND2.out->OR1.in2, OR1.out->out
;