<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: PDB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_p_d_b___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">PDB_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html">PDB Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_d_b__structs___g_r_o_u_p.html">PDB struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a27b752c3fb14fa47cda9b911dda18eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5">SC</a></td></tr>
<tr class="memdesc:a27b752c3fb14fa47cda9b911dda18eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Status and Control Register  <a href="#a27b752c3fb14fa47cda9b911dda18eb5">More...</a><br /></td></tr>
<tr class="separator:a27b752c3fb14fa47cda9b911dda18eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69113e63275302871696253eb33d1aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa">MOD</a></td></tr>
<tr class="memdesc:ae69113e63275302871696253eb33d1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Modulus Register  <a href="#ae69113e63275302871696253eb33d1aa">More...</a><br /></td></tr>
<tr class="separator:ae69113e63275302871696253eb33d1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e">CNT</a></td></tr>
<tr class="memdesc:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Counter Register  <a href="#ac0196244d0c47eaf8fb40c53a3babd8e">More...</a><br /></td></tr>
<tr class="separator:ac0196244d0c47eaf8fb40c53a3babd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9">IDLY</a></td></tr>
<tr class="memdesc:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Interrupt Delay Register  <a href="#a0cc0a5fd26a50498ff744ccfc90425a9">More...</a><br /></td></tr>
<tr class="separator:a0cc0a5fd26a50498ff744ccfc90425a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6714cee267d11f0a95d29c3ceaa339fd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afb6111cef1fa7d90350245d87d053d2b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68">C1</a></td></tr>
<tr class="memdesc:afb6111cef1fa7d90350245d87d053d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: Channel Control Register 1  <a href="#afb6111cef1fa7d90350245d87d053d2b">More...</a><br /></td></tr>
<tr class="separator:afb6111cef1fa7d90350245d87d053d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98337212cbd42699630cfc3d8649e382"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3">S</a></td></tr>
<tr class="memdesc:a98337212cbd42699630cfc3d8649e382"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: Channel Status Register  <a href="#a98337212cbd42699630cfc3d8649e382">More...</a><br /></td></tr>
<tr class="separator:a98337212cbd42699630cfc3d8649e382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08308f67ca93f29217396fe59928ec8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a313f3125147793d214f81d5bb45f04c3">DLY</a> [2]</td></tr>
<tr class="memdesc:ab08308f67ca93f29217396fe59928ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: Channel Delay Register  <a href="#ab08308f67ca93f29217396fe59928ec8">More...</a><br /></td></tr>
<tr class="separator:ab08308f67ca93f29217396fe59928ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fa4edff6e0baa2ac1086ed2e72372a"><td class="memItemLeft" >&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="struct_p_d_b___type.html#a8f867134b96823fab792916830421f3b">RESERVED_0</a> [24]</td></tr>
<tr class="separator:a43fa4edff6e0baa2ac1086ed2e72372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6714cee267d11f0a95d29c3ceaa339fd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a6714cee267d11f0a95d29c3ceaa339fd">CH</a> [2]</td></tr>
<tr class="memdesc:a6714cee267d11f0a95d29c3ceaa339fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: (cluster: size=0x0050, 80)  <a href="#a6714cee267d11f0a95d29c3ceaa339fd">More...</a><br /></td></tr>
<tr class="separator:a6714cee267d11f0a95d29c3ceaa339fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930f8653e957fb15ab03ed13d768eb5f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a930f8653e957fb15ab03ed13d768eb5f">RESERVED_1</a> [304]</td></tr>
<tr class="separator:a930f8653e957fb15ab03ed13d768eb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cea78677c2f36e8ad10791dfcb9b086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086">POEN</a></td></tr>
<tr class="memdesc:a5cea78677c2f36e8ad10791dfcb9b086"><td class="mdescLeft">&#160;</td><td class="mdescRight">0190: Pulse-Out Enable Register  <a href="#a5cea78677c2f36e8ad10791dfcb9b086">More...</a><br /></td></tr>
<tr class="separator:a5cea78677c2f36e8ad10791dfcb9b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3c8b90b8b9793e9620a5ed63280de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_b___type.html#a3d3c8b90b8b9793e9620a5ed63280de0">PODLY</a> [2]</td></tr>
<tr class="memdesc:a3d3c8b90b8b9793e9620a5ed63280de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0194: Pulse-Out Delay Register  <a href="#a3d3c8b90b8b9793e9620a5ed63280de0">More...</a><br /></td></tr>
<tr class="separator:a3d3c8b90b8b9793e9620a5ed63280de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a08fc04ae996dc8dcbb0d61921b486a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08fc04ae996dc8dcbb0d61921b486a68">&#9670;&nbsp;</a></span>C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: Channel Control Register 1 </p>

</div>
</div>
<a id="a6714cee267d11f0a95d29c3ceaa339fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6714cee267d11f0a95d29c3ceaa339fd">&#9670;&nbsp;</a></span>CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PDB_Type::CH[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: (cluster: size=0x0050, 80) </p>

</div>
</div>
<a id="ac0196244d0c47eaf8fb40c53a3babd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0196244d0c47eaf8fb40c53a3babd8e">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PDB_Type::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Counter Register </p>

</div>
</div>
<a id="a313f3125147793d214f81d5bb45f04c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313f3125147793d214f81d5bb45f04c3">&#9670;&nbsp;</a></span>DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::DLY[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: Channel Delay Register </p>

</div>
</div>
<a id="a0cc0a5fd26a50498ff744ccfc90425a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc0a5fd26a50498ff744ccfc90425a9">&#9670;&nbsp;</a></span>IDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::IDLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Interrupt Delay Register </p>

</div>
</div>
<a id="ae69113e63275302871696253eb33d1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69113e63275302871696253eb33d1aa">&#9670;&nbsp;</a></span>MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::MOD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Modulus Register </p>

</div>
</div>
<a id="a3d3c8b90b8b9793e9620a5ed63280de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3c8b90b8b9793e9620a5ed63280de0">&#9670;&nbsp;</a></span>PODLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::PODLY[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0194: Pulse-Out Delay Register </p>

</div>
</div>
<a id="a5cea78677c2f36e8ad10791dfcb9b086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cea78677c2f36e8ad10791dfcb9b086">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0190: Pulse-Out Enable Register </p>

</div>
</div>
<a id="a8f867134b96823fab792916830421f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f867134b96823fab792916830421f3b">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PDB_Type::RESERVED_0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a930f8653e957fb15ab03ed13d768eb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930f8653e957fb15ab03ed13d768eb5f">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PDB_Type::RESERVED_1[304]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3e33b249de9772accd3ea93c70ea9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e33b249de9772accd3ea93c70ea9a3">&#9670;&nbsp;</a></span>S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: Channel Status Register </p>

</div>
</div>
<a id="a27b752c3fb14fa47cda9b911dda18eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b752c3fb14fa47cda9b911dda18eb5">&#9670;&nbsp;</a></span>SC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDB_Type::SC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Status and Control Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:26 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
