

================================================================
== Vitis HLS Report for 'C_IO_L3_in_x1'
================================================================
* Date:           Sun Sep 18 13:59:15 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     3193|    25201|  10.642 us|  83.995 us|  3193|  25201|     none|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |                                                |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip |          |
        |                    Loop Name                   |   min   |   max   |   Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |- C_IO_L3_in_x1_loop_1_C_IO_L3_in_x1_loop_2     |     3192|    25200|  133 ~ 1050|          -|          -|     24|        no|
        | + C_IO_L3_in_x1_loop_3                         |      131|     1048|         131|          -|          -|  1 ~ 8|        no|
        |  ++ C_IO_L3_in_x1_loop_4_C_IO_L3_in_x1_loop_5  |      128|      128|           2|          1|          1|    128|       yes|
        +------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 6 5 
5 --> 4 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_local_out, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_local_out, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_in, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln16785 = br void" [./dut.cpp:16785]   --->   Operation 10 'br' 'br_ln16785' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890, void %.loopexit"   --->   Operation 11 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691, void %.loopexit"   --->   Operation 12 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten7, i5 1"   --->   Operation 13 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split8, void"   --->   Operation 15 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L3_in_x1_loop_1_C_IO_L3_in_x1_loop_2_str"   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.49ns)   --->   "%icmp_ln890_1013 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 18 'icmp' 'icmp_ln890_1013' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.27ns)   --->   "%select_ln16785 = select i1 %icmp_ln890_1013, i3 0, i3 %c1_V" [./dut.cpp:16785]   --->   Operation 19 'select' 'select_ln16785' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln16786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1674" [./dut.cpp:16786]   --->   Operation 20 'specloopname' 'specloopname_ln16786' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln16785, i3 0" [./dut.cpp:16785]   --->   Operation 21 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.70ns)   --->   "%add_i_i42_cast = sub i6 41, i6 %p_shl" [./dut.cpp:16785]   --->   Operation 22 'sub' 'add_i_i42_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln16789 = br void" [./dut.cpp:16789]   --->   Operation 23 'br' 'br_ln16789' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln16809 = ret" [./dut.cpp:16809]   --->   Operation 24 'ret' 'ret_ln16809' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c3 = phi i4 0, void %.split8, i4 %c3_17, void"   --->   Operation 25 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.65ns)   --->   "%icmp_ln16789 = icmp_eq  i4 %c3, i4 8" [./dut.cpp:16789]   --->   Operation 26 'icmp' 'icmp_ln16789' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.70ns)   --->   "%c3_17 = add i4 %c3, i4 1" [./dut.cpp:16789]   --->   Operation 28 'add' 'c3_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln16789 = br i1 %icmp_ln16789, void %.split4, void %.loopexit" [./dut.cpp:16789]   --->   Operation 29 'br' 'br_ln16789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1541"   --->   Operation 30 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln16789)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 31 'zext' 'zext_ln886' <Predicate = (!icmp_ln16789)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i42_cast"   --->   Operation 32 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln16789)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln16790 = br i1 %icmp_ln886, void %.preheader.preheader.preheader, void %.loopexit" [./dut.cpp:16790]   --->   Operation 33 'br' 'br_ln16790' <Predicate = (!icmp_ln16789)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 34 'br' 'br_ln890' <Predicate = (!icmp_ln16789 & !icmp_ln886)> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln16785, i3 1"   --->   Operation 35 'add' 'add_ln691' <Predicate = (icmp_ln886) | (icmp_ln16789)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln886) | (icmp_ln16789)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890_73, void %.preheader, i8 0, void %.preheader.preheader.preheader"   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln890_73 = add i8 %indvar_flatten, i8 1"   --->   Operation 38 'add' 'add_ln890_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.58ns)   --->   "%icmp_ln890_1014 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 39 'icmp' 'icmp_ln890_1014' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1014, void %.preheader, void"   --->   Operation 40 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L3_in_x1_loop_4_C_IO_L3_in_x1_loop_5_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1014)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1014)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln890_1014)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1741" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1014)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'tmp' <Predicate = (!icmp_ln890_1014)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 46 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_local_out, i512 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!icmp_ln890_1014)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln890_1014)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_local_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
br_ln16785            (br               ) [ 0111111]
indvar_flatten7       (phi              ) [ 0010000]
c1_V                  (phi              ) [ 0010000]
add_ln890             (add              ) [ 0111111]
icmp_ln890            (icmp             ) [ 0011111]
br_ln890              (br               ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
icmp_ln890_1013       (icmp             ) [ 0000000]
select_ln16785        (select           ) [ 0001111]
specloopname_ln16786  (specloopname     ) [ 0000000]
p_shl                 (bitconcatenate   ) [ 0000000]
add_i_i42_cast        (sub              ) [ 0001111]
br_ln16789            (br               ) [ 0011111]
ret_ln16809           (ret              ) [ 0000000]
c3                    (phi              ) [ 0001000]
icmp_ln16789          (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
c3_17                 (add              ) [ 0011111]
br_ln16789            (br               ) [ 0000000]
specloopname_ln1616   (specloopname     ) [ 0000000]
zext_ln886            (zext             ) [ 0000000]
icmp_ln886            (icmp             ) [ 0011111]
br_ln16790            (br               ) [ 0000000]
br_ln890              (br               ) [ 0011111]
add_ln691             (add              ) [ 0111111]
br_ln0                (br               ) [ 0111111]
indvar_flatten        (phi              ) [ 0000100]
add_ln890_73          (add              ) [ 0011111]
icmp_ln890_1014       (icmp             ) [ 0011111]
br_ln890              (br               ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
tmp                   (read             ) [ 0000000]
write_ln174           (write            ) [ 0000000]
br_ln0                (br               ) [ 0011111]
br_ln0                (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_local_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_local_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_IO_L3_in_x1_loop_1_C_IO_L3_in_x1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1674"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1541"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_IO_L3_in_x1_loop_4_C_IO_L3_in_x1_loop_5_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1741"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="512" slack="0"/>
<pin id="82" dir="0" index="1" bw="512" slack="0"/>
<pin id="83" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln174_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="512" slack="0"/>
<pin id="89" dir="0" index="2" bw="512" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="94" class="1005" name="indvar_flatten7_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten7_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="c1_V_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="1"/>
<pin id="107" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="c1_V_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="3" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="c3_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="1"/>
<pin id="118" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="c3_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="indvar_flatten_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="1"/>
<pin id="129" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln890_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln890_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln890_1013_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1013/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln16785_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16785/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_shl_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_i_i42_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i42_cast/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln16789_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16789/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="c3_17_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_17/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln886_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln886_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln691_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="1"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln890_73_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_73/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln890_1014_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1014/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="add_ln890_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="224" class="1005" name="select_ln16785_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="1"/>
<pin id="226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16785 "/>
</bind>
</comp>

<comp id="229" class="1005" name="add_i_i42_cast_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="1"/>
<pin id="231" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i42_cast "/>
</bind>
</comp>

<comp id="234" class="1005" name="icmp_ln16789_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16789 "/>
</bind>
</comp>

<comp id="238" class="1005" name="c3_17_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3_17 "/>
</bind>
</comp>

<comp id="243" class="1005" name="icmp_ln886_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="247" class="1005" name="add_ln691_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="252" class="1005" name="add_ln890_73_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_73 "/>
</bind>
</comp>

<comp id="257" class="1005" name="icmp_ln890_1014_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1014 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="76" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="78" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="98" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="98" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="109" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="109" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="156" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="120" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="120" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="120" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="131" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="131" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="138" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="227"><net_src comp="156" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="232"><net_src comp="172" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="237"><net_src comp="178" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="184" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="246"><net_src comp="194" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="199" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="255"><net_src comp="204" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="260"><net_src comp="210" pin="2"/><net_sink comp="257" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_local_out | {5 }
 - Input state : 
	Port: C_IO_L3_in_x1 : fifo_C_in | {5 }
  - Chain level:
	State 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_1013 : 1
		select_ln16785 : 2
		p_shl : 3
		add_i_i42_cast : 4
	State 3
		icmp_ln16789 : 1
		c3_17 : 1
		br_ln16789 : 2
		zext_ln886 : 1
		icmp_ln886 : 2
		br_ln16790 : 3
	State 4
		add_ln890_73 : 1
		icmp_ln890_1014 : 1
		br_ln890 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln890_fu_138    |    0    |    12   |
|    add   |       c3_17_fu_184      |    0    |    12   |
|          |     add_ln691_fu_199    |    0    |    10   |
|          |   add_ln890_73_fu_204   |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_144    |    0    |    9    |
|          |  icmp_ln890_1013_fu_150 |    0    |    8    |
|   icmp   |   icmp_ln16789_fu_178   |    0    |    9    |
|          |    icmp_ln886_fu_194    |    0    |    10   |
|          |  icmp_ln890_1014_fu_210 |    0    |    11   |
|----------|-------------------------|---------|---------|
|    sub   |  add_i_i42_cast_fu_172  |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |  select_ln16785_fu_156  |    0    |    3    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_80     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_86 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       p_shl_fu_164      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln886_fu_190    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   112   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_i_i42_cast_reg_229|    6   |
|   add_ln691_reg_247   |    3   |
|  add_ln890_73_reg_252 |    8   |
|   add_ln890_reg_216   |    5   |
|      c1_V_reg_105     |    3   |
|     c3_17_reg_238     |    4   |
|       c3_reg_116      |    4   |
|  icmp_ln16789_reg_234 |    1   |
|   icmp_ln886_reg_243  |    1   |
|icmp_ln890_1014_reg_257|    1   |
| indvar_flatten7_reg_94|    5   |
| indvar_flatten_reg_127|    8   |
| select_ln16785_reg_224|    3   |
+-----------------------+--------+
|         Total         |   52   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   112  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   52   |    -   |
+-----------+--------+--------+
|   Total   |   52   |   112  |
+-----------+--------+--------+
