
STM32H743ZI2_Module8-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf88  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  0800c228  0800c228  0001c228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c304  0800c304  0001c304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c30c  0800c30c  0001c30c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c310  0800c310  0001c310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  0800c314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000067c  20000078  0800c388  00020078  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  200006f4  0800c388  000206f4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002395f  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003959  00000000  00000000  00043a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001428  00000000  00000000  00047360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001310  00000000  00000000  00048788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038da0  00000000  00000000  00049a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019afe  00000000  00000000  00082838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00167baa  00000000  00000000  0009c336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00203ee0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005d34  00000000  00000000  00203f34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000078 	.word	0x20000078
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c210 	.word	0x0800c210

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2000007c 	.word	0x2000007c
 80002dc:	0800c210 	.word	0x0800c210

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96e 	b.w	8000674 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468c      	mov	ip, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8083 	bne.w	80004c6 <__udivmoddi4+0x116>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d947      	bls.n	8000456 <__udivmoddi4+0xa6>
 80003c6:	fab2 f282 	clz	r2, r2
 80003ca:	b142      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003cc:	f1c2 0020 	rsb	r0, r2, #32
 80003d0:	fa24 f000 	lsr.w	r0, r4, r0
 80003d4:	4091      	lsls	r1, r2
 80003d6:	4097      	lsls	r7, r2
 80003d8:	ea40 0c01 	orr.w	ip, r0, r1
 80003dc:	4094      	lsls	r4, r2
 80003de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fbbc f6f8 	udiv	r6, ip, r8
 80003e8:	fa1f fe87 	uxth.w	lr, r7
 80003ec:	fb08 c116 	mls	r1, r8, r6, ip
 80003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f4:	fb06 f10e 	mul.w	r1, r6, lr
 80003f8:	4299      	cmp	r1, r3
 80003fa:	d909      	bls.n	8000410 <__udivmoddi4+0x60>
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000402:	f080 8119 	bcs.w	8000638 <__udivmoddi4+0x288>
 8000406:	4299      	cmp	r1, r3
 8000408:	f240 8116 	bls.w	8000638 <__udivmoddi4+0x288>
 800040c:	3e02      	subs	r6, #2
 800040e:	443b      	add	r3, r7
 8000410:	1a5b      	subs	r3, r3, r1
 8000412:	b2a4      	uxth	r4, r4
 8000414:	fbb3 f0f8 	udiv	r0, r3, r8
 8000418:	fb08 3310 	mls	r3, r8, r0, r3
 800041c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000420:	fb00 fe0e 	mul.w	lr, r0, lr
 8000424:	45a6      	cmp	lr, r4
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x8c>
 8000428:	193c      	adds	r4, r7, r4
 800042a:	f100 33ff 	add.w	r3, r0, #4294967295
 800042e:	f080 8105 	bcs.w	800063c <__udivmoddi4+0x28c>
 8000432:	45a6      	cmp	lr, r4
 8000434:	f240 8102 	bls.w	800063c <__udivmoddi4+0x28c>
 8000438:	3802      	subs	r0, #2
 800043a:	443c      	add	r4, r7
 800043c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	2600      	movs	r6, #0
 8000446:	b11d      	cbz	r5, 8000450 <__udivmoddi4+0xa0>
 8000448:	40d4      	lsrs	r4, r2
 800044a:	2300      	movs	r3, #0
 800044c:	e9c5 4300 	strd	r4, r3, [r5]
 8000450:	4631      	mov	r1, r6
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	b902      	cbnz	r2, 800045a <__udivmoddi4+0xaa>
 8000458:	deff      	udf	#255	; 0xff
 800045a:	fab2 f282 	clz	r2, r2
 800045e:	2a00      	cmp	r2, #0
 8000460:	d150      	bne.n	8000504 <__udivmoddi4+0x154>
 8000462:	1bcb      	subs	r3, r1, r7
 8000464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000468:	fa1f f887 	uxth.w	r8, r7
 800046c:	2601      	movs	r6, #1
 800046e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000472:	0c21      	lsrs	r1, r4, #16
 8000474:	fb0e 331c 	mls	r3, lr, ip, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb08 f30c 	mul.w	r3, r8, ip
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0xe4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f10c 30ff 	add.w	r0, ip, #4294967295
 800048a:	d202      	bcs.n	8000492 <__udivmoddi4+0xe2>
 800048c:	428b      	cmp	r3, r1
 800048e:	f200 80e9 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 8000492:	4684      	mov	ip, r0
 8000494:	1ac9      	subs	r1, r1, r3
 8000496:	b2a3      	uxth	r3, r4
 8000498:	fbb1 f0fe 	udiv	r0, r1, lr
 800049c:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004a4:	fb08 f800 	mul.w	r8, r8, r0
 80004a8:	45a0      	cmp	r8, r4
 80004aa:	d907      	bls.n	80004bc <__udivmoddi4+0x10c>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b2:	d202      	bcs.n	80004ba <__udivmoddi4+0x10a>
 80004b4:	45a0      	cmp	r8, r4
 80004b6:	f200 80d9 	bhi.w	800066c <__udivmoddi4+0x2bc>
 80004ba:	4618      	mov	r0, r3
 80004bc:	eba4 0408 	sub.w	r4, r4, r8
 80004c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004c4:	e7bf      	b.n	8000446 <__udivmoddi4+0x96>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d909      	bls.n	80004de <__udivmoddi4+0x12e>
 80004ca:	2d00      	cmp	r5, #0
 80004cc:	f000 80b1 	beq.w	8000632 <__udivmoddi4+0x282>
 80004d0:	2600      	movs	r6, #0
 80004d2:	e9c5 0100 	strd	r0, r1, [r5]
 80004d6:	4630      	mov	r0, r6
 80004d8:	4631      	mov	r1, r6
 80004da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004de:	fab3 f683 	clz	r6, r3
 80004e2:	2e00      	cmp	r6, #0
 80004e4:	d14a      	bne.n	800057c <__udivmoddi4+0x1cc>
 80004e6:	428b      	cmp	r3, r1
 80004e8:	d302      	bcc.n	80004f0 <__udivmoddi4+0x140>
 80004ea:	4282      	cmp	r2, r0
 80004ec:	f200 80b8 	bhi.w	8000660 <__udivmoddi4+0x2b0>
 80004f0:	1a84      	subs	r4, r0, r2
 80004f2:	eb61 0103 	sbc.w	r1, r1, r3
 80004f6:	2001      	movs	r0, #1
 80004f8:	468c      	mov	ip, r1
 80004fa:	2d00      	cmp	r5, #0
 80004fc:	d0a8      	beq.n	8000450 <__udivmoddi4+0xa0>
 80004fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000502:	e7a5      	b.n	8000450 <__udivmoddi4+0xa0>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f603 	lsr.w	r6, r0, r3
 800050c:	4097      	lsls	r7, r2
 800050e:	fa01 f002 	lsl.w	r0, r1, r2
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	40d9      	lsrs	r1, r3
 8000518:	4330      	orrs	r0, r6
 800051a:	0c03      	lsrs	r3, r0, #16
 800051c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000520:	fa1f f887 	uxth.w	r8, r7
 8000524:	fb0e 1116 	mls	r1, lr, r6, r1
 8000528:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800052c:	fb06 f108 	mul.w	r1, r6, r8
 8000530:	4299      	cmp	r1, r3
 8000532:	fa04 f402 	lsl.w	r4, r4, r2
 8000536:	d909      	bls.n	800054c <__udivmoddi4+0x19c>
 8000538:	18fb      	adds	r3, r7, r3
 800053a:	f106 3cff 	add.w	ip, r6, #4294967295
 800053e:	f080 808d 	bcs.w	800065c <__udivmoddi4+0x2ac>
 8000542:	4299      	cmp	r1, r3
 8000544:	f240 808a 	bls.w	800065c <__udivmoddi4+0x2ac>
 8000548:	3e02      	subs	r6, #2
 800054a:	443b      	add	r3, r7
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b281      	uxth	r1, r0
 8000550:	fbb3 f0fe 	udiv	r0, r3, lr
 8000554:	fb0e 3310 	mls	r3, lr, r0, r3
 8000558:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055c:	fb00 f308 	mul.w	r3, r0, r8
 8000560:	428b      	cmp	r3, r1
 8000562:	d907      	bls.n	8000574 <__udivmoddi4+0x1c4>
 8000564:	1879      	adds	r1, r7, r1
 8000566:	f100 3cff 	add.w	ip, r0, #4294967295
 800056a:	d273      	bcs.n	8000654 <__udivmoddi4+0x2a4>
 800056c:	428b      	cmp	r3, r1
 800056e:	d971      	bls.n	8000654 <__udivmoddi4+0x2a4>
 8000570:	3802      	subs	r0, #2
 8000572:	4439      	add	r1, r7
 8000574:	1acb      	subs	r3, r1, r3
 8000576:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800057a:	e778      	b.n	800046e <__udivmoddi4+0xbe>
 800057c:	f1c6 0c20 	rsb	ip, r6, #32
 8000580:	fa03 f406 	lsl.w	r4, r3, r6
 8000584:	fa22 f30c 	lsr.w	r3, r2, ip
 8000588:	431c      	orrs	r4, r3
 800058a:	fa20 f70c 	lsr.w	r7, r0, ip
 800058e:	fa01 f306 	lsl.w	r3, r1, r6
 8000592:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000596:	fa21 f10c 	lsr.w	r1, r1, ip
 800059a:	431f      	orrs	r7, r3
 800059c:	0c3b      	lsrs	r3, r7, #16
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fa1f f884 	uxth.w	r8, r4
 80005a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005ae:	fb09 fa08 	mul.w	sl, r9, r8
 80005b2:	458a      	cmp	sl, r1
 80005b4:	fa02 f206 	lsl.w	r2, r2, r6
 80005b8:	fa00 f306 	lsl.w	r3, r0, r6
 80005bc:	d908      	bls.n	80005d0 <__udivmoddi4+0x220>
 80005be:	1861      	adds	r1, r4, r1
 80005c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005c4:	d248      	bcs.n	8000658 <__udivmoddi4+0x2a8>
 80005c6:	458a      	cmp	sl, r1
 80005c8:	d946      	bls.n	8000658 <__udivmoddi4+0x2a8>
 80005ca:	f1a9 0902 	sub.w	r9, r9, #2
 80005ce:	4421      	add	r1, r4
 80005d0:	eba1 010a 	sub.w	r1, r1, sl
 80005d4:	b2bf      	uxth	r7, r7
 80005d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005da:	fb0e 1110 	mls	r1, lr, r0, r1
 80005de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005e2:	fb00 f808 	mul.w	r8, r0, r8
 80005e6:	45b8      	cmp	r8, r7
 80005e8:	d907      	bls.n	80005fa <__udivmoddi4+0x24a>
 80005ea:	19e7      	adds	r7, r4, r7
 80005ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80005f0:	d22e      	bcs.n	8000650 <__udivmoddi4+0x2a0>
 80005f2:	45b8      	cmp	r8, r7
 80005f4:	d92c      	bls.n	8000650 <__udivmoddi4+0x2a0>
 80005f6:	3802      	subs	r0, #2
 80005f8:	4427      	add	r7, r4
 80005fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005fe:	eba7 0708 	sub.w	r7, r7, r8
 8000602:	fba0 8902 	umull	r8, r9, r0, r2
 8000606:	454f      	cmp	r7, r9
 8000608:	46c6      	mov	lr, r8
 800060a:	4649      	mov	r1, r9
 800060c:	d31a      	bcc.n	8000644 <__udivmoddi4+0x294>
 800060e:	d017      	beq.n	8000640 <__udivmoddi4+0x290>
 8000610:	b15d      	cbz	r5, 800062a <__udivmoddi4+0x27a>
 8000612:	ebb3 020e 	subs.w	r2, r3, lr
 8000616:	eb67 0701 	sbc.w	r7, r7, r1
 800061a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800061e:	40f2      	lsrs	r2, r6
 8000620:	ea4c 0202 	orr.w	r2, ip, r2
 8000624:	40f7      	lsrs	r7, r6
 8000626:	e9c5 2700 	strd	r2, r7, [r5]
 800062a:	2600      	movs	r6, #0
 800062c:	4631      	mov	r1, r6
 800062e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000632:	462e      	mov	r6, r5
 8000634:	4628      	mov	r0, r5
 8000636:	e70b      	b.n	8000450 <__udivmoddi4+0xa0>
 8000638:	4606      	mov	r6, r0
 800063a:	e6e9      	b.n	8000410 <__udivmoddi4+0x60>
 800063c:	4618      	mov	r0, r3
 800063e:	e6fd      	b.n	800043c <__udivmoddi4+0x8c>
 8000640:	4543      	cmp	r3, r8
 8000642:	d2e5      	bcs.n	8000610 <__udivmoddi4+0x260>
 8000644:	ebb8 0e02 	subs.w	lr, r8, r2
 8000648:	eb69 0104 	sbc.w	r1, r9, r4
 800064c:	3801      	subs	r0, #1
 800064e:	e7df      	b.n	8000610 <__udivmoddi4+0x260>
 8000650:	4608      	mov	r0, r1
 8000652:	e7d2      	b.n	80005fa <__udivmoddi4+0x24a>
 8000654:	4660      	mov	r0, ip
 8000656:	e78d      	b.n	8000574 <__udivmoddi4+0x1c4>
 8000658:	4681      	mov	r9, r0
 800065a:	e7b9      	b.n	80005d0 <__udivmoddi4+0x220>
 800065c:	4666      	mov	r6, ip
 800065e:	e775      	b.n	800054c <__udivmoddi4+0x19c>
 8000660:	4630      	mov	r0, r6
 8000662:	e74a      	b.n	80004fa <__udivmoddi4+0x14a>
 8000664:	f1ac 0c02 	sub.w	ip, ip, #2
 8000668:	4439      	add	r1, r7
 800066a:	e713      	b.n	8000494 <__udivmoddi4+0xe4>
 800066c:	3802      	subs	r0, #2
 800066e:	443c      	add	r4, r7
 8000670:	e724      	b.n	80004bc <__udivmoddi4+0x10c>
 8000672:	bf00      	nop

08000674 <__aeabi_idiv0>:
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <RS485Encoder>:
/*
 * Polling RS485-Encoder Communication Non-void Function
 * Updated : 18 Mar 2021 16:44
 * */
volatile uint16_t RS485Encoder(uint8_t _address)
{
 8000678:	b590      	push	{r4, r7, lr}
 800067a:	b089      	sub	sp, #36	; 0x24
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
	volatile uint8_t _buff[2];
	volatile uint8_t checkbit_odd[7], checkbit_even[7];
	volatile char checkbit_odd_result, checkbit_even_result;
//	static uint16_t POSCNT[4];
	HAL_UART_Transmit(&huart4, &_address, 1, 100);
 8000682:	1df9      	adds	r1, r7, #7
 8000684:	2364      	movs	r3, #100	; 0x64
 8000686:	2201      	movs	r2, #1
 8000688:	4853      	ldr	r0, [pc, #332]	; (80007d8 <RS485Encoder+0x160>)
 800068a:	f008 fdcd 	bl	8009228 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, (uint8_t *) &_buff, 2, 100);
 800068e:	f107 011c 	add.w	r1, r7, #28
 8000692:	2364      	movs	r3, #100	; 0x64
 8000694:	2202      	movs	r2, #2
 8000696:	4850      	ldr	r0, [pc, #320]	; (80007d8 <RS485Encoder+0x160>)
 8000698:	f008 fe5c 	bl	8009354 <HAL_UART_Receive>
		 * Checkbit Formula
		 * Odd: K1 = !(H5^H3^H1^L7^L5^L3^L1)
		 * Even: K0 = !(H4^H2^H0^L6^L4^L2^L0)
		 */

		for (register int i = 0; i < 7; i++)
 800069c:	2400      	movs	r4, #0
 800069e:	e05f      	b.n	8000760 <RS485Encoder+0xe8>
		{
			if(i < 3){
 80006a0:	2c02      	cmp	r4, #2
 80006a2:	dc23      	bgt.n	80006ec <RS485Encoder+0x74>
			  checkbit_odd[i] = (_buff[1] >> (7-(2*(i+1)))) & 0x01;
 80006a4:	7f7b      	ldrb	r3, [r7, #29]
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	461a      	mov	r2, r3
 80006aa:	1c63      	adds	r3, r4, #1
 80006ac:	005b      	lsls	r3, r3, #1
 80006ae:	f1c3 0307 	rsb	r3, r3, #7
 80006b2:	fa42 f303 	asr.w	r3, r2, r3
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	f003 0301 	and.w	r3, r3, #1
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	f107 0320 	add.w	r3, r7, #32
 80006c2:	4423      	add	r3, r4
 80006c4:	f803 2c0c 	strb.w	r2, [r3, #-12]
			  checkbit_even[i] = (_buff[1] >> (6-(2*(i+1)))) & 0x01;
 80006c8:	7f7b      	ldrb	r3, [r7, #29]
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	461a      	mov	r2, r3
 80006ce:	f1c4 0302 	rsb	r3, r4, #2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	fa42 f303 	asr.w	r3, r2, r3
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	f107 0320 	add.w	r3, r7, #32
 80006e4:	4423      	add	r3, r4
 80006e6:	f803 2c14 	strb.w	r2, [r3, #-20]
 80006ea:	e022      	b.n	8000732 <RS485Encoder+0xba>
			}
			else{
			  checkbit_odd[i] = (_buff[0] >> (7-(2*(i-3)))) & 0x01;
 80006ec:	7f3b      	ldrb	r3, [r7, #28]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	461a      	mov	r2, r3
 80006f2:	1ee3      	subs	r3, r4, #3
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	f1c3 0307 	rsb	r3, r3, #7
 80006fa:	fa42 f303 	asr.w	r3, r2, r3
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	f003 0301 	and.w	r3, r3, #1
 8000704:	b2da      	uxtb	r2, r3
 8000706:	f107 0320 	add.w	r3, r7, #32
 800070a:	4423      	add	r3, r4
 800070c:	f803 2c0c 	strb.w	r2, [r3, #-12]
			  checkbit_even[i] = (_buff[0] >> (6-(2*(i-3)))) & 0x01;
 8000710:	7f3b      	ldrb	r3, [r7, #28]
 8000712:	b2db      	uxtb	r3, r3
 8000714:	461a      	mov	r2, r3
 8000716:	f1c4 0306 	rsb	r3, r4, #6
 800071a:	005b      	lsls	r3, r3, #1
 800071c:	fa42 f303 	asr.w	r3, r2, r3
 8000720:	b2db      	uxtb	r3, r3
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	b2da      	uxtb	r2, r3
 8000728:	f107 0320 	add.w	r3, r7, #32
 800072c:	4423      	add	r3, r4
 800072e:	f803 2c14 	strb.w	r2, [r3, #-20]
			}
			checkbit_odd_result ^= checkbit_odd[i];
 8000732:	f107 0320 	add.w	r3, r7, #32
 8000736:	4423      	add	r3, r4
 8000738:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800073c:	b2da      	uxtb	r2, r3
 800073e:	7afb      	ldrb	r3, [r7, #11]
 8000740:	b2db      	uxtb	r3, r3
 8000742:	4053      	eors	r3, r2
 8000744:	b2db      	uxtb	r3, r3
 8000746:	72fb      	strb	r3, [r7, #11]
			checkbit_even_result ^= checkbit_even[i];
 8000748:	f107 0320 	add.w	r3, r7, #32
 800074c:	4423      	add	r3, r4
 800074e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000752:	b2da      	uxtb	r2, r3
 8000754:	7abb      	ldrb	r3, [r7, #10]
 8000756:	b2db      	uxtb	r3, r3
 8000758:	4053      	eors	r3, r2
 800075a:	b2db      	uxtb	r3, r3
 800075c:	72bb      	strb	r3, [r7, #10]
		for (register int i = 0; i < 7; i++)
 800075e:	3401      	adds	r4, #1
 8000760:	2c06      	cmp	r4, #6
 8000762:	dd9d      	ble.n	80006a0 <RS485Encoder+0x28>
		}

		checkbit_odd_result = !checkbit_odd_result;
 8000764:	7afb      	ldrb	r3, [r7, #11]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	2b00      	cmp	r3, #0
 800076a:	bf0c      	ite	eq
 800076c:	2301      	moveq	r3, #1
 800076e:	2300      	movne	r3, #0
 8000770:	b2db      	uxtb	r3, r3
 8000772:	72fb      	strb	r3, [r7, #11]
		checkbit_even_result = !checkbit_even_result;
 8000774:	7abb      	ldrb	r3, [r7, #10]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2b00      	cmp	r3, #0
 800077a:	bf0c      	ite	eq
 800077c:	2301      	moveq	r3, #1
 800077e:	2300      	movne	r3, #0
 8000780:	b2db      	uxtb	r3, r3
 8000782:	72bb      	strb	r3, [r7, #10]

		if(checkbit_odd_result == ((_buff[1] >> 7) & 0x01) && (checkbit_even_result) == ((_buff[1] >> 6) & 0x01)) //  If checksum is correct.
 8000784:	7afb      	ldrb	r3, [r7, #11]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	461a      	mov	r2, r3
 800078a:	7f7b      	ldrb	r3, [r7, #29]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	09db      	lsrs	r3, r3, #7
 8000790:	b2db      	uxtb	r3, r3
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	429a      	cmp	r2, r3
 8000798:	d118      	bne.n	80007cc <RS485Encoder+0x154>
 800079a:	7abb      	ldrb	r3, [r7, #10]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	461a      	mov	r2, r3
 80007a0:	7f7b      	ldrb	r3, [r7, #29]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	099b      	lsrs	r3, r3, #6
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	f003 0301 	and.w	r3, r3, #1
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d10d      	bne.n	80007cc <RS485Encoder+0x154>
		{
			return (volatile uint16_t)(_buff[0] + ((_buff[1] & 0x3F) << 8));
 80007b0:	7f3b      	ldrb	r3, [r7, #28]
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	b29a      	uxth	r2, r3
 80007b6:	7f7b      	ldrb	r3, [r7, #29]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	b29b      	uxth	r3, r3
 80007c0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	4413      	add	r3, r2
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	e001      	b.n	80007d0 <RS485Encoder+0x158>
		}
		else
		{
			return -1;
 80007cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3724      	adds	r7, #36	; 0x24
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd90      	pop	{r4, r7, pc}
 80007d8:	20000518 	.word	0x20000518

080007dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e2:	f001 febb 	bl	800255c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e6:	f000 f911 	bl	8000a0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
//  SysTick->LOAD = 480000 - 1;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ea:	f000 fe25 	bl	8001438 <MX_GPIO_Init>
  MX_DMA_Init();
 80007ee:	f000 fddb 	bl	80013a8 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80007f2:	f000 fd8d 	bl	8001310 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80007f6:	f000 faab 	bl	8000d50 <MX_TIM2_Init>
  MX_UART4_Init();
 80007fa:	f000 fd3d 	bl	8001278 <MX_UART4_Init>
  MX_TIM4_Init();
 80007fe:	f000 fb97 	bl	8000f30 <MX_TIM4_Init>
  MX_SPI3_Init();
 8000802:	f000 f9a1 	bl	8000b48 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000806:	f000 f9f5 	bl	8000bf4 <MX_TIM1_Init>
  MX_TIM3_Init();
 800080a:	f000 fb19 	bl	8000e40 <MX_TIM3_Init>
  MX_TIM5_Init();
 800080e:	f000 fc07 	bl	8001020 <MX_TIM5_Init>
  MX_TIM15_Init();
 8000812:	f000 fc8d 	bl	8001130 <MX_TIM15_Init>
  MX_TIM12_Init();
 8000816:	f000 fc51 	bl	80010bc <MX_TIM12_Init>
  MX_CRC_Init();
 800081a:	f000 f973 	bl	8000b04 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 800081e:	2201      	movs	r2, #1
 8000820:	2101      	movs	r1, #1
 8000822:	4863      	ldr	r0, [pc, #396]	; (80009b0 <main+0x1d4>)
 8000824:	f004 fd06 	bl	8005234 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000828:	2200      	movs	r2, #0
 800082a:	2102      	movs	r1, #2
 800082c:	4861      	ldr	r0, [pc, #388]	; (80009b4 <main+0x1d8>)
 800082e:	f004 fd01 	bl	8005234 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000838:	485d      	ldr	r0, [pc, #372]	; (80009b0 <main+0x1d4>)
 800083a:	f004 fcfb 	bl	8005234 <HAL_GPIO_WritePin>

//  HAL_TIM_Base_Start_IT(&htim5);
//  HAL_TIM_Base_Start_IT(&htim12);
  TIM1->CCR2 = 0;
 800083e:	4b5e      	ldr	r3, [pc, #376]	; (80009b8 <main+0x1dc>)
 8000840:	2200      	movs	r2, #0
 8000842:	639a      	str	r2, [r3, #56]	; 0x38
  TIM2->CCR3 = 0;
 8000844:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000848:	2200      	movs	r2, #0
 800084a:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM3->CCR1 = 0;
 800084c:	4b5b      	ldr	r3, [pc, #364]	; (80009bc <main+0x1e0>)
 800084e:	2200      	movs	r2, #0
 8000850:	635a      	str	r2, [r3, #52]	; 0x34
  TIM4->CCR3 = 0;
 8000852:	4b5b      	ldr	r3, [pc, #364]	; (80009c0 <main+0x1e4>)
 8000854:	2200      	movs	r2, #0
 8000856:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM15->CCR2 = 0;
 8000858:	4b5a      	ldr	r3, [pc, #360]	; (80009c4 <main+0x1e8>)
 800085a:	2200      	movs	r2, #0
 800085c:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800085e:	2104      	movs	r1, #4
 8000860:	4859      	ldr	r0, [pc, #356]	; (80009c8 <main+0x1ec>)
 8000862:	f007 fa57 	bl	8007d14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000866:	2104      	movs	r1, #4
 8000868:	4858      	ldr	r0, [pc, #352]	; (80009cc <main+0x1f0>)
 800086a:	f007 fa53 	bl	8007d14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800086e:	2104      	movs	r1, #4
 8000870:	4857      	ldr	r0, [pc, #348]	; (80009d0 <main+0x1f4>)
 8000872:	f007 fa4f 	bl	8007d14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000876:	2104      	movs	r1, #4
 8000878:	4856      	ldr	r0, [pc, #344]	; (80009d4 <main+0x1f8>)
 800087a:	f007 fa4b 	bl	8007d14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 800087e:	2104      	movs	r1, #4
 8000880:	4855      	ldr	r0, [pc, #340]	; (80009d8 <main+0x1fc>)
 8000882:	f007 fa47 	bl	8007d14 <HAL_TIM_PWM_Start>

  __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8000886:	4b55      	ldr	r3, [pc, #340]	; (80009dc <main+0x200>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	4b53      	ldr	r3, [pc, #332]	; (80009dc <main+0x200>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f042 0220 	orr.w	r2, r2, #32
 8000894:	601a      	str	r2, [r3, #0]
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_TC);
 8000896:	4b51      	ldr	r3, [pc, #324]	; (80009dc <main+0x200>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	4b4f      	ldr	r3, [pc, #316]	; (80009dc <main+0x200>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80008a4:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart3, UART3_RXBUFFER, 4);
 80008a6:	2204      	movs	r2, #4
 80008a8:	494d      	ldr	r1, [pc, #308]	; (80009e0 <main+0x204>)
 80008aa:	484c      	ldr	r0, [pc, #304]	; (80009dc <main+0x200>)
 80008ac:	f008 fe26 	bl	80094fc <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  x = RS485Encoder((uint8_t)0xA4);
 80008b0:	20a4      	movs	r0, #164	; 0xa4
 80008b2:	f7ff fee1 	bl	8000678 <RS485Encoder>
 80008b6:	4603      	mov	r3, r0
 80008b8:	80bb      	strh	r3, [r7, #4]
	  if(lastValue != x)
 80008ba:	88fa      	ldrh	r2, [r7, #6]
 80008bc:	88bb      	ldrh	r3, [r7, #4]
 80008be:	429a      	cmp	r2, r3
 80008c0:	d006      	beq.n	80008d0 <main+0xf4>
	  {
		  lastValue = x;
 80008c2:	88bb      	ldrh	r3, [r7, #4]
 80008c4:	80fb      	strh	r3, [r7, #6]
		  printf("%d\n", lastValue);
 80008c6:	88fb      	ldrh	r3, [r7, #6]
 80008c8:	4619      	mov	r1, r3
 80008ca:	4846      	ldr	r0, [pc, #280]	; (80009e4 <main+0x208>)
 80008cc:	f00a fd4a 	bl	800b364 <iprintf>
	  }

	  if(State_Checksum_Error)
 80008d0:	4b45      	ldr	r3, [pc, #276]	; (80009e8 <main+0x20c>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d00b      	beq.n	80008f0 <main+0x114>
	  {
		  State_Checksum_Error = 0;
 80008d8:	4b43      	ldr	r3, [pc, #268]	; (80009e8 <main+0x20c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	701a      	strb	r2, [r3, #0]
		  UART3_TXBUFFER_ACK[0] = (uint8_t)ACK_CheckSumError_Address;
 80008de:	4b43      	ldr	r3, [pc, #268]	; (80009ec <main+0x210>)
 80008e0:	22ee      	movs	r2, #238	; 0xee
 80008e2:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart3, (uint8_t *)UART3_TXBUFFER_ACK, 1, 100);
 80008e4:	2364      	movs	r3, #100	; 0x64
 80008e6:	2201      	movs	r2, #1
 80008e8:	4940      	ldr	r1, [pc, #256]	; (80009ec <main+0x210>)
 80008ea:	483c      	ldr	r0, [pc, #240]	; (80009dc <main+0x200>)
 80008ec:	f008 fc9c 	bl	8009228 <HAL_UART_Transmit>
	  }
	  if(State_Input_Joint_State)
 80008f0:	4b3f      	ldr	r3, [pc, #252]	; (80009f0 <main+0x214>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d00b      	beq.n	8000910 <main+0x134>
	  {
		  State_Input_Joint_State = 0;
 80008f8:	4b3d      	ldr	r3, [pc, #244]	; (80009f0 <main+0x214>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	701a      	strb	r2, [r3, #0]
		  UART3_TXBUFFER_ACK[0] = (uint8_t)ACK_ProcessIsCompleted_Address;
 80008fe:	4b3b      	ldr	r3, [pc, #236]	; (80009ec <main+0x210>)
 8000900:	22ad      	movs	r2, #173	; 0xad
 8000902:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart3, (uint8_t *)UART3_TXBUFFER_ACK, 1, 100);
 8000904:	2364      	movs	r3, #100	; 0x64
 8000906:	2201      	movs	r2, #1
 8000908:	4938      	ldr	r1, [pc, #224]	; (80009ec <main+0x210>)
 800090a:	4834      	ldr	r0, [pc, #208]	; (80009dc <main+0x200>)
 800090c:	f008 fc8c 	bl	8009228 <HAL_UART_Transmit>
	  }
	  if(State_Print_4_Joint_State)
 8000910:	4b38      	ldr	r3, [pc, #224]	; (80009f4 <main+0x218>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d00b      	beq.n	8000930 <main+0x154>
	  {
		  State_Print_4_Joint_State = 0;
 8000918:	4b36      	ldr	r3, [pc, #216]	; (80009f4 <main+0x218>)
 800091a:	2200      	movs	r2, #0
 800091c:	701a      	strb	r2, [r3, #0]
//		  printf("\n%3d %3d %3d %3d\n\r", q1, q2, q3, q4);
		  UART3_TXBUFFER_ACK[0] = (uint8_t)ACK_ProcessIsCompleted_Address;
 800091e:	4b33      	ldr	r3, [pc, #204]	; (80009ec <main+0x210>)
 8000920:	22ad      	movs	r2, #173	; 0xad
 8000922:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart3, (uint8_t *)UART3_TXBUFFER_ACK, 1, 100);
 8000924:	2364      	movs	r3, #100	; 0x64
 8000926:	2201      	movs	r2, #1
 8000928:	4930      	ldr	r1, [pc, #192]	; (80009ec <main+0x210>)
 800092a:	482c      	ldr	r0, [pc, #176]	; (80009dc <main+0x200>)
 800092c:	f008 fc7c 	bl	8009228 <HAL_UART_Transmit>
	  }
	  if(State_Activate_Gripper)
 8000930:	4b31      	ldr	r3, [pc, #196]	; (80009f8 <main+0x21c>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d00b      	beq.n	8000950 <main+0x174>
	  {
		  State_Activate_Gripper = 0;
 8000938:	4b2f      	ldr	r3, [pc, #188]	; (80009f8 <main+0x21c>)
 800093a:	2200      	movs	r2, #0
 800093c:	701a      	strb	r2, [r3, #0]
		  UART3_TXBUFFER_ACK[0] = (uint8_t)ACK_ProcessIsCompleted_Address;
 800093e:	4b2b      	ldr	r3, [pc, #172]	; (80009ec <main+0x210>)
 8000940:	22ad      	movs	r2, #173	; 0xad
 8000942:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart3, (uint8_t *)UART3_TXBUFFER_ACK, 1, 100);
 8000944:	2364      	movs	r3, #100	; 0x64
 8000946:	2201      	movs	r2, #1
 8000948:	4928      	ldr	r1, [pc, #160]	; (80009ec <main+0x210>)
 800094a:	4824      	ldr	r0, [pc, #144]	; (80009dc <main+0x200>)
 800094c:	f008 fc6c 	bl	8009228 <HAL_UART_Transmit>
	  }
	  if(State_Deactivate_Gripper)
 8000950:	4b2a      	ldr	r3, [pc, #168]	; (80009fc <main+0x220>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d00b      	beq.n	8000970 <main+0x194>
	  {
		  State_Deactivate_Gripper = 0;
 8000958:	4b28      	ldr	r3, [pc, #160]	; (80009fc <main+0x220>)
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
		  UART3_TXBUFFER_ACK[0] = (uint8_t)ACK_ProcessIsCompleted_Address;
 800095e:	4b23      	ldr	r3, [pc, #140]	; (80009ec <main+0x210>)
 8000960:	22ad      	movs	r2, #173	; 0xad
 8000962:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart3, (uint8_t *)UART3_TXBUFFER_ACK, 1, 100);
 8000964:	2364      	movs	r3, #100	; 0x64
 8000966:	2201      	movs	r2, #1
 8000968:	4920      	ldr	r1, [pc, #128]	; (80009ec <main+0x210>)
 800096a:	481c      	ldr	r0, [pc, #112]	; (80009dc <main+0x200>)
 800096c:	f008 fc5c 	bl	8009228 <HAL_UART_Transmit>
	  }
	  if(State_Set_Home)
 8000970:	4b23      	ldr	r3, [pc, #140]	; (8000a00 <main+0x224>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d00b      	beq.n	8000990 <main+0x1b4>
	  {
		  State_Set_Home = 0;
 8000978:	4b21      	ldr	r3, [pc, #132]	; (8000a00 <main+0x224>)
 800097a:	2200      	movs	r2, #0
 800097c:	701a      	strb	r2, [r3, #0]
		  UART3_TXBUFFER_ACK[0] = (uint8_t)ACK_ProcessIsCompleted_Address;
 800097e:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <main+0x210>)
 8000980:	22ad      	movs	r2, #173	; 0xad
 8000982:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart3, (uint8_t *)UART3_TXBUFFER_ACK, 1, 100);
 8000984:	2364      	movs	r3, #100	; 0x64
 8000986:	2201      	movs	r2, #1
 8000988:	4918      	ldr	r1, [pc, #96]	; (80009ec <main+0x210>)
 800098a:	4814      	ldr	r0, [pc, #80]	; (80009dc <main+0x200>)
 800098c:	f008 fc4c 	bl	8009228 <HAL_UART_Transmit>
	  }
	  if(State_PID_Control_Timer)
 8000990:	4b1c      	ldr	r3, [pc, #112]	; (8000a04 <main+0x228>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d002      	beq.n	800099e <main+0x1c2>
	  {
//		  HAL_TIM_Base_Start_IT(&htim5);
		  State_PID_Control_Timer = 0;
 8000998:	4b1a      	ldr	r3, [pc, #104]	; (8000a04 <main+0x228>)
 800099a:	2200      	movs	r2, #0
 800099c:	701a      	strb	r2, [r3, #0]
	  }
	  if(State_Casade_Control_Timer)
 800099e:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <main+0x22c>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d084      	beq.n	80008b0 <main+0xd4>
	  {
//		  HAL_TIM_Base_Start_IT(&htim12);
		  State_Casade_Control_Timer = 0;
 80009a6:	4b18      	ldr	r3, [pc, #96]	; (8000a08 <main+0x22c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
	  x = RS485Encoder((uint8_t)0xA4);
 80009ac:	e780      	b.n	80008b0 <main+0xd4>
 80009ae:	bf00      	nop
 80009b0:	58020400 	.word	0x58020400
 80009b4:	58021000 	.word	0x58021000
 80009b8:	40010000 	.word	0x40010000
 80009bc:	40000400 	.word	0x40000400
 80009c0:	40000800 	.word	0x40000800
 80009c4:	40014000 	.word	0x40014000
 80009c8:	200004cc 	.word	0x200004cc
 80009cc:	200005b4 	.word	0x200005b4
 80009d0:	200003c8 	.word	0x200003c8
 80009d4:	2000011c 	.word	0x2000011c
 80009d8:	20000278 	.word	0x20000278
 80009dc:	200001e0 	.word	0x200001e0
 80009e0:	200006dc 	.word	0x200006dc
 80009e4:	0800c228 	.word	0x0800c228
 80009e8:	20000654 	.word	0x20000654
 80009ec:	200004c8 	.word	0x200004c8
 80009f0:	200003c4 	.word	0x200003c4
 80009f4:	200004ca 	.word	0x200004ca
 80009f8:	200006d8 	.word	0x200006d8
 80009fc:	200002f4 	.word	0x200002f4
 8000a00:	200004c9 	.word	0x200004c9
 8000a04:	200004b8 	.word	0x200004b8
 8000a08:	200005b0 	.word	0x200005b0

08000a0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b09c      	sub	sp, #112	; 0x70
 8000a10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a16:	224c      	movs	r2, #76	; 0x4c
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f00a fc9a 	bl	800b354 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a20:	1d3b      	adds	r3, r7, #4
 8000a22:	2220      	movs	r2, #32
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f00a fc94 	bl	800b354 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a2c:	2002      	movs	r0, #2
 8000a2e:	f004 fc35 	bl	800529c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a32:	2300      	movs	r3, #0
 8000a34:	603b      	str	r3, [r7, #0]
 8000a36:	4b31      	ldr	r3, [pc, #196]	; (8000afc <SystemClock_Config+0xf0>)
 8000a38:	699b      	ldr	r3, [r3, #24]
 8000a3a:	4a30      	ldr	r2, [pc, #192]	; (8000afc <SystemClock_Config+0xf0>)
 8000a3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a40:	6193      	str	r3, [r2, #24]
 8000a42:	4b2e      	ldr	r3, [pc, #184]	; (8000afc <SystemClock_Config+0xf0>)
 8000a44:	699b      	ldr	r3, [r3, #24]
 8000a46:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	4b2c      	ldr	r3, [pc, #176]	; (8000b00 <SystemClock_Config+0xf4>)
 8000a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a50:	4a2b      	ldr	r2, [pc, #172]	; (8000b00 <SystemClock_Config+0xf4>)
 8000a52:	f043 0301 	orr.w	r3, r3, #1
 8000a56:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000a58:	4b29      	ldr	r3, [pc, #164]	; (8000b00 <SystemClock_Config+0xf4>)
 8000a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a5c:	f003 0301 	and.w	r3, r3, #1
 8000a60:	603b      	str	r3, [r7, #0]
 8000a62:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a64:	bf00      	nop
 8000a66:	4b25      	ldr	r3, [pc, #148]	; (8000afc <SystemClock_Config+0xf0>)
 8000a68:	699b      	ldr	r3, [r3, #24]
 8000a6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a72:	d1f8      	bne.n	8000a66 <SystemClock_Config+0x5a>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a74:	2302      	movs	r3, #2
 8000a76:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a7c:	2340      	movs	r3, #64	; 0x40
 8000a7e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a80:	2302      	movs	r3, #2
 8000a82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a84:	2300      	movs	r3, #0
 8000a86:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a88:	2304      	movs	r3, #4
 8000a8a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000a8c:	233c      	movs	r3, #60	; 0x3c
 8000a8e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a90:	2302      	movs	r3, #2
 8000a92:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000a94:	2306      	movs	r3, #6
 8000a96:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a9c:	230c      	movs	r3, #12
 8000a9e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aac:	4618      	mov	r0, r3
 8000aae:	f004 fc2f 	bl	8005310 <HAL_RCC_OscConfig>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000ab8:	f000 ff88 	bl	80019cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000abc:	233f      	movs	r3, #63	; 0x3f
 8000abe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000ac8:	2308      	movs	r3, #8
 8000aca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000acc:	2340      	movs	r3, #64	; 0x40
 8000ace:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ad0:	2340      	movs	r3, #64	; 0x40
 8000ad2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ad8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ada:	2340      	movs	r3, #64	; 0x40
 8000adc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	2104      	movs	r1, #4
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f005 f824 	bl	8005b30 <HAL_RCC_ClockConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000aee:	f000 ff6d 	bl	80019cc <Error_Handler>
  }
}
 8000af2:	bf00      	nop
 8000af4:	3770      	adds	r7, #112	; 0x70
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	58024800 	.word	0x58024800
 8000b00:	58000400 	.word	0x58000400

08000b04 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000b08:	4b0d      	ldr	r3, [pc, #52]	; (8000b40 <MX_CRC_Init+0x3c>)
 8000b0a:	4a0e      	ldr	r2, [pc, #56]	; (8000b44 <MX_CRC_Init+0x40>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <MX_CRC_Init+0x3c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000b14:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <MX_CRC_Init+0x3c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000b1a:	4b09      	ldr	r3, [pc, #36]	; (8000b40 <MX_CRC_Init+0x3c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000b20:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <MX_CRC_Init+0x3c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000b26:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <MX_CRC_Init+0x3c>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b2c:	4804      	ldr	r0, [pc, #16]	; (8000b40 <MX_CRC_Init+0x3c>)
 8000b2e:	f001 fec3 	bl	80028b8 <HAL_CRC_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b38:	f000 ff48 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	200002d0 	.word	0x200002d0
 8000b44:	58024c00 	.word	0x58024c00

08000b48 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000b4c:	4b27      	ldr	r3, [pc, #156]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b4e:	4a28      	ldr	r2, [pc, #160]	; (8000bf0 <MX_SPI3_Init+0xa8>)
 8000b50:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b52:	4b26      	ldr	r3, [pc, #152]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b54:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000b58:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b5a:	4b24      	ldr	r3, [pc, #144]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000b60:	4b22      	ldr	r3, [pc, #136]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b62:	2203      	movs	r2, #3
 8000b64:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b66:	4b21      	ldr	r3, [pc, #132]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b72:	4b1e      	ldr	r3, [pc, #120]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b74:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000b78:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b80:	4b1a      	ldr	r3, [pc, #104]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b86:	4b19      	ldr	r3, [pc, #100]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b8c:	4b17      	ldr	r3, [pc, #92]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000b92:	4b16      	ldr	r3, [pc, #88]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b98:	4b14      	ldr	r3, [pc, #80]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000b9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b9e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000ba0:	4b12      	ldr	r3, [pc, #72]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000ba6:	4b11      	ldr	r3, [pc, #68]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bac:	4b0f      	ldr	r3, [pc, #60]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000bc4:	4b09      	ldr	r3, [pc, #36]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000bca:	4b08      	ldr	r3, [pc, #32]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bd6:	4805      	ldr	r0, [pc, #20]	; (8000bec <MX_SPI3_Init+0xa4>)
 8000bd8:	f006 fe98 	bl	800790c <HAL_SPI_Init>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 8000be2:	f000 fef3 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000414 	.word	0x20000414
 8000bf0:	40003c00 	.word	0x40003c00

08000bf4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b09a      	sub	sp, #104	; 0x68
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bfa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]
 8000c06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c08:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c14:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]
 8000c24:	615a      	str	r2, [r3, #20]
 8000c26:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	222c      	movs	r2, #44	; 0x2c
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f00a fb90 	bl	800b354 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c34:	4b44      	ldr	r3, [pc, #272]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c36:	4a45      	ldr	r2, [pc, #276]	; (8000d4c <MX_TIM1_Init+0x158>)
 8000c38:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 240-1;
 8000c3a:	4b43      	ldr	r3, [pc, #268]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c3c:	22ef      	movs	r2, #239	; 0xef
 8000c3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c40:	4b41      	ldr	r3, [pc, #260]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 625-1;
 8000c46:	4b40      	ldr	r3, [pc, #256]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c48:	f44f 721c 	mov.w	r2, #624	; 0x270
 8000c4c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c4e:	4b3e      	ldr	r3, [pc, #248]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c54:	4b3c      	ldr	r3, [pc, #240]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c5a:	4b3b      	ldr	r3, [pc, #236]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c60:	4839      	ldr	r0, [pc, #228]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c62:	f006 ff70 	bl	8007b46 <HAL_TIM_Base_Init>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000c6c:	f000 feae 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c74:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c76:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4832      	ldr	r0, [pc, #200]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c7e:	f007 fc17 	bl	80084b0 <HAL_TIM_ConfigClockSource>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000c88:	f000 fea0 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c8c:	482e      	ldr	r0, [pc, #184]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000c8e:	f006 ffe0 	bl	8007c52 <HAL_TIM_PWM_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000c98:	f000 fe98 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ca8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000cac:	4619      	mov	r1, r3
 8000cae:	4826      	ldr	r0, [pc, #152]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000cb0:	f008 f946 	bl	8008f40 <HAL_TIMEx_MasterConfigSynchronization>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000cba:	f000 fe87 	bl	80019cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cbe:	2360      	movs	r3, #96	; 0x60
 8000cc0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 8000cc2:	f240 1339 	movw	r3, #313	; 0x139
 8000cc6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000cdc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ce0:	2204      	movs	r2, #4
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4818      	ldr	r0, [pc, #96]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000ce6:	f007 fad3 	bl	8008290 <HAL_TIM_PWM_ConfigChannel>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000cf0:	f000 fe6c 	bl	80019cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d0c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d12:	2300      	movs	r3, #0
 8000d14:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d1a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d20:	2300      	movs	r3, #0
 8000d22:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	4619      	mov	r1, r3
 8000d28:	4807      	ldr	r0, [pc, #28]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000d2a:	f008 f991 	bl	8009050 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8000d34:	f000 fe4a 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000d38:	4803      	ldr	r0, [pc, #12]	; (8000d48 <MX_TIM1_Init+0x154>)
 8000d3a:	f000 ffaf 	bl	8001c9c <HAL_TIM_MspPostInit>

}
 8000d3e:	bf00      	nop
 8000d40:	3768      	adds	r7, #104	; 0x68
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	200004cc 	.word	0x200004cc
 8000d4c:	40010000 	.word	0x40010000

08000d50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08e      	sub	sp, #56	; 0x38
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	605a      	str	r2, [r3, #4]
 8000d60:	609a      	str	r2, [r3, #8]
 8000d62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d70:	463b      	mov	r3, r7
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]
 8000d7e:	615a      	str	r2, [r3, #20]
 8000d80:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d82:	4b2e      	ldr	r3, [pc, #184]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000d84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d88:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 240-1;
 8000d8a:	4b2c      	ldr	r3, [pc, #176]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000d8c:	22ef      	movs	r2, #239	; 0xef
 8000d8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d90:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 625-1;
 8000d96:	4b29      	ldr	r3, [pc, #164]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000d98:	f44f 721c 	mov.w	r2, #624	; 0x270
 8000d9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d9e:	4b27      	ldr	r3, [pc, #156]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000da4:	4b25      	ldr	r3, [pc, #148]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000daa:	4824      	ldr	r0, [pc, #144]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000dac:	f006 fecb 	bl	8007b46 <HAL_TIM_Base_Init>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000db6:	f000 fe09 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dbe:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dc0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	481d      	ldr	r0, [pc, #116]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000dc8:	f007 fb72 	bl	80084b0 <HAL_TIM_ConfigClockSource>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000dd2:	f000 fdfb 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000dd6:	4819      	ldr	r0, [pc, #100]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000dd8:	f006 ff3b 	bl	8007c52 <HAL_TIM_PWM_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000de2:	f000 fdf3 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000de6:	2300      	movs	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dea:	2300      	movs	r3, #0
 8000dec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dee:	f107 031c 	add.w	r3, r7, #28
 8000df2:	4619      	mov	r1, r3
 8000df4:	4811      	ldr	r0, [pc, #68]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000df6:	f008 f8a3 	bl	8008f40 <HAL_TIMEx_MasterConfigSynchronization>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000e00:	f000 fde4 	bl	80019cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e04:	2360      	movs	r3, #96	; 0x60
 8000e06:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 8000e08:	f240 1339 	movw	r3, #313	; 0x139
 8000e0c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e16:	463b      	mov	r3, r7
 8000e18:	2208      	movs	r2, #8
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4807      	ldr	r0, [pc, #28]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000e1e:	f007 fa37 	bl	8008290 <HAL_TIM_PWM_ConfigChannel>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000e28:	f000 fdd0 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000e2c:	4803      	ldr	r0, [pc, #12]	; (8000e3c <MX_TIM2_Init+0xec>)
 8000e2e:	f000 ff35 	bl	8001c9c <HAL_TIM_MspPostInit>

}
 8000e32:	bf00      	nop
 8000e34:	3738      	adds	r7, #56	; 0x38
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200005b4 	.word	0x200005b4

08000e40 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08e      	sub	sp, #56	; 0x38
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e54:	f107 031c 	add.w	r3, r7, #28
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]
 8000e5e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e60:	463b      	mov	r3, r7
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]
 8000e6c:	611a      	str	r2, [r3, #16]
 8000e6e:	615a      	str	r2, [r3, #20]
 8000e70:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e72:	4b2d      	ldr	r3, [pc, #180]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000e74:	4a2d      	ldr	r2, [pc, #180]	; (8000f2c <MX_TIM3_Init+0xec>)
 8000e76:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 240-1;
 8000e78:	4b2b      	ldr	r3, [pc, #172]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000e7a:	22ef      	movs	r2, #239	; 0xef
 8000e7c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7e:	4b2a      	ldr	r3, [pc, #168]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 625-1;
 8000e84:	4b28      	ldr	r3, [pc, #160]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000e86:	f44f 721c 	mov.w	r2, #624	; 0x270
 8000e8a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e8c:	4b26      	ldr	r3, [pc, #152]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e92:	4b25      	ldr	r3, [pc, #148]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e98:	4823      	ldr	r0, [pc, #140]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000e9a:	f006 fe54 	bl	8007b46 <HAL_TIM_Base_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000ea4:	f000 fd92 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000eae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	481c      	ldr	r0, [pc, #112]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000eb6:	f007 fafb 	bl	80084b0 <HAL_TIM_ConfigClockSource>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000ec0:	f000 fd84 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ec4:	4818      	ldr	r0, [pc, #96]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000ec6:	f006 fec4 	bl	8007c52 <HAL_TIM_PWM_Init>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000ed0:	f000 fd7c 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000edc:	f107 031c 	add.w	r3, r7, #28
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4811      	ldr	r0, [pc, #68]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000ee4:	f008 f82c 	bl	8008f40 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000eee:	f000 fd6d 	bl	80019cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ef2:	2360      	movs	r3, #96	; 0x60
 8000ef4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 8000ef6:	f240 1339 	movw	r3, #313	; 0x139
 8000efa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f04:	463b      	mov	r3, r7
 8000f06:	2200      	movs	r2, #0
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4807      	ldr	r0, [pc, #28]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000f0c:	f007 f9c0 	bl	8008290 <HAL_TIM_PWM_ConfigChannel>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8000f16:	f000 fd59 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f1a:	4803      	ldr	r0, [pc, #12]	; (8000f28 <MX_TIM3_Init+0xe8>)
 8000f1c:	f000 febe 	bl	8001c9c <HAL_TIM_MspPostInit>

}
 8000f20:	bf00      	nop
 8000f22:	3738      	adds	r7, #56	; 0x38
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	200003c8 	.word	0x200003c8
 8000f2c:	40000400 	.word	0x40000400

08000f30 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08e      	sub	sp, #56	; 0x38
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	605a      	str	r2, [r3, #4]
 8000f40:	609a      	str	r2, [r3, #8]
 8000f42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f44:	f107 031c 	add.w	r3, r7, #28
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f50:	463b      	mov	r3, r7
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	609a      	str	r2, [r3, #8]
 8000f5a:	60da      	str	r2, [r3, #12]
 8000f5c:	611a      	str	r2, [r3, #16]
 8000f5e:	615a      	str	r2, [r3, #20]
 8000f60:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000f62:	4b2d      	ldr	r3, [pc, #180]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000f64:	4a2d      	ldr	r2, [pc, #180]	; (800101c <MX_TIM4_Init+0xec>)
 8000f66:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 240-1;
 8000f68:	4b2b      	ldr	r3, [pc, #172]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000f6a:	22ef      	movs	r2, #239	; 0xef
 8000f6c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6e:	4b2a      	ldr	r3, [pc, #168]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 625-1;
 8000f74:	4b28      	ldr	r3, [pc, #160]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000f76:	f44f 721c 	mov.w	r2, #624	; 0x270
 8000f7a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7c:	4b26      	ldr	r3, [pc, #152]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f82:	4b25      	ldr	r3, [pc, #148]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000f84:	2280      	movs	r2, #128	; 0x80
 8000f86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f88:	4823      	ldr	r0, [pc, #140]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000f8a:	f006 fddc 	bl	8007b46 <HAL_TIM_Base_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000f94:	f000 fd1a 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f9c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	481c      	ldr	r0, [pc, #112]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000fa6:	f007 fa83 	bl	80084b0 <HAL_TIM_ConfigClockSource>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000fb0:	f000 fd0c 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000fb4:	4818      	ldr	r0, [pc, #96]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000fb6:	f006 fe4c 	bl	8007c52 <HAL_TIM_PWM_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000fc0:	f000 fd04 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000fcc:	f107 031c 	add.w	r3, r7, #28
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4811      	ldr	r0, [pc, #68]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000fd4:	f007 ffb4 	bl	8008f40 <HAL_TIMEx_MasterConfigSynchronization>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000fde:	f000 fcf5 	bl	80019cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fe2:	2360      	movs	r3, #96	; 0x60
 8000fe4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 8000fe6:	f240 1339 	movw	r3, #313	; 0x139
 8000fea:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ff4:	463b      	mov	r3, r7
 8000ff6:	2208      	movs	r2, #8
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4807      	ldr	r0, [pc, #28]	; (8001018 <MX_TIM4_Init+0xe8>)
 8000ffc:	f007 f948 	bl	8008290 <HAL_TIM_PWM_ConfigChannel>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8001006:	f000 fce1 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800100a:	4803      	ldr	r0, [pc, #12]	; (8001018 <MX_TIM4_Init+0xe8>)
 800100c:	f000 fe46 	bl	8001c9c <HAL_TIM_MspPostInit>

}
 8001010:	bf00      	nop
 8001012:	3738      	adds	r7, #56	; 0x38
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	2000011c 	.word	0x2000011c
 800101c:	40000800 	.word	0x40000800

08001020 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001026:	f107 0310 	add.w	r3, r7, #16
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800103e:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <MX_TIM5_Init+0x94>)
 8001040:	4a1d      	ldr	r2, [pc, #116]	; (80010b8 <MX_TIM5_Init+0x98>)
 8001042:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 240-1;
 8001044:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <MX_TIM5_Init+0x94>)
 8001046:	22ef      	movs	r2, #239	; 0xef
 8001048:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <MX_TIM5_Init+0x94>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 500-1;
 8001050:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <MX_TIM5_Init+0x94>)
 8001052:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001056:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001058:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <MX_TIM5_Init+0x94>)
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <MX_TIM5_Init+0x94>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001064:	4813      	ldr	r0, [pc, #76]	; (80010b4 <MX_TIM5_Init+0x94>)
 8001066:	f006 fd6e 	bl	8007b46 <HAL_TIM_Base_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001070:	f000 fcac 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001078:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800107a:	f107 0310 	add.w	r3, r7, #16
 800107e:	4619      	mov	r1, r3
 8001080:	480c      	ldr	r0, [pc, #48]	; (80010b4 <MX_TIM5_Init+0x94>)
 8001082:	f007 fa15 	bl	80084b0 <HAL_TIM_ConfigClockSource>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800108c:	f000 fc9e 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001090:	2300      	movs	r3, #0
 8001092:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	4619      	mov	r1, r3
 800109c:	4805      	ldr	r0, [pc, #20]	; (80010b4 <MX_TIM5_Init+0x94>)
 800109e:	f007 ff4f 	bl	8008f40 <HAL_TIMEx_MasterConfigSynchronization>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80010a8:	f000 fc90 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80010ac:	bf00      	nop
 80010ae:	3720      	adds	r7, #32
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000378 	.word	0x20000378
 80010b8:	40000c00 	.word	0x40000c00

080010bc <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c2:	463b      	mov	r3, r7
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80010ce:	4b16      	ldr	r3, [pc, #88]	; (8001128 <MX_TIM12_Init+0x6c>)
 80010d0:	4a16      	ldr	r2, [pc, #88]	; (800112c <MX_TIM12_Init+0x70>)
 80010d2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 240-1;
 80010d4:	4b14      	ldr	r3, [pc, #80]	; (8001128 <MX_TIM12_Init+0x6c>)
 80010d6:	22ef      	movs	r2, #239	; 0xef
 80010d8:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010da:	4b13      	ldr	r3, [pc, #76]	; (8001128 <MX_TIM12_Init+0x6c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 500-1;
 80010e0:	4b11      	ldr	r3, [pc, #68]	; (8001128 <MX_TIM12_Init+0x6c>)
 80010e2:	f240 12f3 	movw	r2, #499	; 0x1f3
 80010e6:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e8:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <MX_TIM12_Init+0x6c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <MX_TIM12_Init+0x6c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80010f4:	480c      	ldr	r0, [pc, #48]	; (8001128 <MX_TIM12_Init+0x6c>)
 80010f6:	f006 fd26 	bl	8007b46 <HAL_TIM_Base_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8001100:	f000 fc64 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001104:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001108:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800110a:	463b      	mov	r3, r7
 800110c:	4619      	mov	r1, r3
 800110e:	4806      	ldr	r0, [pc, #24]	; (8001128 <MX_TIM12_Init+0x6c>)
 8001110:	f007 f9ce 	bl	80084b0 <HAL_TIM_ConfigClockSource>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 800111a:	f000 fc57 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000608 	.word	0x20000608
 800112c:	40001800 	.word	0x40001800

08001130 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b09a      	sub	sp, #104	; 0x68
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001136:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]
 8001140:	609a      	str	r2, [r3, #8]
 8001142:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001144:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001150:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
 8001160:	615a      	str	r2, [r3, #20]
 8001162:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	222c      	movs	r2, #44	; 0x2c
 8001168:	2100      	movs	r1, #0
 800116a:	4618      	mov	r0, r3
 800116c:	f00a f8f2 	bl	800b354 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001170:	4b3f      	ldr	r3, [pc, #252]	; (8001270 <MX_TIM15_Init+0x140>)
 8001172:	4a40      	ldr	r2, [pc, #256]	; (8001274 <MX_TIM15_Init+0x144>)
 8001174:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 240-1;
 8001176:	4b3e      	ldr	r3, [pc, #248]	; (8001270 <MX_TIM15_Init+0x140>)
 8001178:	22ef      	movs	r2, #239	; 0xef
 800117a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117c:	4b3c      	ldr	r3, [pc, #240]	; (8001270 <MX_TIM15_Init+0x140>)
 800117e:	2200      	movs	r2, #0
 8001180:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 625-1;
 8001182:	4b3b      	ldr	r3, [pc, #236]	; (8001270 <MX_TIM15_Init+0x140>)
 8001184:	f44f 721c 	mov.w	r2, #624	; 0x270
 8001188:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800118a:	4b39      	ldr	r3, [pc, #228]	; (8001270 <MX_TIM15_Init+0x140>)
 800118c:	2200      	movs	r2, #0
 800118e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001190:	4b37      	ldr	r3, [pc, #220]	; (8001270 <MX_TIM15_Init+0x140>)
 8001192:	2200      	movs	r2, #0
 8001194:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001196:	4b36      	ldr	r3, [pc, #216]	; (8001270 <MX_TIM15_Init+0x140>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800119c:	4834      	ldr	r0, [pc, #208]	; (8001270 <MX_TIM15_Init+0x140>)
 800119e:	f006 fcd2 	bl	8007b46 <HAL_TIM_Base_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 80011a8:	f000 fc10 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80011b2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80011b6:	4619      	mov	r1, r3
 80011b8:	482d      	ldr	r0, [pc, #180]	; (8001270 <MX_TIM15_Init+0x140>)
 80011ba:	f007 f979 	bl	80084b0 <HAL_TIM_ConfigClockSource>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 80011c4:	f000 fc02 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80011c8:	4829      	ldr	r0, [pc, #164]	; (8001270 <MX_TIM15_Init+0x140>)
 80011ca:	f006 fd42 	bl	8007c52 <HAL_TIM_PWM_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 80011d4:	f000 fbfa 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d8:	2300      	movs	r3, #0
 80011da:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011dc:	2300      	movs	r3, #0
 80011de:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80011e0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80011e4:	4619      	mov	r1, r3
 80011e6:	4822      	ldr	r0, [pc, #136]	; (8001270 <MX_TIM15_Init+0x140>)
 80011e8:	f007 feaa 	bl	8008f40 <HAL_TIMEx_MasterConfigSynchronization>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 80011f2:	f000 fbeb 	bl	80019cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011f6:	2360      	movs	r3, #96	; 0x60
 80011f8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 80011fa:	f240 1339 	movw	r3, #313	; 0x139
 80011fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001200:	2300      	movs	r3, #0
 8001202:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001204:	2300      	movs	r3, #0
 8001206:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800120c:	2300      	movs	r3, #0
 800120e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001210:	2300      	movs	r3, #0
 8001212:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001214:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001218:	2204      	movs	r2, #4
 800121a:	4619      	mov	r1, r3
 800121c:	4814      	ldr	r0, [pc, #80]	; (8001270 <MX_TIM15_Init+0x140>)
 800121e:	f007 f837 	bl	8008290 <HAL_TIM_PWM_ConfigChannel>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8001228:	f000 fbd0 	bl	80019cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800122c:	2300      	movs	r3, #0
 800122e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001230:	2300      	movs	r3, #0
 8001232:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001240:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001244:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800124e:	1d3b      	adds	r3, r7, #4
 8001250:	4619      	mov	r1, r3
 8001252:	4807      	ldr	r0, [pc, #28]	; (8001270 <MX_TIM15_Init+0x140>)
 8001254:	f007 fefc 	bl	8009050 <HAL_TIMEx_ConfigBreakDeadTime>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 800125e:	f000 fbb5 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001262:	4803      	ldr	r0, [pc, #12]	; (8001270 <MX_TIM15_Init+0x140>)
 8001264:	f000 fd1a 	bl	8001c9c <HAL_TIM_MspPostInit>

}
 8001268:	bf00      	nop
 800126a:	3768      	adds	r7, #104	; 0x68
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000278 	.word	0x20000278
 8001274:	40014000 	.word	0x40014000

08001278 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800127c:	4b22      	ldr	r3, [pc, #136]	; (8001308 <MX_UART4_Init+0x90>)
 800127e:	4a23      	ldr	r2, [pc, #140]	; (800130c <MX_UART4_Init+0x94>)
 8001280:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001282:	4b21      	ldr	r3, [pc, #132]	; (8001308 <MX_UART4_Init+0x90>)
 8001284:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001288:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800128a:	4b1f      	ldr	r3, [pc, #124]	; (8001308 <MX_UART4_Init+0x90>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001290:	4b1d      	ldr	r3, [pc, #116]	; (8001308 <MX_UART4_Init+0x90>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001296:	4b1c      	ldr	r3, [pc, #112]	; (8001308 <MX_UART4_Init+0x90>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800129c:	4b1a      	ldr	r3, [pc, #104]	; (8001308 <MX_UART4_Init+0x90>)
 800129e:	220c      	movs	r2, #12
 80012a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a2:	4b19      	ldr	r3, [pc, #100]	; (8001308 <MX_UART4_Init+0x90>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a8:	4b17      	ldr	r3, [pc, #92]	; (8001308 <MX_UART4_Init+0x90>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ae:	4b16      	ldr	r3, [pc, #88]	; (8001308 <MX_UART4_Init+0x90>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012b4:	4b14      	ldr	r3, [pc, #80]	; (8001308 <MX_UART4_Init+0x90>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012ba:	4b13      	ldr	r3, [pc, #76]	; (8001308 <MX_UART4_Init+0x90>)
 80012bc:	2200      	movs	r2, #0
 80012be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80012c0:	4811      	ldr	r0, [pc, #68]	; (8001308 <MX_UART4_Init+0x90>)
 80012c2:	f007 ff61 	bl	8009188 <HAL_UART_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80012cc:	f000 fb7e 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012d0:	2100      	movs	r1, #0
 80012d2:	480d      	ldr	r0, [pc, #52]	; (8001308 <MX_UART4_Init+0x90>)
 80012d4:	f009 ff49 	bl	800b16a <HAL_UARTEx_SetTxFifoThreshold>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80012de:	f000 fb75 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012e2:	2100      	movs	r1, #0
 80012e4:	4808      	ldr	r0, [pc, #32]	; (8001308 <MX_UART4_Init+0x90>)
 80012e6:	f009 ff7e 	bl	800b1e6 <HAL_UARTEx_SetRxFifoThreshold>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80012f0:	f000 fb6c 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80012f4:	4804      	ldr	r0, [pc, #16]	; (8001308 <MX_UART4_Init+0x90>)
 80012f6:	f009 feff 	bl	800b0f8 <HAL_UARTEx_DisableFifoMode>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001300:	f000 fb64 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001304:	bf00      	nop
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000518 	.word	0x20000518
 800130c:	40004c00 	.word	0x40004c00

08001310 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001314:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 8001316:	4a23      	ldr	r2, [pc, #140]	; (80013a4 <MX_USART3_UART_Init+0x94>)
 8001318:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800131a:	4b21      	ldr	r3, [pc, #132]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 800131c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001320:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001322:	4b1f      	ldr	r3, [pc, #124]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001328:	4b1d      	ldr	r3, [pc, #116]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 800132a:	2200      	movs	r2, #0
 800132c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800132e:	4b1c      	ldr	r3, [pc, #112]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001334:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 8001336:	220c      	movs	r2, #12
 8001338:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800133a:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001340:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 8001342:	2200      	movs	r2, #0
 8001344:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001346:	4b16      	ldr	r3, [pc, #88]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 8001348:	2200      	movs	r2, #0
 800134a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800134c:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 800134e:	2200      	movs	r2, #0
 8001350:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001352:	4b13      	ldr	r3, [pc, #76]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 8001354:	2200      	movs	r2, #0
 8001356:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001358:	4811      	ldr	r0, [pc, #68]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 800135a:	f007 ff15 	bl	8009188 <HAL_UART_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001364:	f000 fb32 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001368:	2100      	movs	r1, #0
 800136a:	480d      	ldr	r0, [pc, #52]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 800136c:	f009 fefd 	bl	800b16a <HAL_UARTEx_SetTxFifoThreshold>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001376:	f000 fb29 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800137a:	2100      	movs	r1, #0
 800137c:	4808      	ldr	r0, [pc, #32]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 800137e:	f009 ff32 	bl	800b1e6 <HAL_UARTEx_SetRxFifoThreshold>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001388:	f000 fb20 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800138c:	4804      	ldr	r0, [pc, #16]	; (80013a0 <MX_USART3_UART_Init+0x90>)
 800138e:	f009 feb3 	bl	800b0f8 <HAL_UARTEx_DisableFifoMode>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001398:	f000 fb18 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	200001e0 	.word	0x200001e0
 80013a4:	40004800 	.word	0x40004800

080013a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ae:	4b21      	ldr	r3, [pc, #132]	; (8001434 <MX_DMA_Init+0x8c>)
 80013b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013b4:	4a1f      	ldr	r2, [pc, #124]	; (8001434 <MX_DMA_Init+0x8c>)
 80013b6:	f043 0301 	orr.w	r3, r3, #1
 80013ba:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80013be:	4b1d      	ldr	r3, [pc, #116]	; (8001434 <MX_DMA_Init+0x8c>)
 80013c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013c4:	f003 0301 	and.w	r3, r3, #1
 80013c8:	607b      	str	r3, [r7, #4]
 80013ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013cc:	4b19      	ldr	r3, [pc, #100]	; (8001434 <MX_DMA_Init+0x8c>)
 80013ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013d2:	4a18      	ldr	r2, [pc, #96]	; (8001434 <MX_DMA_Init+0x8c>)
 80013d4:	f043 0302 	orr.w	r3, r3, #2
 80013d8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80013dc:	4b15      	ldr	r3, [pc, #84]	; (8001434 <MX_DMA_Init+0x8c>)
 80013de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2100      	movs	r1, #0
 80013ee:	200c      	movs	r0, #12
 80013f0:	f001 fa2d 	bl	800284e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80013f4:	200c      	movs	r0, #12
 80013f6:	f001 fa44 	bl	8002882 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80013fa:	2200      	movs	r2, #0
 80013fc:	2100      	movs	r1, #0
 80013fe:	200d      	movs	r0, #13
 8001400:	f001 fa25 	bl	800284e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001404:	200d      	movs	r0, #13
 8001406:	f001 fa3c 	bl	8002882 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2100      	movs	r1, #0
 800140e:	2038      	movs	r0, #56	; 0x38
 8001410:	f001 fa1d 	bl	800284e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001414:	2038      	movs	r0, #56	; 0x38
 8001416:	f001 fa34 	bl	8002882 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800141a:	2200      	movs	r2, #0
 800141c:	2100      	movs	r1, #0
 800141e:	2039      	movs	r0, #57	; 0x39
 8001420:	f001 fa15 	bl	800284e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001424:	2039      	movs	r0, #57	; 0x39
 8001426:	f001 fa2c 	bl	8002882 <HAL_NVIC_EnableIRQ>

}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	58024400 	.word	0x58024400

08001438 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08c      	sub	sp, #48	; 0x30
 800143c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143e:	f107 031c 	add.w	r3, r7, #28
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
 800144c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800144e:	4b82      	ldr	r3, [pc, #520]	; (8001658 <MX_GPIO_Init+0x220>)
 8001450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001454:	4a80      	ldr	r2, [pc, #512]	; (8001658 <MX_GPIO_Init+0x220>)
 8001456:	f043 0310 	orr.w	r3, r3, #16
 800145a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800145e:	4b7e      	ldr	r3, [pc, #504]	; (8001658 <MX_GPIO_Init+0x220>)
 8001460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001464:	f003 0310 	and.w	r3, r3, #16
 8001468:	61bb      	str	r3, [r7, #24]
 800146a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800146c:	4b7a      	ldr	r3, [pc, #488]	; (8001658 <MX_GPIO_Init+0x220>)
 800146e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001472:	4a79      	ldr	r2, [pc, #484]	; (8001658 <MX_GPIO_Init+0x220>)
 8001474:	f043 0304 	orr.w	r3, r3, #4
 8001478:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800147c:	4b76      	ldr	r3, [pc, #472]	; (8001658 <MX_GPIO_Init+0x220>)
 800147e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001482:	f003 0304 	and.w	r3, r3, #4
 8001486:	617b      	str	r3, [r7, #20]
 8001488:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800148a:	4b73      	ldr	r3, [pc, #460]	; (8001658 <MX_GPIO_Init+0x220>)
 800148c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001490:	4a71      	ldr	r2, [pc, #452]	; (8001658 <MX_GPIO_Init+0x220>)
 8001492:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001496:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800149a:	4b6f      	ldr	r3, [pc, #444]	; (8001658 <MX_GPIO_Init+0x220>)
 800149c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014a4:	613b      	str	r3, [r7, #16]
 80014a6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a8:	4b6b      	ldr	r3, [pc, #428]	; (8001658 <MX_GPIO_Init+0x220>)
 80014aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014ae:	4a6a      	ldr	r2, [pc, #424]	; (8001658 <MX_GPIO_Init+0x220>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014b8:	4b67      	ldr	r3, [pc, #412]	; (8001658 <MX_GPIO_Init+0x220>)
 80014ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c6:	4b64      	ldr	r3, [pc, #400]	; (8001658 <MX_GPIO_Init+0x220>)
 80014c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014cc:	4a62      	ldr	r2, [pc, #392]	; (8001658 <MX_GPIO_Init+0x220>)
 80014ce:	f043 0302 	orr.w	r3, r3, #2
 80014d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014d6:	4b60      	ldr	r3, [pc, #384]	; (8001658 <MX_GPIO_Init+0x220>)
 80014d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014e4:	4b5c      	ldr	r3, [pc, #368]	; (8001658 <MX_GPIO_Init+0x220>)
 80014e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014ea:	4a5b      	ldr	r2, [pc, #364]	; (8001658 <MX_GPIO_Init+0x220>)
 80014ec:	f043 0308 	orr.w	r3, r3, #8
 80014f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014f4:	4b58      	ldr	r3, [pc, #352]	; (8001658 <MX_GPIO_Init+0x220>)
 80014f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014fa:	f003 0308 	and.w	r3, r3, #8
 80014fe:	607b      	str	r3, [r7, #4]
 8001500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001502:	4b55      	ldr	r3, [pc, #340]	; (8001658 <MX_GPIO_Init+0x220>)
 8001504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001508:	4a53      	ldr	r2, [pc, #332]	; (8001658 <MX_GPIO_Init+0x220>)
 800150a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800150e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001512:	4b51      	ldr	r3, [pc, #324]	; (8001658 <MX_GPIO_Init+0x220>)
 8001514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800151c:	603b      	str	r3, [r7, #0]
 800151e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 8001520:	2200      	movs	r2, #0
 8001522:	f644 2121 	movw	r1, #18977	; 0x4a21
 8001526:	484d      	ldr	r0, [pc, #308]	; (800165c <MX_GPIO_Init+0x224>)
 8001528:	f003 fe84 	bl	8005234 <HAL_GPIO_WritePin>
                          |DIR_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR_1_Pin|DIR_5_Pin|LD2_Pin, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	f24c 0102 	movw	r1, #49154	; 0xc002
 8001532:	484b      	ldr	r0, [pc, #300]	; (8001660 <MX_GPIO_Init+0x228>)
 8001534:	f003 fe7e 	bl	8005234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153e:	4849      	ldr	r0, [pc, #292]	; (8001664 <MX_GPIO_Init+0x22c>)
 8001540:	f003 fe78 	bl	8005234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001544:	2200      	movs	r2, #0
 8001546:	f44f 7100 	mov.w	r1, #512	; 0x200
 800154a:	4847      	ldr	r0, [pc, #284]	; (8001668 <MX_GPIO_Init+0x230>)
 800154c:	f003 fe72 	bl	8005234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Blue_Button_Pin */
  GPIO_InitStruct.Pin = Blue_Button_Pin;
 8001550:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001554:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001556:	4b45      	ldr	r3, [pc, #276]	; (800166c <MX_GPIO_Init+0x234>)
 8001558:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Blue_Button_GPIO_Port, &GPIO_InitStruct);
 800155e:	f107 031c 	add.w	r3, r7, #28
 8001562:	4619      	mov	r1, r3
 8001564:	4840      	ldr	r0, [pc, #256]	; (8001668 <MX_GPIO_Init+0x230>)
 8001566:	f003 fcb5 	bl	8004ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin DIR_2_Pin LD3_Pin DIR_3_Pin
                           DIR_4_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 800156a:	f644 2321 	movw	r3, #18977	; 0x4a21
 800156e:	61fb      	str	r3, [r7, #28]
                          |DIR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001570:	2301      	movs	r3, #1
 8001572:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157c:	f107 031c 	add.w	r3, r7, #28
 8001580:	4619      	mov	r1, r3
 8001582:	4836      	ldr	r0, [pc, #216]	; (800165c <MX_GPIO_Init+0x224>)
 8001584:	f003 fca6 	bl	8004ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LM2_Pin LM1_Pin */
  GPIO_InitStruct.Pin = LM2_Pin|LM1_Pin;
 8001588:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800158c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800158e:	4b37      	ldr	r3, [pc, #220]	; (800166c <MX_GPIO_Init+0x234>)
 8001590:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001596:	f107 031c 	add.w	r3, r7, #28
 800159a:	4619      	mov	r1, r3
 800159c:	4830      	ldr	r0, [pc, #192]	; (8001660 <MX_GPIO_Init+0x228>)
 800159e:	f003 fc99 	bl	8004ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_1_Pin DIR_5_Pin LD2_Pin */
  GPIO_InitStruct.Pin = DIR_1_Pin|DIR_5_Pin|LD2_Pin;
 80015a2:	f24c 0302 	movw	r3, #49154	; 0xc002
 80015a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2300      	movs	r3, #0
 80015b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015b4:	f107 031c 	add.w	r3, r7, #28
 80015b8:	4619      	mov	r1, r3
 80015ba:	4829      	ldr	r0, [pc, #164]	; (8001660 <MX_GPIO_Init+0x228>)
 80015bc:	f003 fc8a 	bl	8004ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80015c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c6:	2301      	movs	r3, #1
 80015c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80015d2:	f107 031c 	add.w	r3, r7, #28
 80015d6:	4619      	mov	r1, r3
 80015d8:	4822      	ldr	r0, [pc, #136]	; (8001664 <MX_GPIO_Init+0x22c>)
 80015da:	f003 fc7b 	bl	8004ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 80015de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e4:	2301      	movs	r3, #1
 80015e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ec:	2300      	movs	r3, #0
 80015ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 80015f0:	f107 031c 	add.w	r3, r7, #28
 80015f4:	4619      	mov	r1, r3
 80015f6:	481c      	ldr	r0, [pc, #112]	; (8001668 <MX_GPIO_Init+0x230>)
 80015f8:	f003 fc6c 	bl	8004ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LM5_Pin */
  GPIO_InitStruct.Pin = LM5_Pin;
 80015fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001600:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001602:	4b1a      	ldr	r3, [pc, #104]	; (800166c <MX_GPIO_Init+0x234>)
 8001604:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LM5_GPIO_Port, &GPIO_InitStruct);
 800160a:	f107 031c 	add.w	r3, r7, #28
 800160e:	4619      	mov	r1, r3
 8001610:	4817      	ldr	r0, [pc, #92]	; (8001670 <MX_GPIO_Init+0x238>)
 8001612:	f003 fc5f 	bl	8004ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LM4_Pin LM3_Pin */
  GPIO_InitStruct.Pin = LM4_Pin|LM3_Pin;
 8001616:	23c0      	movs	r3, #192	; 0xc0
 8001618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800161a:	4b14      	ldr	r3, [pc, #80]	; (800166c <MX_GPIO_Init+0x234>)
 800161c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 031c 	add.w	r3, r7, #28
 8001626:	4619      	mov	r1, r3
 8001628:	480c      	ldr	r0, [pc, #48]	; (800165c <MX_GPIO_Init+0x224>)
 800162a:	f003 fc53 	bl	8004ed4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	2103      	movs	r1, #3
 8001632:	2017      	movs	r0, #23
 8001634:	f001 f90b 	bl	800284e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001638:	2017      	movs	r0, #23
 800163a:	f001 f922 	bl	8002882 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 800163e:	2200      	movs	r2, #0
 8001640:	2103      	movs	r1, #3
 8001642:	2028      	movs	r0, #40	; 0x28
 8001644:	f001 f903 	bl	800284e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001648:	2028      	movs	r0, #40	; 0x28
 800164a:	f001 f91a 	bl	8002882 <HAL_NVIC_EnableIRQ>

}
 800164e:	bf00      	nop
 8001650:	3730      	adds	r7, #48	; 0x30
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	58024400 	.word	0x58024400
 800165c:	58020400 	.word	0x58020400
 8001660:	58021000 	.word	0x58021000
 8001664:	58020c00 	.word	0x58020c00
 8001668:	58020800 	.word	0x58020800
 800166c:	11110000 	.word	0x11110000
 8001670:	58021800 	.word	0x58021800

08001674 <__io_putchar>:
 * @brief Retargets the C library printf function to the USART.
 * @param None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 /* Place your implementation of fputc here */
 /* e.g. write a character to the USART2 and Loop until the end of transmission */
 HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 800167c:	1d39      	adds	r1, r7, #4
 800167e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001682:	2201      	movs	r2, #1
 8001684:	4803      	ldr	r0, [pc, #12]	; (8001694 <__io_putchar+0x20>)
 8001686:	f007 fdcf 	bl	8009228 <HAL_UART_Transmit>

return ch;
 800168a:	687b      	ldr	r3, [r7, #4]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	200001e0 	.word	0x200001e0

08001698 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
	if(huart == &huart3)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a81      	ldr	r2, [pc, #516]	; (80018a8 <HAL_UART_RxCpltCallback+0x210>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	f040 80fb 	bne.w	80018a0 <HAL_UART_RxCpltCallback+0x208>
	{
		UART3_TXBUFFER_ACK[0] = (uint8_t)ACK_ReceivedData_Address;
 80016aa:	4b80      	ldr	r3, [pc, #512]	; (80018ac <HAL_UART_RxCpltCallback+0x214>)
 80016ac:	22ac      	movs	r2, #172	; 0xac
 80016ae:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)UART3_TXBUFFER_ACK, 1, 100);
 80016b0:	2364      	movs	r3, #100	; 0x64
 80016b2:	2201      	movs	r2, #1
 80016b4:	497d      	ldr	r1, [pc, #500]	; (80018ac <HAL_UART_RxCpltCallback+0x214>)
 80016b6:	487c      	ldr	r0, [pc, #496]	; (80018a8 <HAL_UART_RxCpltCallback+0x210>)
 80016b8:	f007 fdb6 	bl	8009228 <HAL_UART_Transmit>
		  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 80016bc:	2200      	movs	r2, #0
 80016be:	2101      	movs	r1, #1
 80016c0:	487b      	ldr	r0, [pc, #492]	; (80018b0 <HAL_UART_RxCpltCallback+0x218>)
 80016c2:	f003 fdb7 	bl	8005234 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80016c6:	2201      	movs	r2, #1
 80016c8:	2102      	movs	r1, #2
 80016ca:	487a      	ldr	r0, [pc, #488]	; (80018b4 <HAL_UART_RxCpltCallback+0x21c>)
 80016cc:	f003 fdb2 	bl	8005234 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016d6:	4876      	ldr	r0, [pc, #472]	; (80018b0 <HAL_UART_RxCpltCallback+0x218>)
 80016d8:	f003 fdac 	bl	8005234 <HAL_GPIO_WritePin>
		volatile uint8_t num_mode = UART3_RXBUFFER[0] & 0x0F;
 80016dc:	4b76      	ldr	r3, [pc, #472]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	f003 030f 	and.w	r3, r3, #15
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	75fb      	strb	r3, [r7, #23]
		volatile int received_checksum = UART3_RXBUFFER[3];
 80016e8:	4b73      	ldr	r3, [pc, #460]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 80016ea:	78db      	ldrb	r3, [r3, #3]
 80016ec:	613b      	str	r3, [r7, #16]
		volatile int calculate_checksum = 0;
 80016ee:	2300      	movs	r3, #0
 80016f0:	60fb      	str	r3, [r7, #12]
		for(register int i = 0; i < 3; i++)
 80016f2:	2400      	movs	r4, #0
 80016f4:	e006      	b.n	8001704 <HAL_UART_RxCpltCallback+0x6c>
		{
			calculate_checksum += UART3_RXBUFFER[i];
 80016f6:	4b70      	ldr	r3, [pc, #448]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 80016f8:	5d1b      	ldrb	r3, [r3, r4]
 80016fa:	461a      	mov	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	4413      	add	r3, r2
 8001700:	60fb      	str	r3, [r7, #12]
		for(register int i = 0; i < 3; i++)
 8001702:	3401      	adds	r4, #1
 8001704:	2c02      	cmp	r4, #2
 8001706:	ddf6      	ble.n	80016f6 <HAL_UART_RxCpltCallback+0x5e>
		}
		calculate_checksum = ~calculate_checksum;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	43db      	mvns	r3, r3
 800170c:	60fb      	str	r3, [r7, #12]
		calculate_checksum = calculate_checksum & 0xFF;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	b2db      	uxtb	r3, r3
 8001712:	60fb      	str	r3, [r7, #12]
		if (received_checksum == calculate_checksum)
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	429a      	cmp	r2, r3
 800171a:	f040 80a9 	bne.w	8001870 <HAL_UART_RxCpltCallback+0x1d8>
		{
			switch(num_mode)
 800171e:	7dfb      	ldrb	r3, [r7, #23]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	3b01      	subs	r3, #1
 8001724:	2b0e      	cmp	r3, #14
 8001726:	f200 8091 	bhi.w	800184c <HAL_UART_RxCpltCallback+0x1b4>
 800172a:	a201      	add	r2, pc, #4	; (adr r2, 8001730 <HAL_UART_RxCpltCallback+0x98>)
 800172c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001730:	0800184d 	.word	0x0800184d
 8001734:	0800184d 	.word	0x0800184d
 8001738:	0800184d 	.word	0x0800184d
 800173c:	0800184d 	.word	0x0800184d
 8001740:	0800184d 	.word	0x0800184d
 8001744:	0800176d 	.word	0x0800176d
 8001748:	0800179b 	.word	0x0800179b
 800174c:	080017c9 	.word	0x080017c9
 8001750:	080017f7 	.word	0x080017f7
 8001754:	08001825 	.word	0x08001825
 8001758:	0800182d 	.word	0x0800182d
 800175c:	08001835 	.word	0x08001835
 8001760:	0800183d 	.word	0x0800183d
 8001764:	08001845 	.word	0x08001845
 8001768:	0800184d 	.word	0x0800184d
			{
				case 6:		// q1 Mode
				{
					q1 = (uint16_t)(((UART3_RXBUFFER[1] << 8) & 0xFF00) + (UART3_RXBUFFER[2] & 0x00FF));
 800176c:	4b52      	ldr	r3, [pc, #328]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 800176e:	785b      	ldrb	r3, [r3, #1]
 8001770:	021b      	lsls	r3, r3, #8
 8001772:	b29b      	uxth	r3, r3
 8001774:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001778:	b29a      	uxth	r2, r3
 800177a:	4b4f      	ldr	r3, [pc, #316]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 800177c:	789b      	ldrb	r3, [r3, #2]
 800177e:	b29b      	uxth	r3, r3
 8001780:	4413      	add	r3, r2
 8001782:	b29b      	uxth	r3, r3
 8001784:	ee07 3a90 	vmov	s15, r3
 8001788:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800178c:	4b4b      	ldr	r3, [pc, #300]	; (80018bc <HAL_UART_RxCpltCallback+0x224>)
 800178e:	ed83 7b00 	vstr	d7, [r3]
					State_Input_Joint_State = 1;
 8001792:	4b4b      	ldr	r3, [pc, #300]	; (80018c0 <HAL_UART_RxCpltCallback+0x228>)
 8001794:	2201      	movs	r2, #1
 8001796:	701a      	strb	r2, [r3, #0]
					break;
 8001798:	e059      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				}
				case 7:		// q2 Mode
				{
					q2 = (uint16_t)(((UART3_RXBUFFER[1] << 8) & 0xFF00) + (UART3_RXBUFFER[2] & 0x00FF));
 800179a:	4b47      	ldr	r3, [pc, #284]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 800179c:	785b      	ldrb	r3, [r3, #1]
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	4b43      	ldr	r3, [pc, #268]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 80017aa:	789b      	ldrb	r3, [r3, #2]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	4413      	add	r3, r2
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	ee07 3a90 	vmov	s15, r3
 80017b6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80017ba:	4b42      	ldr	r3, [pc, #264]	; (80018c4 <HAL_UART_RxCpltCallback+0x22c>)
 80017bc:	ed83 7b00 	vstr	d7, [r3]
					State_Input_Joint_State = 1;
 80017c0:	4b3f      	ldr	r3, [pc, #252]	; (80018c0 <HAL_UART_RxCpltCallback+0x228>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	701a      	strb	r2, [r3, #0]
					break;
 80017c6:	e042      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				}
				case 8:		// q3 Mode
				{
					q3 = (uint16_t)(((UART3_RXBUFFER[1] << 8) & 0xFF00) + (UART3_RXBUFFER[2] & 0x00FF));
 80017c8:	4b3b      	ldr	r3, [pc, #236]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 80017ca:	785b      	ldrb	r3, [r3, #1]
 80017cc:	021b      	lsls	r3, r3, #8
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	4b38      	ldr	r3, [pc, #224]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 80017d8:	789b      	ldrb	r3, [r3, #2]
 80017da:	b29b      	uxth	r3, r3
 80017dc:	4413      	add	r3, r2
 80017de:	b29b      	uxth	r3, r3
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80017e8:	4b37      	ldr	r3, [pc, #220]	; (80018c8 <HAL_UART_RxCpltCallback+0x230>)
 80017ea:	ed83 7b00 	vstr	d7, [r3]
					State_Input_Joint_State = 1;
 80017ee:	4b34      	ldr	r3, [pc, #208]	; (80018c0 <HAL_UART_RxCpltCallback+0x228>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
					break;
 80017f4:	e02b      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				}
				case 9:		// q4 Mode
				{
					q4 = (uint16_t)(((UART3_RXBUFFER[1] << 8) & 0xFF00) + (UART3_RXBUFFER[2] & 0x00FF));
 80017f6:	4b30      	ldr	r3, [pc, #192]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 80017f8:	785b      	ldrb	r3, [r3, #1]
 80017fa:	021b      	lsls	r3, r3, #8
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001802:	b29a      	uxth	r2, r3
 8001804:	4b2c      	ldr	r3, [pc, #176]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 8001806:	789b      	ldrb	r3, [r3, #2]
 8001808:	b29b      	uxth	r3, r3
 800180a:	4413      	add	r3, r2
 800180c:	b29b      	uxth	r3, r3
 800180e:	ee07 3a90 	vmov	s15, r3
 8001812:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001816:	4b2d      	ldr	r3, [pc, #180]	; (80018cc <HAL_UART_RxCpltCallback+0x234>)
 8001818:	ed83 7b00 	vstr	d7, [r3]
					State_Input_Joint_State = 1;
 800181c:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <HAL_UART_RxCpltCallback+0x228>)
 800181e:	2201      	movs	r2, #1
 8001820:	701a      	strb	r2, [r3, #0]
					break;
 8001822:	e014      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				}
				case 10:	// Set Home Mode
				{
					State_Set_Home = 1;
 8001824:	4b2a      	ldr	r3, [pc, #168]	; (80018d0 <HAL_UART_RxCpltCallback+0x238>)
 8001826:	2201      	movs	r2, #1
 8001828:	701a      	strb	r2, [r3, #0]
					break;
 800182a:	e010      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				{
					break;
				}
				case 11:	// Request 4 Joint State Mode
				{
					State_Print_4_Joint_State = 1;
 800182c:	4b29      	ldr	r3, [pc, #164]	; (80018d4 <HAL_UART_RxCpltCallback+0x23c>)
 800182e:	2201      	movs	r2, #1
 8001830:	701a      	strb	r2, [r3, #0]
					break;
 8001832:	e00c      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				}
				case 12:	// Request Gripper State Mode
				{
					State_Print_Gripper_State = 1;
 8001834:	4b28      	ldr	r3, [pc, #160]	; (80018d8 <HAL_UART_RxCpltCallback+0x240>)
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
					break;
 800183a:	e008      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				}
				case 13:	// Activate Gripper Mode
				{
					State_Activate_Gripper = 1;
 800183c:	4b27      	ldr	r3, [pc, #156]	; (80018dc <HAL_UART_RxCpltCallback+0x244>)
 800183e:	2201      	movs	r2, #1
 8001840:	701a      	strb	r2, [r3, #0]
					break;
 8001842:	e004      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				}
				case 14:	// Deactivate Gripper Mode
				{
					State_Deactivate_Gripper = 1;
 8001844:	4b26      	ldr	r3, [pc, #152]	; (80018e0 <HAL_UART_RxCpltCallback+0x248>)
 8001846:	2201      	movs	r2, #1
 8001848:	701a      	strb	r2, [r3, #0]
					break;
 800184a:	e000      	b.n	800184e <HAL_UART_RxCpltCallback+0x1b6>
				{
					break;
				}
				default:
				{
					break;
 800184c:	bf00      	nop
				}
			}
			  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 800184e:	2201      	movs	r2, #1
 8001850:	2101      	movs	r1, #1
 8001852:	4817      	ldr	r0, [pc, #92]	; (80018b0 <HAL_UART_RxCpltCallback+0x218>)
 8001854:	f003 fcee 	bl	8005234 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	2102      	movs	r1, #2
 800185c:	4815      	ldr	r0, [pc, #84]	; (80018b4 <HAL_UART_RxCpltCallback+0x21c>)
 800185e:	f003 fce9 	bl	8005234 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001862:	2200      	movs	r2, #0
 8001864:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001868:	4811      	ldr	r0, [pc, #68]	; (80018b0 <HAL_UART_RxCpltCallback+0x218>)
 800186a:	f003 fce3 	bl	8005234 <HAL_GPIO_WritePin>
 800186e:	e012      	b.n	8001896 <HAL_UART_RxCpltCallback+0x1fe>
		}
		else
		{
			  State_Checksum_Error = 1;
 8001870:	4b1c      	ldr	r3, [pc, #112]	; (80018e4 <HAL_UART_RxCpltCallback+0x24c>)
 8001872:	2201      	movs	r2, #1
 8001874:	701a      	strb	r2, [r3, #0]
			  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001876:	2200      	movs	r2, #0
 8001878:	2101      	movs	r1, #1
 800187a:	480d      	ldr	r0, [pc, #52]	; (80018b0 <HAL_UART_RxCpltCallback+0x218>)
 800187c:	f003 fcda 	bl	8005234 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001880:	2200      	movs	r2, #0
 8001882:	2102      	movs	r1, #2
 8001884:	480b      	ldr	r0, [pc, #44]	; (80018b4 <HAL_UART_RxCpltCallback+0x21c>)
 8001886:	f003 fcd5 	bl	8005234 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 800188a:	2201      	movs	r2, #1
 800188c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001890:	4807      	ldr	r0, [pc, #28]	; (80018b0 <HAL_UART_RxCpltCallback+0x218>)
 8001892:	f003 fccf 	bl	8005234 <HAL_GPIO_WritePin>
		}
		HAL_UART_Receive_IT(&huart3, UART3_RXBUFFER, BUFFSIZE);
 8001896:	2204      	movs	r2, #4
 8001898:	4907      	ldr	r1, [pc, #28]	; (80018b8 <HAL_UART_RxCpltCallback+0x220>)
 800189a:	4803      	ldr	r0, [pc, #12]	; (80018a8 <HAL_UART_RxCpltCallback+0x210>)
 800189c:	f007 fe2e 	bl	80094fc <HAL_UART_Receive_IT>
	}
}
 80018a0:	bf00      	nop
 80018a2:	371c      	adds	r7, #28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd90      	pop	{r4, r7, pc}
 80018a8:	200001e0 	.word	0x200001e0
 80018ac:	200004c8 	.word	0x200004c8
 80018b0:	58020400 	.word	0x58020400
 80018b4:	58021000 	.word	0x58021000
 80018b8:	200006dc 	.word	0x200006dc
 80018bc:	200004c0 	.word	0x200004c0
 80018c0:	200003c4 	.word	0x200003c4
 80018c4:	200002f8 	.word	0x200002f8
 80018c8:	200004b0 	.word	0x200004b0
 80018cc:	20000658 	.word	0x20000658
 80018d0:	200004c9 	.word	0x200004c9
 80018d4:	200004ca 	.word	0x200004ca
 80018d8:	200000a0 	.word	0x200000a0
 80018dc:	200006d8 	.word	0x200006d8
 80018e0:	200002f4 	.word	0x200002f4
 80018e4:	20000654 	.word	0x20000654

080018e8 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]

}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == LM1_Pin || GPIO_Pin == LM2_Pin || GPIO_Pin == LM3_Pin || GPIO_Pin == LM4_Pin || GPIO_Pin == LM5_Pin || GPIO_Pin == Blue_Button_Pin)
 8001906:	88fb      	ldrh	r3, [r7, #6]
 8001908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800190c:	d011      	beq.n	8001932 <HAL_GPIO_EXTI_Callback+0x36>
 800190e:	88fb      	ldrh	r3, [r7, #6]
 8001910:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001914:	d00d      	beq.n	8001932 <HAL_GPIO_EXTI_Callback+0x36>
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	2b80      	cmp	r3, #128	; 0x80
 800191a:	d00a      	beq.n	8001932 <HAL_GPIO_EXTI_Callback+0x36>
 800191c:	88fb      	ldrh	r3, [r7, #6]
 800191e:	2b40      	cmp	r3, #64	; 0x40
 8001920:	d007      	beq.n	8001932 <HAL_GPIO_EXTI_Callback+0x36>
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001928:	d003      	beq.n	8001932 <HAL_GPIO_EXTI_Callback+0x36>
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001930:	d12b      	bne.n	800198a <HAL_GPIO_EXTI_Callback+0x8e>
	{

		  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001932:	2200      	movs	r2, #0
 8001934:	2101      	movs	r1, #1
 8001936:	4817      	ldr	r0, [pc, #92]	; (8001994 <HAL_GPIO_EXTI_Callback+0x98>)
 8001938:	f003 fc7c 	bl	8005234 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800193c:	2200      	movs	r2, #0
 800193e:	2102      	movs	r1, #2
 8001940:	4815      	ldr	r0, [pc, #84]	; (8001998 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001942:	f003 fc77 	bl	8005234 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001946:	2201      	movs	r2, #1
 8001948:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800194c:	4811      	ldr	r0, [pc, #68]	; (8001994 <HAL_GPIO_EXTI_Callback+0x98>)
 800194e:	f003 fc71 	bl	8005234 <HAL_GPIO_WritePin>

		  HAL_TIM_Base_Stop_IT(&htim5);
 8001952:	4812      	ldr	r0, [pc, #72]	; (800199c <HAL_GPIO_EXTI_Callback+0xa0>)
 8001954:	f006 f94e 	bl	8007bf4 <HAL_TIM_Base_Stop_IT>
		  HAL_TIM_Base_Stop_IT(&htim12);
 8001958:	4811      	ldr	r0, [pc, #68]	; (80019a0 <HAL_GPIO_EXTI_Callback+0xa4>)
 800195a:	f006 f94b 	bl	8007bf4 <HAL_TIM_Base_Stop_IT>

		  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800195e:	2104      	movs	r1, #4
 8001960:	4810      	ldr	r0, [pc, #64]	; (80019a4 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001962:	f006 fadf 	bl	8007f24 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001966:	2104      	movs	r1, #4
 8001968:	480f      	ldr	r0, [pc, #60]	; (80019a8 <HAL_GPIO_EXTI_Callback+0xac>)
 800196a:	f006 fadb 	bl	8007f24 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 800196e:	2104      	movs	r1, #4
 8001970:	480e      	ldr	r0, [pc, #56]	; (80019ac <HAL_GPIO_EXTI_Callback+0xb0>)
 8001972:	f006 fad7 	bl	8007f24 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_2);
 8001976:	2104      	movs	r1, #4
 8001978:	480d      	ldr	r0, [pc, #52]	; (80019b0 <HAL_GPIO_EXTI_Callback+0xb4>)
 800197a:	f006 fad3 	bl	8007f24 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_2);
 800197e:	2104      	movs	r1, #4
 8001980:	480c      	ldr	r0, [pc, #48]	; (80019b4 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001982:	f006 facf 	bl	8007f24 <HAL_TIM_PWM_Stop>
		  Error_Handler();
 8001986:	f000 f821 	bl	80019cc <Error_Handler>

	}
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	58020400 	.word	0x58020400
 8001998:	58021000 	.word	0x58021000
 800199c:	20000378 	.word	0x20000378
 80019a0:	20000608 	.word	0x20000608
 80019a4:	200004cc 	.word	0x200004cc
 80019a8:	200005b4 	.word	0x200005b4
 80019ac:	200003c8 	.word	0x200003c8
 80019b0:	2000011c 	.word	0x2000011c
 80019b4:	20000278 	.word	0x20000278

080019b8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* Timer12 Interrupt */
  if (htim == &htim12)
  {

  }
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d0:	b672      	cpsid	i
}
 80019d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <Error_Handler+0x8>
	...

080019d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019de:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <HAL_MspInit+0x30>)
 80019e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80019e4:	4a08      	ldr	r2, [pc, #32]	; (8001a08 <HAL_MspInit+0x30>)
 80019e6:	f043 0302 	orr.w	r3, r3, #2
 80019ea:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80019ee:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <HAL_MspInit+0x30>)
 80019f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	58024400 	.word	0x58024400

08001a0c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0b      	ldr	r2, [pc, #44]	; (8001a48 <HAL_CRC_MspInit+0x3c>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d10e      	bne.n	8001a3c <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_CRC_MspInit+0x40>)
 8001a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a24:	4a09      	ldr	r2, [pc, #36]	; (8001a4c <HAL_CRC_MspInit+0x40>)
 8001a26:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001a2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a2e:	4b07      	ldr	r3, [pc, #28]	; (8001a4c <HAL_CRC_MspInit+0x40>)
 8001a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a38:	60fb      	str	r3, [r7, #12]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	58024c00 	.word	0x58024c00
 8001a4c:	58024400 	.word	0x58024400

08001a50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b0b8      	sub	sp, #224	; 0xe0
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a68:	f107 0310 	add.w	r3, r7, #16
 8001a6c:	22bc      	movs	r2, #188	; 0xbc
 8001a6e:	2100      	movs	r1, #0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f009 fc6f 	bl	800b354 <memset>
  if(hspi->Instance==SPI3)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a25      	ldr	r2, [pc, #148]	; (8001b10 <HAL_SPI_MspInit+0xc0>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d142      	bne.n	8001b06 <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001a80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a84:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a8a:	f107 0310 	add.w	r3, r7, #16
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f004 fbda 	bl	8006248 <HAL_RCCEx_PeriphCLKConfig>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8001a9a:	f7ff ff97 	bl	80019cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a9e:	4b1d      	ldr	r3, [pc, #116]	; (8001b14 <HAL_SPI_MspInit+0xc4>)
 8001aa0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001aa4:	4a1b      	ldr	r2, [pc, #108]	; (8001b14 <HAL_SPI_MspInit+0xc4>)
 8001aa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001aaa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001aae:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <HAL_SPI_MspInit+0xc4>)
 8001ab0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001ab4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001abc:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <HAL_SPI_MspInit+0xc4>)
 8001abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ac2:	4a14      	ldr	r2, [pc, #80]	; (8001b14 <HAL_SPI_MspInit+0xc4>)
 8001ac4:	f043 0304 	orr.w	r3, r3, #4
 8001ac8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001acc:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <HAL_SPI_MspInit+0xc4>)
 8001ace:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ad2:	f003 0304 	and.w	r3, r3, #4
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001ada:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001ade:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aee:	2300      	movs	r3, #0
 8001af0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001af4:	2306      	movs	r3, #6
 8001af6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001afa:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001afe:	4619      	mov	r1, r3
 8001b00:	4805      	ldr	r0, [pc, #20]	; (8001b18 <HAL_SPI_MspInit+0xc8>)
 8001b02:	f003 f9e7 	bl	8004ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001b06:	bf00      	nop
 8001b08:	37e0      	adds	r7, #224	; 0xe0
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40003c00 	.word	0x40003c00
 8001b14:	58024400 	.word	0x58024400
 8001b18:	58020800 	.word	0x58020800

08001b1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	; 0x28
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a55      	ldr	r2, [pc, #340]	; (8001c80 <HAL_TIM_Base_MspInit+0x164>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d10f      	bne.n	8001b4e <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b2e:	4b55      	ldr	r3, [pc, #340]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b34:	4a53      	ldr	r2, [pc, #332]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b36:	f043 0301 	orr.w	r3, r3, #1
 8001b3a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001b3e:	4b51      	ldr	r3, [pc, #324]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001b4c:	e094      	b.n	8001c78 <HAL_TIM_Base_MspInit+0x15c>
  else if(htim_base->Instance==TIM2)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b56:	d10f      	bne.n	8001b78 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b58:	4b4a      	ldr	r3, [pc, #296]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b5e:	4a49      	ldr	r2, [pc, #292]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001b68:	4b46      	ldr	r3, [pc, #280]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	623b      	str	r3, [r7, #32]
 8001b74:	6a3b      	ldr	r3, [r7, #32]
}
 8001b76:	e07f      	b.n	8001c78 <HAL_TIM_Base_MspInit+0x15c>
  else if(htim_base->Instance==TIM3)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a42      	ldr	r2, [pc, #264]	; (8001c88 <HAL_TIM_Base_MspInit+0x16c>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d10f      	bne.n	8001ba2 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b82:	4b40      	ldr	r3, [pc, #256]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b88:	4a3e      	ldr	r2, [pc, #248]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b8a:	f043 0302 	orr.w	r3, r3, #2
 8001b8e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001b92:	4b3c      	ldr	r3, [pc, #240]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001b94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b98:	f003 0302 	and.w	r3, r3, #2
 8001b9c:	61fb      	str	r3, [r7, #28]
 8001b9e:	69fb      	ldr	r3, [r7, #28]
}
 8001ba0:	e06a      	b.n	8001c78 <HAL_TIM_Base_MspInit+0x15c>
  else if(htim_base->Instance==TIM4)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a39      	ldr	r2, [pc, #228]	; (8001c8c <HAL_TIM_Base_MspInit+0x170>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d10f      	bne.n	8001bcc <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001bac:	4b35      	ldr	r3, [pc, #212]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001bae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bb2:	4a34      	ldr	r2, [pc, #208]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001bb4:	f043 0304 	orr.w	r3, r3, #4
 8001bb8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001bbc:	4b31      	ldr	r3, [pc, #196]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001bbe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bc2:	f003 0304 	and.w	r3, r3, #4
 8001bc6:	61bb      	str	r3, [r7, #24]
 8001bc8:	69bb      	ldr	r3, [r7, #24]
}
 8001bca:	e055      	b.n	8001c78 <HAL_TIM_Base_MspInit+0x15c>
  else if(htim_base->Instance==TIM5)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a2f      	ldr	r2, [pc, #188]	; (8001c90 <HAL_TIM_Base_MspInit+0x174>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d117      	bne.n	8001c06 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001bd6:	4b2b      	ldr	r3, [pc, #172]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001bd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bdc:	4a29      	ldr	r2, [pc, #164]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001bde:	f043 0308 	orr.w	r3, r3, #8
 8001be2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001be6:	4b27      	ldr	r3, [pc, #156]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001be8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bec:	f003 0308 	and.w	r3, r3, #8
 8001bf0:	617b      	str	r3, [r7, #20]
 8001bf2:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	2032      	movs	r0, #50	; 0x32
 8001bfa:	f000 fe28 	bl	800284e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001bfe:	2032      	movs	r0, #50	; 0x32
 8001c00:	f000 fe3f 	bl	8002882 <HAL_NVIC_EnableIRQ>
}
 8001c04:	e038      	b.n	8001c78 <HAL_TIM_Base_MspInit+0x15c>
  else if(htim_base->Instance==TIM12)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a22      	ldr	r2, [pc, #136]	; (8001c94 <HAL_TIM_Base_MspInit+0x178>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d117      	bne.n	8001c40 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001c10:	4b1c      	ldr	r3, [pc, #112]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001c12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001c16:	4a1b      	ldr	r2, [pc, #108]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c1c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001c20:	4b18      	ldr	r3, [pc, #96]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001c22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2a:	613b      	str	r3, [r7, #16]
 8001c2c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2100      	movs	r1, #0
 8001c32:	202b      	movs	r0, #43	; 0x2b
 8001c34:	f000 fe0b 	bl	800284e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001c38:	202b      	movs	r0, #43	; 0x2b
 8001c3a:	f000 fe22 	bl	8002882 <HAL_NVIC_EnableIRQ>
}
 8001c3e:	e01b      	b.n	8001c78 <HAL_TIM_Base_MspInit+0x15c>
  else if(htim_base->Instance==TIM15)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a14      	ldr	r2, [pc, #80]	; (8001c98 <HAL_TIM_Base_MspInit+0x17c>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d116      	bne.n	8001c78 <HAL_TIM_Base_MspInit+0x15c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001c4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c50:	4a0c      	ldr	r2, [pc, #48]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001c52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c56:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <HAL_TIM_Base_MspInit+0x168>)
 8001c5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	2074      	movs	r0, #116	; 0x74
 8001c6e:	f000 fdee 	bl	800284e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8001c72:	2074      	movs	r0, #116	; 0x74
 8001c74:	f000 fe05 	bl	8002882 <HAL_NVIC_EnableIRQ>
}
 8001c78:	bf00      	nop
 8001c7a:	3728      	adds	r7, #40	; 0x28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40010000 	.word	0x40010000
 8001c84:	58024400 	.word	0x58024400
 8001c88:	40000400 	.word	0x40000400
 8001c8c:	40000800 	.word	0x40000800
 8001c90:	40000c00 	.word	0x40000c00
 8001c94:	40001800 	.word	0x40001800
 8001c98:	40014000 	.word	0x40014000

08001c9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08c      	sub	sp, #48	; 0x30
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca4:	f107 031c 	add.w	r3, r7, #28
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a5e      	ldr	r2, [pc, #376]	; (8001e34 <HAL_TIM_MspPostInit+0x198>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d120      	bne.n	8001d00 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cbe:	4b5e      	ldr	r3, [pc, #376]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cc4:	4a5c      	ldr	r2, [pc, #368]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001cc6:	f043 0310 	orr.w	r3, r3, #16
 8001cca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001cce:	4b5a      	ldr	r3, [pc, #360]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cd4:	f003 0310 	and.w	r3, r3, #16
 8001cd8:	61bb      	str	r3, [r7, #24]
 8001cda:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = STEP_1_Pin;
 8001cdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cea:	2300      	movs	r3, #0
 8001cec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_1_GPIO_Port, &GPIO_InitStruct);
 8001cf2:	f107 031c 	add.w	r3, r7, #28
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4850      	ldr	r0, [pc, #320]	; (8001e3c <HAL_TIM_MspPostInit+0x1a0>)
 8001cfa:	f003 f8eb 	bl	8004ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8001cfe:	e094      	b.n	8001e2a <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM2)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d08:	d120      	bne.n	8001d4c <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0a:	4b4b      	ldr	r3, [pc, #300]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001d0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d10:	4a49      	ldr	r2, [pc, #292]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001d12:	f043 0302 	orr.w	r3, r3, #2
 8001d16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d1a:	4b47      	ldr	r3, [pc, #284]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEP_2_Pin;
 8001d28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d36:	2300      	movs	r3, #0
 8001d38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_2_GPIO_Port, &GPIO_InitStruct);
 8001d3e:	f107 031c 	add.w	r3, r7, #28
 8001d42:	4619      	mov	r1, r3
 8001d44:	483e      	ldr	r0, [pc, #248]	; (8001e40 <HAL_TIM_MspPostInit+0x1a4>)
 8001d46:	f003 f8c5 	bl	8004ed4 <HAL_GPIO_Init>
}
 8001d4a:	e06e      	b.n	8001e2a <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM3)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a3c      	ldr	r2, [pc, #240]	; (8001e44 <HAL_TIM_MspPostInit+0x1a8>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d11f      	bne.n	8001d96 <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	4b38      	ldr	r3, [pc, #224]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001d58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d5c:	4a36      	ldr	r2, [pc, #216]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001d5e:	f043 0301 	orr.w	r3, r3, #1
 8001d62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d66:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001d68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	613b      	str	r3, [r7, #16]
 8001d72:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEP_3_Pin;
 8001d74:	2340      	movs	r3, #64	; 0x40
 8001d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d80:	2300      	movs	r3, #0
 8001d82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d84:	2302      	movs	r3, #2
 8001d86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_3_GPIO_Port, &GPIO_InitStruct);
 8001d88:	f107 031c 	add.w	r3, r7, #28
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	482e      	ldr	r0, [pc, #184]	; (8001e48 <HAL_TIM_MspPostInit+0x1ac>)
 8001d90:	f003 f8a0 	bl	8004ed4 <HAL_GPIO_Init>
}
 8001d94:	e049      	b.n	8001e2a <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM4)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a2c      	ldr	r2, [pc, #176]	; (8001e4c <HAL_TIM_MspPostInit+0x1b0>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d120      	bne.n	8001de2 <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da0:	4b25      	ldr	r3, [pc, #148]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001da2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001da6:	4a24      	ldr	r2, [pc, #144]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001db0:	4b21      	ldr	r3, [pc, #132]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001db2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP_4_Pin;
 8001dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_4_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	f107 031c 	add.w	r3, r7, #28
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4819      	ldr	r0, [pc, #100]	; (8001e40 <HAL_TIM_MspPostInit+0x1a4>)
 8001ddc:	f003 f87a 	bl	8004ed4 <HAL_GPIO_Init>
}
 8001de0:	e023      	b.n	8001e2a <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM15)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a1a      	ldr	r2, [pc, #104]	; (8001e50 <HAL_TIM_MspPostInit+0x1b4>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d11e      	bne.n	8001e2a <HAL_TIM_MspPostInit+0x18e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dec:	4b12      	ldr	r3, [pc, #72]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001dee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001df2:	4a11      	ldr	r2, [pc, #68]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001df4:	f043 0310 	orr.w	r3, r3, #16
 8001df8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	; (8001e38 <HAL_TIM_MspPostInit+0x19c>)
 8001dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e02:	f003 0310 	and.w	r3, r3, #16
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STEP_5_Pin;
 8001e0a:	2340      	movs	r3, #64	; 0x40
 8001e0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8001e1a:	2304      	movs	r3, #4
 8001e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_5_GPIO_Port, &GPIO_InitStruct);
 8001e1e:	f107 031c 	add.w	r3, r7, #28
 8001e22:	4619      	mov	r1, r3
 8001e24:	4805      	ldr	r0, [pc, #20]	; (8001e3c <HAL_TIM_MspPostInit+0x1a0>)
 8001e26:	f003 f855 	bl	8004ed4 <HAL_GPIO_Init>
}
 8001e2a:	bf00      	nop
 8001e2c:	3730      	adds	r7, #48	; 0x30
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40010000 	.word	0x40010000
 8001e38:	58024400 	.word	0x58024400
 8001e3c:	58021000 	.word	0x58021000
 8001e40:	58020400 	.word	0x58020400
 8001e44:	40000400 	.word	0x40000400
 8001e48:	58020000 	.word	0x58020000
 8001e4c:	40000800 	.word	0x40000800
 8001e50:	40014000 	.word	0x40014000

08001e54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b0ba      	sub	sp, #232	; 0xe8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e6c:	f107 0318 	add.w	r3, r7, #24
 8001e70:	22bc      	movs	r2, #188	; 0xbc
 8001e72:	2100      	movs	r1, #0
 8001e74:	4618      	mov	r0, r3
 8001e76:	f009 fa6d 	bl	800b354 <memset>
  if(huart->Instance==UART4)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4aad      	ldr	r2, [pc, #692]	; (8002134 <HAL_UART_MspInit+0x2e0>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	f040 80a5 	bne.w	8001fd0 <HAL_UART_MspInit+0x17c>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001e86:	2302      	movs	r3, #2
 8001e88:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e90:	f107 0318 	add.w	r3, r7, #24
 8001e94:	4618      	mov	r0, r3
 8001e96:	f004 f9d7 	bl	8006248 <HAL_RCCEx_PeriphCLKConfig>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001ea0:	f7ff fd94 	bl	80019cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001ea4:	4ba4      	ldr	r3, [pc, #656]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8001ea6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001eaa:	4aa3      	ldr	r2, [pc, #652]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8001eac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001eb0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001eb4:	4ba0      	ldr	r3, [pc, #640]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8001eb6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001eba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ebe:	617b      	str	r3, [r7, #20]
 8001ec0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ec2:	4b9d      	ldr	r3, [pc, #628]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8001ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ec8:	4a9b      	ldr	r2, [pc, #620]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8001eca:	f043 0308 	orr.w	r3, r3, #8
 8001ece:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ed2:	4b99      	ldr	r3, [pc, #612]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8001ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ed8:	f003 0308 	and.w	r3, r3, #8
 8001edc:	613b      	str	r3, [r7, #16]
 8001ede:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001ef8:	2308      	movs	r3, #8
 8001efa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001efe:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001f02:	4619      	mov	r1, r3
 8001f04:	488d      	ldr	r0, [pc, #564]	; (800213c <HAL_UART_MspInit+0x2e8>)
 8001f06:	f002 ffe5 	bl	8004ed4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Stream0;
 8001f0a:	4b8d      	ldr	r3, [pc, #564]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f0c:	4a8d      	ldr	r2, [pc, #564]	; (8002144 <HAL_UART_MspInit+0x2f0>)
 8001f0e:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8001f10:	4b8b      	ldr	r3, [pc, #556]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f12:	223f      	movs	r2, #63	; 0x3f
 8001f14:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f16:	4b8a      	ldr	r3, [pc, #552]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f1c:	4b88      	ldr	r3, [pc, #544]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f22:	4b87      	ldr	r3, [pc, #540]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f28:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f2a:	4b85      	ldr	r3, [pc, #532]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f30:	4b83      	ldr	r3, [pc, #524]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001f36:	4b82      	ldr	r3, [pc, #520]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f3c:	4b80      	ldr	r3, [pc, #512]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f42:	4b7f      	ldr	r3, [pc, #508]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001f48:	487d      	ldr	r0, [pc, #500]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f4a:	f000 fd9f 	bl	8002a8c <HAL_DMA_Init>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_UART_MspInit+0x104>
    {
      Error_Handler();
 8001f54:	f7ff fd3a 	bl	80019cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a79      	ldr	r2, [pc, #484]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f5c:	67da      	str	r2, [r3, #124]	; 0x7c
 8001f5e:	4a78      	ldr	r2, [pc, #480]	; (8002140 <HAL_UART_MspInit+0x2ec>)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Stream1;
 8001f64:	4b78      	ldr	r3, [pc, #480]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f66:	4a79      	ldr	r2, [pc, #484]	; (800214c <HAL_UART_MspInit+0x2f8>)
 8001f68:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8001f6a:	4b77      	ldr	r3, [pc, #476]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f6c:	2240      	movs	r2, #64	; 0x40
 8001f6e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f70:	4b75      	ldr	r3, [pc, #468]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f72:	2240      	movs	r2, #64	; 0x40
 8001f74:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f76:	4b74      	ldr	r3, [pc, #464]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f7c:	4b72      	ldr	r3, [pc, #456]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f82:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f84:	4b70      	ldr	r3, [pc, #448]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f8a:	4b6f      	ldr	r3, [pc, #444]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001f90:	4b6d      	ldr	r3, [pc, #436]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f96:	4b6c      	ldr	r3, [pc, #432]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f9c:	4b6a      	ldr	r3, [pc, #424]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001fa2:	4869      	ldr	r0, [pc, #420]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001fa4:	f000 fd72 	bl	8002a8c <HAL_DMA_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 8001fae:	f7ff fd0d 	bl	80019cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a64      	ldr	r2, [pc, #400]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001fb6:	679a      	str	r2, [r3, #120]	; 0x78
 8001fb8:	4a63      	ldr	r2, [pc, #396]	; (8002148 <HAL_UART_MspInit+0x2f4>)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	2034      	movs	r0, #52	; 0x34
 8001fc4:	f000 fc43 	bl	800284e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001fc8:	2034      	movs	r0, #52	; 0x34
 8001fca:	f000 fc5a 	bl	8002882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001fce:	e0ac      	b.n	800212a <HAL_UART_MspInit+0x2d6>
  else if(huart->Instance==USART3)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a5e      	ldr	r2, [pc, #376]	; (8002150 <HAL_UART_MspInit+0x2fc>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	f040 80a7 	bne.w	800212a <HAL_UART_MspInit+0x2d6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fe6:	f107 0318 	add.w	r3, r7, #24
 8001fea:	4618      	mov	r0, r3
 8001fec:	f004 f92c 	bl	8006248 <HAL_RCCEx_PeriphCLKConfig>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_UART_MspInit+0x1a6>
      Error_Handler();
 8001ff6:	f7ff fce9 	bl	80019cc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ffa:	4b4f      	ldr	r3, [pc, #316]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8001ffc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002000:	4a4d      	ldr	r2, [pc, #308]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8002002:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002006:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800200a:	4b4b      	ldr	r3, [pc, #300]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 800200c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002010:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002018:	4b47      	ldr	r3, [pc, #284]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 800201a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800201e:	4a46      	ldr	r2, [pc, #280]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002028:	4b43      	ldr	r3, [pc, #268]	; (8002138 <HAL_UART_MspInit+0x2e4>)
 800202a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800202e:	f003 0308 	and.w	r3, r3, #8
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002036:	f44f 7340 	mov.w	r3, #768	; 0x300
 800203a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203e:	2302      	movs	r3, #2
 8002040:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204a:	2300      	movs	r3, #0
 800204c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002050:	2307      	movs	r3, #7
 8002052:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002056:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800205a:	4619      	mov	r1, r3
 800205c:	4837      	ldr	r0, [pc, #220]	; (800213c <HAL_UART_MspInit+0x2e8>)
 800205e:	f002 ff39 	bl	8004ed4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002062:	4b3c      	ldr	r3, [pc, #240]	; (8002154 <HAL_UART_MspInit+0x300>)
 8002064:	4a3c      	ldr	r2, [pc, #240]	; (8002158 <HAL_UART_MspInit+0x304>)
 8002066:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002068:	4b3a      	ldr	r3, [pc, #232]	; (8002154 <HAL_UART_MspInit+0x300>)
 800206a:	222d      	movs	r2, #45	; 0x2d
 800206c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800206e:	4b39      	ldr	r3, [pc, #228]	; (8002154 <HAL_UART_MspInit+0x300>)
 8002070:	2200      	movs	r2, #0
 8002072:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002074:	4b37      	ldr	r3, [pc, #220]	; (8002154 <HAL_UART_MspInit+0x300>)
 8002076:	2200      	movs	r2, #0
 8002078:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800207a:	4b36      	ldr	r3, [pc, #216]	; (8002154 <HAL_UART_MspInit+0x300>)
 800207c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002080:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002082:	4b34      	ldr	r3, [pc, #208]	; (8002154 <HAL_UART_MspInit+0x300>)
 8002084:	2200      	movs	r2, #0
 8002086:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002088:	4b32      	ldr	r3, [pc, #200]	; (8002154 <HAL_UART_MspInit+0x300>)
 800208a:	2200      	movs	r2, #0
 800208c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800208e:	4b31      	ldr	r3, [pc, #196]	; (8002154 <HAL_UART_MspInit+0x300>)
 8002090:	2200      	movs	r2, #0
 8002092:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002094:	4b2f      	ldr	r3, [pc, #188]	; (8002154 <HAL_UART_MspInit+0x300>)
 8002096:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800209a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800209c:	4b2d      	ldr	r3, [pc, #180]	; (8002154 <HAL_UART_MspInit+0x300>)
 800209e:	2200      	movs	r2, #0
 80020a0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80020a2:	482c      	ldr	r0, [pc, #176]	; (8002154 <HAL_UART_MspInit+0x300>)
 80020a4:	f000 fcf2 	bl	8002a8c <HAL_DMA_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <HAL_UART_MspInit+0x25e>
      Error_Handler();
 80020ae:	f7ff fc8d 	bl	80019cc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a27      	ldr	r2, [pc, #156]	; (8002154 <HAL_UART_MspInit+0x300>)
 80020b6:	67da      	str	r2, [r3, #124]	; 0x7c
 80020b8:	4a26      	ldr	r2, [pc, #152]	; (8002154 <HAL_UART_MspInit+0x300>)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream2;
 80020be:	4b27      	ldr	r3, [pc, #156]	; (800215c <HAL_UART_MspInit+0x308>)
 80020c0:	4a27      	ldr	r2, [pc, #156]	; (8002160 <HAL_UART_MspInit+0x30c>)
 80020c2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80020c4:	4b25      	ldr	r3, [pc, #148]	; (800215c <HAL_UART_MspInit+0x308>)
 80020c6:	222e      	movs	r2, #46	; 0x2e
 80020c8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020ca:	4b24      	ldr	r3, [pc, #144]	; (800215c <HAL_UART_MspInit+0x308>)
 80020cc:	2240      	movs	r2, #64	; 0x40
 80020ce:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020d0:	4b22      	ldr	r3, [pc, #136]	; (800215c <HAL_UART_MspInit+0x308>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020d6:	4b21      	ldr	r3, [pc, #132]	; (800215c <HAL_UART_MspInit+0x308>)
 80020d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020dc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020de:	4b1f      	ldr	r3, [pc, #124]	; (800215c <HAL_UART_MspInit+0x308>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020e4:	4b1d      	ldr	r3, [pc, #116]	; (800215c <HAL_UART_MspInit+0x308>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80020ea:	4b1c      	ldr	r3, [pc, #112]	; (800215c <HAL_UART_MspInit+0x308>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80020f0:	4b1a      	ldr	r3, [pc, #104]	; (800215c <HAL_UART_MspInit+0x308>)
 80020f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80020f6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020f8:	4b18      	ldr	r3, [pc, #96]	; (800215c <HAL_UART_MspInit+0x308>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80020fe:	4817      	ldr	r0, [pc, #92]	; (800215c <HAL_UART_MspInit+0x308>)
 8002100:	f000 fcc4 	bl	8002a8c <HAL_DMA_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_UART_MspInit+0x2ba>
      Error_Handler();
 800210a:	f7ff fc5f 	bl	80019cc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a12      	ldr	r2, [pc, #72]	; (800215c <HAL_UART_MspInit+0x308>)
 8002112:	679a      	str	r2, [r3, #120]	; 0x78
 8002114:	4a11      	ldr	r2, [pc, #68]	; (800215c <HAL_UART_MspInit+0x308>)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2100      	movs	r1, #0
 800211e:	2027      	movs	r0, #39	; 0x27
 8002120:	f000 fb95 	bl	800284e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002124:	2027      	movs	r0, #39	; 0x27
 8002126:	f000 fbac 	bl	8002882 <HAL_NVIC_EnableIRQ>
}
 800212a:	bf00      	nop
 800212c:	37e8      	adds	r7, #232	; 0xe8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40004c00 	.word	0x40004c00
 8002138:	58024400 	.word	0x58024400
 800213c:	58020c00 	.word	0x58020c00
 8002140:	200000a4 	.word	0x200000a4
 8002144:	40020410 	.word	0x40020410
 8002148:	20000660 	.word	0x20000660
 800214c:	40020428 	.word	0x40020428
 8002150:	40004800 	.word	0x40004800
 8002154:	20000168 	.word	0x20000168
 8002158:	40020028 	.word	0x40020028
 800215c:	20000300 	.word	0x20000300
 8002160:	40020040 	.word	0x40020040

08002164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002168:	e7fe      	b.n	8002168 <NMI_Handler+0x4>

0800216a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800216a:	b480      	push	{r7}
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800216e:	e7fe      	b.n	800216e <HardFault_Handler+0x4>

08002170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002174:	e7fe      	b.n	8002174 <MemManage_Handler+0x4>

08002176 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002176:	b480      	push	{r7}
 8002178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800217a:	e7fe      	b.n	800217a <BusFault_Handler+0x4>

0800217c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002180:	e7fe      	b.n	8002180 <UsageFault_Handler+0x4>

08002182 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002182:	b480      	push	{r7}
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002186:	bf00      	nop
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021b0:	f000 fa46 	bl	8002640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021b4:	bf00      	nop
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80021bc:	4802      	ldr	r0, [pc, #8]	; (80021c8 <DMA1_Stream1_IRQHandler+0x10>)
 80021be:	f001 fd23 	bl	8003c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000168 	.word	0x20000168

080021cc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <DMA1_Stream2_IRQHandler+0x10>)
 80021d2:	f001 fd19 	bl	8003c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000300 	.word	0x20000300

080021e0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80021e4:	2040      	movs	r0, #64	; 0x40
 80021e6:	f003 f83e 	bl	8005266 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80021ea:	2080      	movs	r0, #128	; 0x80
 80021ec:	f003 f83b 	bl	8005266 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <USART3_IRQHandler+0x10>)
 80021fa:	f007 f9c5 	bl	8009588 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200001e0 	.word	0x200001e0

08002208 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800220c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002210:	f003 f829 	bl	8005266 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002214:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002218:	f003 f825 	bl	8005266 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800221c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002220:	f003 f821 	bl	8005266 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002224:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002228:	f003 f81d 	bl	8005266 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}

08002230 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8002234:	4802      	ldr	r0, [pc, #8]	; (8002240 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8002236:	f005 ff0b 	bl	8008050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000608 	.word	0x20000608

08002244 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002248:	4802      	ldr	r0, [pc, #8]	; (8002254 <TIM5_IRQHandler+0x10>)
 800224a:	f005 ff01 	bl	8008050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000378 	.word	0x20000378

08002258 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800225c:	4802      	ldr	r0, [pc, #8]	; (8002268 <UART4_IRQHandler+0x10>)
 800225e:	f007 f993 	bl	8009588 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000518 	.word	0x20000518

0800226c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002270:	4802      	ldr	r0, [pc, #8]	; (800227c <DMA2_Stream0_IRQHandler+0x10>)
 8002272:	f001 fcc9 	bl	8003c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	200000a4 	.word	0x200000a4

08002280 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002284:	4802      	ldr	r0, [pc, #8]	; (8002290 <DMA2_Stream1_IRQHandler+0x10>)
 8002286:	f001 fcbf 	bl	8003c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000660 	.word	0x20000660

08002294 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8002298:	4802      	ldr	r0, [pc, #8]	; (80022a4 <TIM15_IRQHandler+0x10>)
 800229a:	f005 fed9 	bl	8008050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000278 	.word	0x20000278

080022a8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]
 80022b8:	e00a      	b.n	80022d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022ba:	f3af 8000 	nop.w
 80022be:	4601      	mov	r1, r0
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	1c5a      	adds	r2, r3, #1
 80022c4:	60ba      	str	r2, [r7, #8]
 80022c6:	b2ca      	uxtb	r2, r1
 80022c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	3301      	adds	r3, #1
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	dbf0      	blt.n	80022ba <_read+0x12>
	}

return len;
 80022d8:	687b      	ldr	r3, [r7, #4]
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3718      	adds	r7, #24
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b086      	sub	sp, #24
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	60f8      	str	r0, [r7, #12]
 80022ea:	60b9      	str	r1, [r7, #8]
 80022ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	e009      	b.n	8002308 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	1c5a      	adds	r2, r3, #1
 80022f8:	60ba      	str	r2, [r7, #8]
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff f9b9 	bl	8001674 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	3301      	adds	r3, #1
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	429a      	cmp	r2, r3
 800230e:	dbf1      	blt.n	80022f4 <_write+0x12>
	}
	return len;
 8002310:	687b      	ldr	r3, [r7, #4]
}
 8002312:	4618      	mov	r0, r3
 8002314:	3718      	adds	r7, #24
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <_close>:

int _close(int file)
{
 800231a:	b480      	push	{r7}
 800231c:	b083      	sub	sp, #12
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
	return -1;
 8002322:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002326:	4618      	mov	r0, r3
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr

08002332 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002332:	b480      	push	{r7}
 8002334:	b083      	sub	sp, #12
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
 800233a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002342:	605a      	str	r2, [r3, #4]
	return 0;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <_isatty>:

int _isatty(int file)
{
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
	return 1;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
	return 0;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
	...

08002384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800238c:	4a14      	ldr	r2, [pc, #80]	; (80023e0 <_sbrk+0x5c>)
 800238e:	4b15      	ldr	r3, [pc, #84]	; (80023e4 <_sbrk+0x60>)
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002398:	4b13      	ldr	r3, [pc, #76]	; (80023e8 <_sbrk+0x64>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d102      	bne.n	80023a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a0:	4b11      	ldr	r3, [pc, #68]	; (80023e8 <_sbrk+0x64>)
 80023a2:	4a12      	ldr	r2, [pc, #72]	; (80023ec <_sbrk+0x68>)
 80023a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023a6:	4b10      	ldr	r3, [pc, #64]	; (80023e8 <_sbrk+0x64>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4413      	add	r3, r2
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d207      	bcs.n	80023c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b4:	f008 ffa4 	bl	800b300 <__errno>
 80023b8:	4603      	mov	r3, r0
 80023ba:	220c      	movs	r2, #12
 80023bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023be:	f04f 33ff 	mov.w	r3, #4294967295
 80023c2:	e009      	b.n	80023d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c4:	4b08      	ldr	r3, [pc, #32]	; (80023e8 <_sbrk+0x64>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ca:	4b07      	ldr	r3, [pc, #28]	; (80023e8 <_sbrk+0x64>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4413      	add	r3, r2
 80023d2:	4a05      	ldr	r2, [pc, #20]	; (80023e8 <_sbrk+0x64>)
 80023d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023d6:	68fb      	ldr	r3, [r7, #12]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3718      	adds	r7, #24
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	20020000 	.word	0x20020000
 80023e4:	00000400 	.word	0x00000400
 80023e8:	20000094 	.word	0x20000094
 80023ec:	200006f8 	.word	0x200006f8

080023f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80023f4:	4b39      	ldr	r3, [pc, #228]	; (80024dc <SystemInit+0xec>)
 80023f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023fa:	4a38      	ldr	r2, [pc, #224]	; (80024dc <SystemInit+0xec>)
 80023fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002400:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002404:	4b36      	ldr	r3, [pc, #216]	; (80024e0 <SystemInit+0xf0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 030f 	and.w	r3, r3, #15
 800240c:	2b06      	cmp	r3, #6
 800240e:	d807      	bhi.n	8002420 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002410:	4b33      	ldr	r3, [pc, #204]	; (80024e0 <SystemInit+0xf0>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f023 030f 	bic.w	r3, r3, #15
 8002418:	4a31      	ldr	r2, [pc, #196]	; (80024e0 <SystemInit+0xf0>)
 800241a:	f043 0307 	orr.w	r3, r3, #7
 800241e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002420:	4b30      	ldr	r3, [pc, #192]	; (80024e4 <SystemInit+0xf4>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a2f      	ldr	r2, [pc, #188]	; (80024e4 <SystemInit+0xf4>)
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800242c:	4b2d      	ldr	r3, [pc, #180]	; (80024e4 <SystemInit+0xf4>)
 800242e:	2200      	movs	r2, #0
 8002430:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002432:	4b2c      	ldr	r3, [pc, #176]	; (80024e4 <SystemInit+0xf4>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	492b      	ldr	r1, [pc, #172]	; (80024e4 <SystemInit+0xf4>)
 8002438:	4b2b      	ldr	r3, [pc, #172]	; (80024e8 <SystemInit+0xf8>)
 800243a:	4013      	ands	r3, r2
 800243c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800243e:	4b28      	ldr	r3, [pc, #160]	; (80024e0 <SystemInit+0xf0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0308 	and.w	r3, r3, #8
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800244a:	4b25      	ldr	r3, [pc, #148]	; (80024e0 <SystemInit+0xf0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f023 030f 	bic.w	r3, r3, #15
 8002452:	4a23      	ldr	r2, [pc, #140]	; (80024e0 <SystemInit+0xf0>)
 8002454:	f043 0307 	orr.w	r3, r3, #7
 8002458:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800245a:	4b22      	ldr	r3, [pc, #136]	; (80024e4 <SystemInit+0xf4>)
 800245c:	2200      	movs	r2, #0
 800245e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002460:	4b20      	ldr	r3, [pc, #128]	; (80024e4 <SystemInit+0xf4>)
 8002462:	2200      	movs	r2, #0
 8002464:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002466:	4b1f      	ldr	r3, [pc, #124]	; (80024e4 <SystemInit+0xf4>)
 8002468:	2200      	movs	r2, #0
 800246a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800246c:	4b1d      	ldr	r3, [pc, #116]	; (80024e4 <SystemInit+0xf4>)
 800246e:	4a1f      	ldr	r2, [pc, #124]	; (80024ec <SystemInit+0xfc>)
 8002470:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002472:	4b1c      	ldr	r3, [pc, #112]	; (80024e4 <SystemInit+0xf4>)
 8002474:	4a1e      	ldr	r2, [pc, #120]	; (80024f0 <SystemInit+0x100>)
 8002476:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002478:	4b1a      	ldr	r3, [pc, #104]	; (80024e4 <SystemInit+0xf4>)
 800247a:	4a1e      	ldr	r2, [pc, #120]	; (80024f4 <SystemInit+0x104>)
 800247c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800247e:	4b19      	ldr	r3, [pc, #100]	; (80024e4 <SystemInit+0xf4>)
 8002480:	2200      	movs	r2, #0
 8002482:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002484:	4b17      	ldr	r3, [pc, #92]	; (80024e4 <SystemInit+0xf4>)
 8002486:	4a1b      	ldr	r2, [pc, #108]	; (80024f4 <SystemInit+0x104>)
 8002488:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800248a:	4b16      	ldr	r3, [pc, #88]	; (80024e4 <SystemInit+0xf4>)
 800248c:	2200      	movs	r2, #0
 800248e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002490:	4b14      	ldr	r3, [pc, #80]	; (80024e4 <SystemInit+0xf4>)
 8002492:	4a18      	ldr	r2, [pc, #96]	; (80024f4 <SystemInit+0x104>)
 8002494:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002496:	4b13      	ldr	r3, [pc, #76]	; (80024e4 <SystemInit+0xf4>)
 8002498:	2200      	movs	r2, #0
 800249a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800249c:	4b11      	ldr	r3, [pc, #68]	; (80024e4 <SystemInit+0xf4>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a10      	ldr	r2, [pc, #64]	; (80024e4 <SystemInit+0xf4>)
 80024a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80024a8:	4b0e      	ldr	r3, [pc, #56]	; (80024e4 <SystemInit+0xf4>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80024ae:	4b12      	ldr	r3, [pc, #72]	; (80024f8 <SystemInit+0x108>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	4b12      	ldr	r3, [pc, #72]	; (80024fc <SystemInit+0x10c>)
 80024b4:	4013      	ands	r3, r2
 80024b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024ba:	d202      	bcs.n	80024c2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80024bc:	4b10      	ldr	r3, [pc, #64]	; (8002500 <SystemInit+0x110>)
 80024be:	2201      	movs	r2, #1
 80024c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80024c2:	4b10      	ldr	r3, [pc, #64]	; (8002504 <SystemInit+0x114>)
 80024c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80024c8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024ca:	4b04      	ldr	r3, [pc, #16]	; (80024dc <SystemInit+0xec>)
 80024cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024d0:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80024d2:	bf00      	nop
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	e000ed00 	.word	0xe000ed00
 80024e0:	52002000 	.word	0x52002000
 80024e4:	58024400 	.word	0x58024400
 80024e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80024ec:	02020200 	.word	0x02020200
 80024f0:	01ff0000 	.word	0x01ff0000
 80024f4:	01010280 	.word	0x01010280
 80024f8:	5c001000 	.word	0x5c001000
 80024fc:	ffff0000 	.word	0xffff0000
 8002500:	51008108 	.word	0x51008108
 8002504:	52004000 	.word	0x52004000

08002508 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002508:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002540 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800250c:	f7ff ff70 	bl	80023f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002510:	480c      	ldr	r0, [pc, #48]	; (8002544 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002512:	490d      	ldr	r1, [pc, #52]	; (8002548 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002514:	4a0d      	ldr	r2, [pc, #52]	; (800254c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002518:	e002      	b.n	8002520 <LoopCopyDataInit>

0800251a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800251a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800251c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800251e:	3304      	adds	r3, #4

08002520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002524:	d3f9      	bcc.n	800251a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002526:	4a0a      	ldr	r2, [pc, #40]	; (8002550 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002528:	4c0a      	ldr	r4, [pc, #40]	; (8002554 <LoopFillZerobss+0x22>)
  movs r3, #0
 800252a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800252c:	e001      	b.n	8002532 <LoopFillZerobss>

0800252e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800252e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002530:	3204      	adds	r2, #4

08002532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002534:	d3fb      	bcc.n	800252e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002536:	f008 fee9 	bl	800b30c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800253a:	f7fe f94f 	bl	80007dc <main>
  bx  lr
 800253e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002540:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002548:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800254c:	0800c314 	.word	0x0800c314
  ldr r2, =_sbss
 8002550:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002554:	200006f4 	.word	0x200006f4

08002558 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002558:	e7fe      	b.n	8002558 <ADC3_IRQHandler>
	...

0800255c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002562:	2003      	movs	r0, #3
 8002564:	f000 f968 	bl	8002838 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002568:	f003 fc98 	bl	8005e9c <HAL_RCC_GetSysClockFreq>
 800256c:	4602      	mov	r2, r0
 800256e:	4b15      	ldr	r3, [pc, #84]	; (80025c4 <HAL_Init+0x68>)
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	0a1b      	lsrs	r3, r3, #8
 8002574:	f003 030f 	and.w	r3, r3, #15
 8002578:	4913      	ldr	r1, [pc, #76]	; (80025c8 <HAL_Init+0x6c>)
 800257a:	5ccb      	ldrb	r3, [r1, r3]
 800257c:	f003 031f 	and.w	r3, r3, #31
 8002580:	fa22 f303 	lsr.w	r3, r2, r3
 8002584:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002586:	4b0f      	ldr	r3, [pc, #60]	; (80025c4 <HAL_Init+0x68>)
 8002588:	699b      	ldr	r3, [r3, #24]
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	4a0e      	ldr	r2, [pc, #56]	; (80025c8 <HAL_Init+0x6c>)
 8002590:	5cd3      	ldrb	r3, [r2, r3]
 8002592:	f003 031f 	and.w	r3, r3, #31
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	fa22 f303 	lsr.w	r3, r2, r3
 800259c:	4a0b      	ldr	r2, [pc, #44]	; (80025cc <HAL_Init+0x70>)
 800259e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80025a0:	4a0b      	ldr	r2, [pc, #44]	; (80025d0 <HAL_Init+0x74>)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025a6:	2000      	movs	r0, #0
 80025a8:	f000 f814 	bl	80025d4 <HAL_InitTick>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e002      	b.n	80025bc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80025b6:	f7ff fa0f 	bl	80019d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	58024400 	.word	0x58024400
 80025c8:	0800c22c 	.word	0x0800c22c
 80025cc:	20000004 	.word	0x20000004
 80025d0:	20000000 	.word	0x20000000

080025d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80025dc:	4b15      	ldr	r3, [pc, #84]	; (8002634 <HAL_InitTick+0x60>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e021      	b.n	800262c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <HAL_InitTick+0x64>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4b11      	ldr	r3, [pc, #68]	; (8002634 <HAL_InitTick+0x60>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	4619      	mov	r1, r3
 80025f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 f94d 	bl	800289e <HAL_SYSTICK_Config>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e00e      	b.n	800262c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b0f      	cmp	r3, #15
 8002612:	d80a      	bhi.n	800262a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002614:	2200      	movs	r2, #0
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	f04f 30ff 	mov.w	r0, #4294967295
 800261c:	f000 f917 	bl	800284e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002620:	4a06      	ldr	r2, [pc, #24]	; (800263c <HAL_InitTick+0x68>)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
 8002628:	e000      	b.n	800262c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
}
 800262c:	4618      	mov	r0, r3
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	2000000c 	.word	0x2000000c
 8002638:	20000000 	.word	0x20000000
 800263c:	20000008 	.word	0x20000008

08002640 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002644:	4b06      	ldr	r3, [pc, #24]	; (8002660 <HAL_IncTick+0x20>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	461a      	mov	r2, r3
 800264a:	4b06      	ldr	r3, [pc, #24]	; (8002664 <HAL_IncTick+0x24>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4413      	add	r3, r2
 8002650:	4a04      	ldr	r2, [pc, #16]	; (8002664 <HAL_IncTick+0x24>)
 8002652:	6013      	str	r3, [r2, #0]
}
 8002654:	bf00      	nop
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	2000000c 	.word	0x2000000c
 8002664:	200006e0 	.word	0x200006e0

08002668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return uwTick;
 800266c:	4b03      	ldr	r3, [pc, #12]	; (800267c <HAL_GetTick+0x14>)
 800266e:	681b      	ldr	r3, [r3, #0]
}
 8002670:	4618      	mov	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	200006e0 	.word	0x200006e0

08002680 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002684:	4b03      	ldr	r3, [pc, #12]	; (8002694 <HAL_GetREVID+0x14>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	0c1b      	lsrs	r3, r3, #16
}
 800268a:	4618      	mov	r0, r3
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	5c001000 	.word	0x5c001000

08002698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f003 0307 	and.w	r3, r3, #7
 80026a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026a8:	4b0b      	ldr	r3, [pc, #44]	; (80026d8 <__NVIC_SetPriorityGrouping+0x40>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026b4:	4013      	ands	r3, r2
 80026b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <__NVIC_SetPriorityGrouping+0x44>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026c6:	4a04      	ldr	r2, [pc, #16]	; (80026d8 <__NVIC_SetPriorityGrouping+0x40>)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	60d3      	str	r3, [r2, #12]
}
 80026cc:	bf00      	nop
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	e000ed00 	.word	0xe000ed00
 80026dc:	05fa0000 	.word	0x05fa0000

080026e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026e4:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <__NVIC_GetPriorityGrouping+0x18>)
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	0a1b      	lsrs	r3, r3, #8
 80026ea:	f003 0307 	and.w	r3, r3, #7
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002706:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800270a:	2b00      	cmp	r3, #0
 800270c:	db0b      	blt.n	8002726 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800270e:	88fb      	ldrh	r3, [r7, #6]
 8002710:	f003 021f 	and.w	r2, r3, #31
 8002714:	4907      	ldr	r1, [pc, #28]	; (8002734 <__NVIC_EnableIRQ+0x38>)
 8002716:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800271a:	095b      	lsrs	r3, r3, #5
 800271c:	2001      	movs	r0, #1
 800271e:	fa00 f202 	lsl.w	r2, r0, r2
 8002722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	e000e100 	.word	0xe000e100

08002738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	6039      	str	r1, [r7, #0]
 8002742:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002744:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002748:	2b00      	cmp	r3, #0
 800274a:	db0a      	blt.n	8002762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	b2da      	uxtb	r2, r3
 8002750:	490c      	ldr	r1, [pc, #48]	; (8002784 <__NVIC_SetPriority+0x4c>)
 8002752:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002756:	0112      	lsls	r2, r2, #4
 8002758:	b2d2      	uxtb	r2, r2
 800275a:	440b      	add	r3, r1
 800275c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002760:	e00a      	b.n	8002778 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	b2da      	uxtb	r2, r3
 8002766:	4908      	ldr	r1, [pc, #32]	; (8002788 <__NVIC_SetPriority+0x50>)
 8002768:	88fb      	ldrh	r3, [r7, #6]
 800276a:	f003 030f 	and.w	r3, r3, #15
 800276e:	3b04      	subs	r3, #4
 8002770:	0112      	lsls	r2, r2, #4
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	440b      	add	r3, r1
 8002776:	761a      	strb	r2, [r3, #24]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	e000e100 	.word	0xe000e100
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800278c:	b480      	push	{r7}
 800278e:	b089      	sub	sp, #36	; 0x24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	f1c3 0307 	rsb	r3, r3, #7
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	bf28      	it	cs
 80027aa:	2304      	movcs	r3, #4
 80027ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	3304      	adds	r3, #4
 80027b2:	2b06      	cmp	r3, #6
 80027b4:	d902      	bls.n	80027bc <NVIC_EncodePriority+0x30>
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	3b03      	subs	r3, #3
 80027ba:	e000      	b.n	80027be <NVIC_EncodePriority+0x32>
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	f04f 32ff 	mov.w	r2, #4294967295
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43da      	mvns	r2, r3
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	401a      	ands	r2, r3
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027d4:	f04f 31ff 	mov.w	r1, #4294967295
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	fa01 f303 	lsl.w	r3, r1, r3
 80027de:	43d9      	mvns	r1, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	4313      	orrs	r3, r2
         );
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3724      	adds	r7, #36	; 0x24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
	...

080027f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3b01      	subs	r3, #1
 8002800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002804:	d301      	bcc.n	800280a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002806:	2301      	movs	r3, #1
 8002808:	e00f      	b.n	800282a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800280a:	4a0a      	ldr	r2, [pc, #40]	; (8002834 <SysTick_Config+0x40>)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3b01      	subs	r3, #1
 8002810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002812:	210f      	movs	r1, #15
 8002814:	f04f 30ff 	mov.w	r0, #4294967295
 8002818:	f7ff ff8e 	bl	8002738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <SysTick_Config+0x40>)
 800281e:	2200      	movs	r2, #0
 8002820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002822:	4b04      	ldr	r3, [pc, #16]	; (8002834 <SysTick_Config+0x40>)
 8002824:	2207      	movs	r2, #7
 8002826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	e000e010 	.word	0xe000e010

08002838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ff29 	bl	8002698 <__NVIC_SetPriorityGrouping>
}
 8002846:	bf00      	nop
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b086      	sub	sp, #24
 8002852:	af00      	add	r7, sp, #0
 8002854:	4603      	mov	r3, r0
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	607a      	str	r2, [r7, #4]
 800285a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800285c:	f7ff ff40 	bl	80026e0 <__NVIC_GetPriorityGrouping>
 8002860:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	68b9      	ldr	r1, [r7, #8]
 8002866:	6978      	ldr	r0, [r7, #20]
 8002868:	f7ff ff90 	bl	800278c <NVIC_EncodePriority>
 800286c:	4602      	mov	r2, r0
 800286e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002872:	4611      	mov	r1, r2
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff ff5f 	bl	8002738 <__NVIC_SetPriority>
}
 800287a:	bf00      	nop
 800287c:	3718      	adds	r7, #24
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b082      	sub	sp, #8
 8002886:	af00      	add	r7, sp, #0
 8002888:	4603      	mov	r3, r0
 800288a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800288c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff ff33 	bl	80026fc <__NVIC_EnableIRQ>
}
 8002896:	bf00      	nop
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b082      	sub	sp, #8
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7ff ffa4 	bl	80027f4 <SysTick_Config>
 80028ac:	4603      	mov	r3, r0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
	...

080028b8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e054      	b.n	8002974 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	7f5b      	ldrb	r3, [r3, #29]
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7ff f896 	bl	8001a0c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2202      	movs	r2, #2
 80028e4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	791b      	ldrb	r3, [r3, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d10c      	bne.n	8002908 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a22      	ldr	r2, [pc, #136]	; (800297c <HAL_CRC_Init+0xc4>)
 80028f4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0218 	bic.w	r2, r2, #24
 8002904:	609a      	str	r2, [r3, #8]
 8002906:	e00c      	b.n	8002922 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6899      	ldr	r1, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	461a      	mov	r2, r3
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f834 	bl	8002980 <HAL_CRCEx_Polynomial_Set>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e028      	b.n	8002974 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	795b      	ldrb	r3, [r3, #5]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d105      	bne.n	8002936 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f04f 32ff 	mov.w	r2, #4294967295
 8002932:	611a      	str	r2, [r3, #16]
 8002934:	e004      	b.n	8002940 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6912      	ldr	r2, [r2, #16]
 800293e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	695a      	ldr	r2, [r3, #20]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	699a      	ldr	r2, [r3, #24]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3708      	adds	r7, #8
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	04c11db7 	.word	0x04c11db7

08002980 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002980:	b480      	push	{r7}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002990:	231f      	movs	r3, #31
 8002992:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002994:	bf00      	nop
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1e5a      	subs	r2, r3, #1
 800299a:	613a      	str	r2, [r7, #16]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d009      	beq.n	80029b4 <HAL_CRCEx_Polynomial_Set+0x34>
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	f003 031f 	and.w	r3, r3, #31
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	fa22 f303 	lsr.w	r3, r2, r3
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d0f0      	beq.n	8002996 <HAL_CRCEx_Polynomial_Set+0x16>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b18      	cmp	r3, #24
 80029b8:	d846      	bhi.n	8002a48 <HAL_CRCEx_Polynomial_Set+0xc8>
 80029ba:	a201      	add	r2, pc, #4	; (adr r2, 80029c0 <HAL_CRCEx_Polynomial_Set+0x40>)
 80029bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c0:	08002a4f 	.word	0x08002a4f
 80029c4:	08002a49 	.word	0x08002a49
 80029c8:	08002a49 	.word	0x08002a49
 80029cc:	08002a49 	.word	0x08002a49
 80029d0:	08002a49 	.word	0x08002a49
 80029d4:	08002a49 	.word	0x08002a49
 80029d8:	08002a49 	.word	0x08002a49
 80029dc:	08002a49 	.word	0x08002a49
 80029e0:	08002a3d 	.word	0x08002a3d
 80029e4:	08002a49 	.word	0x08002a49
 80029e8:	08002a49 	.word	0x08002a49
 80029ec:	08002a49 	.word	0x08002a49
 80029f0:	08002a49 	.word	0x08002a49
 80029f4:	08002a49 	.word	0x08002a49
 80029f8:	08002a49 	.word	0x08002a49
 80029fc:	08002a49 	.word	0x08002a49
 8002a00:	08002a31 	.word	0x08002a31
 8002a04:	08002a49 	.word	0x08002a49
 8002a08:	08002a49 	.word	0x08002a49
 8002a0c:	08002a49 	.word	0x08002a49
 8002a10:	08002a49 	.word	0x08002a49
 8002a14:	08002a49 	.word	0x08002a49
 8002a18:	08002a49 	.word	0x08002a49
 8002a1c:	08002a49 	.word	0x08002a49
 8002a20:	08002a25 	.word	0x08002a25
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	2b06      	cmp	r3, #6
 8002a28:	d913      	bls.n	8002a52 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a2e:	e010      	b.n	8002a52 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	2b07      	cmp	r3, #7
 8002a34:	d90f      	bls.n	8002a56 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a3a:	e00c      	b.n	8002a56 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	2b0f      	cmp	r3, #15
 8002a40:	d90b      	bls.n	8002a5a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a46:	e008      	b.n	8002a5a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	75fb      	strb	r3, [r7, #23]
      break;
 8002a4c:	e006      	b.n	8002a5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002a4e:	bf00      	nop
 8002a50:	e004      	b.n	8002a5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002a52:	bf00      	nop
 8002a54:	e002      	b.n	8002a5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002a56:	bf00      	nop
 8002a58:	e000      	b.n	8002a5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002a5a:	bf00      	nop
  }
  if (status == HAL_OK)
 8002a5c:	7dfb      	ldrb	r3, [r7, #23]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10d      	bne.n	8002a7e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f023 0118 	bic.w	r1, r3, #24
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	371c      	adds	r7, #28
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002a94:	f7ff fde8 	bl	8002668 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e316      	b.n	80030d2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a66      	ldr	r2, [pc, #408]	; (8002c44 <HAL_DMA_Init+0x1b8>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d04a      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a65      	ldr	r2, [pc, #404]	; (8002c48 <HAL_DMA_Init+0x1bc>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d045      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a63      	ldr	r2, [pc, #396]	; (8002c4c <HAL_DMA_Init+0x1c0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d040      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a62      	ldr	r2, [pc, #392]	; (8002c50 <HAL_DMA_Init+0x1c4>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d03b      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a60      	ldr	r2, [pc, #384]	; (8002c54 <HAL_DMA_Init+0x1c8>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d036      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a5f      	ldr	r2, [pc, #380]	; (8002c58 <HAL_DMA_Init+0x1cc>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d031      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a5d      	ldr	r2, [pc, #372]	; (8002c5c <HAL_DMA_Init+0x1d0>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d02c      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a5c      	ldr	r2, [pc, #368]	; (8002c60 <HAL_DMA_Init+0x1d4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d027      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a5a      	ldr	r2, [pc, #360]	; (8002c64 <HAL_DMA_Init+0x1d8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d022      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a59      	ldr	r2, [pc, #356]	; (8002c68 <HAL_DMA_Init+0x1dc>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d01d      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a57      	ldr	r2, [pc, #348]	; (8002c6c <HAL_DMA_Init+0x1e0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d018      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a56      	ldr	r2, [pc, #344]	; (8002c70 <HAL_DMA_Init+0x1e4>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d013      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a54      	ldr	r2, [pc, #336]	; (8002c74 <HAL_DMA_Init+0x1e8>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d00e      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a53      	ldr	r2, [pc, #332]	; (8002c78 <HAL_DMA_Init+0x1ec>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d009      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a51      	ldr	r2, [pc, #324]	; (8002c7c <HAL_DMA_Init+0x1f0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d004      	beq.n	8002b44 <HAL_DMA_Init+0xb8>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a50      	ldr	r2, [pc, #320]	; (8002c80 <HAL_DMA_Init+0x1f4>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d101      	bne.n	8002b48 <HAL_DMA_Init+0xbc>
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <HAL_DMA_Init+0xbe>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f000 813b 	beq.w	8002dc6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2202      	movs	r2, #2
 8002b5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a37      	ldr	r2, [pc, #220]	; (8002c44 <HAL_DMA_Init+0x1b8>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d04a      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a36      	ldr	r2, [pc, #216]	; (8002c48 <HAL_DMA_Init+0x1bc>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d045      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a34      	ldr	r2, [pc, #208]	; (8002c4c <HAL_DMA_Init+0x1c0>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d040      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a33      	ldr	r2, [pc, #204]	; (8002c50 <HAL_DMA_Init+0x1c4>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d03b      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a31      	ldr	r2, [pc, #196]	; (8002c54 <HAL_DMA_Init+0x1c8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d036      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a30      	ldr	r2, [pc, #192]	; (8002c58 <HAL_DMA_Init+0x1cc>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d031      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a2e      	ldr	r2, [pc, #184]	; (8002c5c <HAL_DMA_Init+0x1d0>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d02c      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a2d      	ldr	r2, [pc, #180]	; (8002c60 <HAL_DMA_Init+0x1d4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d027      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a2b      	ldr	r2, [pc, #172]	; (8002c64 <HAL_DMA_Init+0x1d8>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d022      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a2a      	ldr	r2, [pc, #168]	; (8002c68 <HAL_DMA_Init+0x1dc>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d01d      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a28      	ldr	r2, [pc, #160]	; (8002c6c <HAL_DMA_Init+0x1e0>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d018      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a27      	ldr	r2, [pc, #156]	; (8002c70 <HAL_DMA_Init+0x1e4>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d013      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a25      	ldr	r2, [pc, #148]	; (8002c74 <HAL_DMA_Init+0x1e8>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d00e      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a24      	ldr	r2, [pc, #144]	; (8002c78 <HAL_DMA_Init+0x1ec>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d009      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a22      	ldr	r2, [pc, #136]	; (8002c7c <HAL_DMA_Init+0x1f0>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d004      	beq.n	8002c00 <HAL_DMA_Init+0x174>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a21      	ldr	r2, [pc, #132]	; (8002c80 <HAL_DMA_Init+0x1f4>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d108      	bne.n	8002c12 <HAL_DMA_Init+0x186>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0201 	bic.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	e007      	b.n	8002c22 <HAL_DMA_Init+0x196>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0201 	bic.w	r2, r2, #1
 8002c20:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002c22:	e02f      	b.n	8002c84 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c24:	f7ff fd20 	bl	8002668 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b05      	cmp	r3, #5
 8002c30:	d928      	bls.n	8002c84 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2220      	movs	r2, #32
 8002c36:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2203      	movs	r2, #3
 8002c3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e246      	b.n	80030d2 <HAL_DMA_Init+0x646>
 8002c44:	40020010 	.word	0x40020010
 8002c48:	40020028 	.word	0x40020028
 8002c4c:	40020040 	.word	0x40020040
 8002c50:	40020058 	.word	0x40020058
 8002c54:	40020070 	.word	0x40020070
 8002c58:	40020088 	.word	0x40020088
 8002c5c:	400200a0 	.word	0x400200a0
 8002c60:	400200b8 	.word	0x400200b8
 8002c64:	40020410 	.word	0x40020410
 8002c68:	40020428 	.word	0x40020428
 8002c6c:	40020440 	.word	0x40020440
 8002c70:	40020458 	.word	0x40020458
 8002c74:	40020470 	.word	0x40020470
 8002c78:	40020488 	.word	0x40020488
 8002c7c:	400204a0 	.word	0x400204a0
 8002c80:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1c8      	bne.n	8002c24 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	4b83      	ldr	r3, [pc, #524]	; (8002eac <HAL_DMA_Init+0x420>)
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002caa:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cb6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cc2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd4:	2b04      	cmp	r3, #4
 8002cd6:	d107      	bne.n	8002ce8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002ce8:	4b71      	ldr	r3, [pc, #452]	; (8002eb0 <HAL_DMA_Init+0x424>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	4b71      	ldr	r3, [pc, #452]	; (8002eb4 <HAL_DMA_Init+0x428>)
 8002cee:	4013      	ands	r3, r2
 8002cf0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cf4:	d328      	bcc.n	8002d48 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b28      	cmp	r3, #40	; 0x28
 8002cfc:	d903      	bls.n	8002d06 <HAL_DMA_Init+0x27a>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	2b2e      	cmp	r3, #46	; 0x2e
 8002d04:	d917      	bls.n	8002d36 <HAL_DMA_Init+0x2aa>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b3e      	cmp	r3, #62	; 0x3e
 8002d0c:	d903      	bls.n	8002d16 <HAL_DMA_Init+0x28a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b42      	cmp	r3, #66	; 0x42
 8002d14:	d90f      	bls.n	8002d36 <HAL_DMA_Init+0x2aa>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b46      	cmp	r3, #70	; 0x46
 8002d1c:	d903      	bls.n	8002d26 <HAL_DMA_Init+0x29a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b48      	cmp	r3, #72	; 0x48
 8002d24:	d907      	bls.n	8002d36 <HAL_DMA_Init+0x2aa>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	2b4e      	cmp	r3, #78	; 0x4e
 8002d2c:	d905      	bls.n	8002d3a <HAL_DMA_Init+0x2ae>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	2b52      	cmp	r3, #82	; 0x52
 8002d34:	d801      	bhi.n	8002d3a <HAL_DMA_Init+0x2ae>
 8002d36:	2301      	movs	r3, #1
 8002d38:	e000      	b.n	8002d3c <HAL_DMA_Init+0x2b0>
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d46:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	f023 0307 	bic.w	r3, r3, #7
 8002d5e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	d117      	bne.n	8002da2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00e      	beq.n	8002da2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f001 ff1b 	bl	8004bc0 <DMA_CheckFifoParam>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d008      	beq.n	8002da2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2240      	movs	r2, #64	; 0x40
 8002d94:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e197      	b.n	80030d2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f001 fe56 	bl	8004a5c <DMA_CalcBaseAndBitshift>
 8002db0:	4603      	mov	r3, r0
 8002db2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db8:	f003 031f 	and.w	r3, r3, #31
 8002dbc:	223f      	movs	r2, #63	; 0x3f
 8002dbe:	409a      	lsls	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	e0cd      	b.n	8002f62 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a3b      	ldr	r2, [pc, #236]	; (8002eb8 <HAL_DMA_Init+0x42c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d022      	beq.n	8002e16 <HAL_DMA_Init+0x38a>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a39      	ldr	r2, [pc, #228]	; (8002ebc <HAL_DMA_Init+0x430>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d01d      	beq.n	8002e16 <HAL_DMA_Init+0x38a>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a38      	ldr	r2, [pc, #224]	; (8002ec0 <HAL_DMA_Init+0x434>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d018      	beq.n	8002e16 <HAL_DMA_Init+0x38a>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a36      	ldr	r2, [pc, #216]	; (8002ec4 <HAL_DMA_Init+0x438>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d013      	beq.n	8002e16 <HAL_DMA_Init+0x38a>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a35      	ldr	r2, [pc, #212]	; (8002ec8 <HAL_DMA_Init+0x43c>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d00e      	beq.n	8002e16 <HAL_DMA_Init+0x38a>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a33      	ldr	r2, [pc, #204]	; (8002ecc <HAL_DMA_Init+0x440>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d009      	beq.n	8002e16 <HAL_DMA_Init+0x38a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a32      	ldr	r2, [pc, #200]	; (8002ed0 <HAL_DMA_Init+0x444>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d004      	beq.n	8002e16 <HAL_DMA_Init+0x38a>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a30      	ldr	r2, [pc, #192]	; (8002ed4 <HAL_DMA_Init+0x448>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d101      	bne.n	8002e1a <HAL_DMA_Init+0x38e>
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <HAL_DMA_Init+0x390>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 8097 	beq.w	8002f50 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a24      	ldr	r2, [pc, #144]	; (8002eb8 <HAL_DMA_Init+0x42c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d021      	beq.n	8002e70 <HAL_DMA_Init+0x3e4>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a22      	ldr	r2, [pc, #136]	; (8002ebc <HAL_DMA_Init+0x430>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d01c      	beq.n	8002e70 <HAL_DMA_Init+0x3e4>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a21      	ldr	r2, [pc, #132]	; (8002ec0 <HAL_DMA_Init+0x434>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d017      	beq.n	8002e70 <HAL_DMA_Init+0x3e4>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a1f      	ldr	r2, [pc, #124]	; (8002ec4 <HAL_DMA_Init+0x438>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d012      	beq.n	8002e70 <HAL_DMA_Init+0x3e4>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a1e      	ldr	r2, [pc, #120]	; (8002ec8 <HAL_DMA_Init+0x43c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d00d      	beq.n	8002e70 <HAL_DMA_Init+0x3e4>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a1c      	ldr	r2, [pc, #112]	; (8002ecc <HAL_DMA_Init+0x440>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d008      	beq.n	8002e70 <HAL_DMA_Init+0x3e4>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a1b      	ldr	r2, [pc, #108]	; (8002ed0 <HAL_DMA_Init+0x444>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d003      	beq.n	8002e70 <HAL_DMA_Init+0x3e4>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a19      	ldr	r2, [pc, #100]	; (8002ed4 <HAL_DMA_Init+0x448>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4b12      	ldr	r3, [pc, #72]	; (8002ed8 <HAL_DMA_Init+0x44c>)
 8002e8e:	4013      	ands	r3, r2
 8002e90:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2b40      	cmp	r3, #64	; 0x40
 8002e98:	d020      	beq.n	8002edc <HAL_DMA_Init+0x450>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	2b80      	cmp	r3, #128	; 0x80
 8002ea0:	d102      	bne.n	8002ea8 <HAL_DMA_Init+0x41c>
 8002ea2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ea6:	e01a      	b.n	8002ede <HAL_DMA_Init+0x452>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	e018      	b.n	8002ede <HAL_DMA_Init+0x452>
 8002eac:	fe10803f 	.word	0xfe10803f
 8002eb0:	5c001000 	.word	0x5c001000
 8002eb4:	ffff0000 	.word	0xffff0000
 8002eb8:	58025408 	.word	0x58025408
 8002ebc:	5802541c 	.word	0x5802541c
 8002ec0:	58025430 	.word	0x58025430
 8002ec4:	58025444 	.word	0x58025444
 8002ec8:	58025458 	.word	0x58025458
 8002ecc:	5802546c 	.word	0x5802546c
 8002ed0:	58025480 	.word	0x58025480
 8002ed4:	58025494 	.word	0x58025494
 8002ed8:	fffe000f 	.word	0xfffe000f
 8002edc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	68d2      	ldr	r2, [r2, #12]
 8002ee2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002ee4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002eec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002ef4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002efc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69db      	ldr	r3, [r3, #28]
 8002f02:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002f04:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002f0c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	697a      	ldr	r2, [r7, #20]
 8002f1a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	461a      	mov	r2, r3
 8002f22:	4b6e      	ldr	r3, [pc, #440]	; (80030dc <HAL_DMA_Init+0x650>)
 8002f24:	4413      	add	r3, r2
 8002f26:	4a6e      	ldr	r2, [pc, #440]	; (80030e0 <HAL_DMA_Init+0x654>)
 8002f28:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2c:	091b      	lsrs	r3, r3, #4
 8002f2e:	009a      	lsls	r2, r3, #2
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f001 fd91 	bl	8004a5c <DMA_CalcBaseAndBitshift>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f42:	f003 031f 	and.w	r3, r3, #31
 8002f46:	2201      	movs	r2, #1
 8002f48:	409a      	lsls	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	605a      	str	r2, [r3, #4]
 8002f4e:	e008      	b.n	8002f62 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2240      	movs	r2, #64	; 0x40
 8002f54:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2203      	movs	r2, #3
 8002f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e0b7      	b.n	80030d2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a5f      	ldr	r2, [pc, #380]	; (80030e4 <HAL_DMA_Init+0x658>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d072      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a5d      	ldr	r2, [pc, #372]	; (80030e8 <HAL_DMA_Init+0x65c>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d06d      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a5c      	ldr	r2, [pc, #368]	; (80030ec <HAL_DMA_Init+0x660>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d068      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a5a      	ldr	r2, [pc, #360]	; (80030f0 <HAL_DMA_Init+0x664>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d063      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a59      	ldr	r2, [pc, #356]	; (80030f4 <HAL_DMA_Init+0x668>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d05e      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a57      	ldr	r2, [pc, #348]	; (80030f8 <HAL_DMA_Init+0x66c>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d059      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a56      	ldr	r2, [pc, #344]	; (80030fc <HAL_DMA_Init+0x670>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d054      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a54      	ldr	r2, [pc, #336]	; (8003100 <HAL_DMA_Init+0x674>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d04f      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a53      	ldr	r2, [pc, #332]	; (8003104 <HAL_DMA_Init+0x678>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d04a      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a51      	ldr	r2, [pc, #324]	; (8003108 <HAL_DMA_Init+0x67c>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d045      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a50      	ldr	r2, [pc, #320]	; (800310c <HAL_DMA_Init+0x680>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d040      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a4e      	ldr	r2, [pc, #312]	; (8003110 <HAL_DMA_Init+0x684>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d03b      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a4d      	ldr	r2, [pc, #308]	; (8003114 <HAL_DMA_Init+0x688>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d036      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a4b      	ldr	r2, [pc, #300]	; (8003118 <HAL_DMA_Init+0x68c>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d031      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a4a      	ldr	r2, [pc, #296]	; (800311c <HAL_DMA_Init+0x690>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d02c      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a48      	ldr	r2, [pc, #288]	; (8003120 <HAL_DMA_Init+0x694>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d027      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a47      	ldr	r2, [pc, #284]	; (8003124 <HAL_DMA_Init+0x698>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d022      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a45      	ldr	r2, [pc, #276]	; (8003128 <HAL_DMA_Init+0x69c>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d01d      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a44      	ldr	r2, [pc, #272]	; (800312c <HAL_DMA_Init+0x6a0>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d018      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a42      	ldr	r2, [pc, #264]	; (8003130 <HAL_DMA_Init+0x6a4>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d013      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a41      	ldr	r2, [pc, #260]	; (8003134 <HAL_DMA_Init+0x6a8>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d00e      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a3f      	ldr	r2, [pc, #252]	; (8003138 <HAL_DMA_Init+0x6ac>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d009      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a3e      	ldr	r2, [pc, #248]	; (800313c <HAL_DMA_Init+0x6b0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d004      	beq.n	8003052 <HAL_DMA_Init+0x5c6>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a3c      	ldr	r2, [pc, #240]	; (8003140 <HAL_DMA_Init+0x6b4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d101      	bne.n	8003056 <HAL_DMA_Init+0x5ca>
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <HAL_DMA_Init+0x5cc>
 8003056:	2300      	movs	r3, #0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d032      	beq.n	80030c2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f001 fe2b 	bl	8004cb8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b80      	cmp	r3, #128	; 0x80
 8003068:	d102      	bne.n	8003070 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003078:	b2d2      	uxtb	r2, r2
 800307a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003084:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d010      	beq.n	80030b0 <HAL_DMA_Init+0x624>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b08      	cmp	r3, #8
 8003094:	d80c      	bhi.n	80030b0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f001 fea8 	bl	8004dec <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030a0:	2200      	movs	r2, #0
 80030a2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	e008      	b.n	80030c2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	a7fdabf8 	.word	0xa7fdabf8
 80030e0:	cccccccd 	.word	0xcccccccd
 80030e4:	40020010 	.word	0x40020010
 80030e8:	40020028 	.word	0x40020028
 80030ec:	40020040 	.word	0x40020040
 80030f0:	40020058 	.word	0x40020058
 80030f4:	40020070 	.word	0x40020070
 80030f8:	40020088 	.word	0x40020088
 80030fc:	400200a0 	.word	0x400200a0
 8003100:	400200b8 	.word	0x400200b8
 8003104:	40020410 	.word	0x40020410
 8003108:	40020428 	.word	0x40020428
 800310c:	40020440 	.word	0x40020440
 8003110:	40020458 	.word	0x40020458
 8003114:	40020470 	.word	0x40020470
 8003118:	40020488 	.word	0x40020488
 800311c:	400204a0 	.word	0x400204a0
 8003120:	400204b8 	.word	0x400204b8
 8003124:	58025408 	.word	0x58025408
 8003128:	5802541c 	.word	0x5802541c
 800312c:	58025430 	.word	0x58025430
 8003130:	58025444 	.word	0x58025444
 8003134:	58025458 	.word	0x58025458
 8003138:	5802546c 	.word	0x5802546c
 800313c:	58025480 	.word	0x58025480
 8003140:	58025494 	.word	0x58025494

08003144 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800314c:	f7ff fa8c 	bl	8002668 <HAL_GetTick>
 8003150:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e2dc      	b.n	8003716 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d008      	beq.n	800317a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2280      	movs	r2, #128	; 0x80
 800316c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e2cd      	b.n	8003716 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a76      	ldr	r2, [pc, #472]	; (8003358 <HAL_DMA_Abort+0x214>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d04a      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a74      	ldr	r2, [pc, #464]	; (800335c <HAL_DMA_Abort+0x218>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d045      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a73      	ldr	r2, [pc, #460]	; (8003360 <HAL_DMA_Abort+0x21c>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d040      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a71      	ldr	r2, [pc, #452]	; (8003364 <HAL_DMA_Abort+0x220>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d03b      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a70      	ldr	r2, [pc, #448]	; (8003368 <HAL_DMA_Abort+0x224>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d036      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a6e      	ldr	r2, [pc, #440]	; (800336c <HAL_DMA_Abort+0x228>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d031      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a6d      	ldr	r2, [pc, #436]	; (8003370 <HAL_DMA_Abort+0x22c>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d02c      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a6b      	ldr	r2, [pc, #428]	; (8003374 <HAL_DMA_Abort+0x230>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d027      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a6a      	ldr	r2, [pc, #424]	; (8003378 <HAL_DMA_Abort+0x234>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d022      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a68      	ldr	r2, [pc, #416]	; (800337c <HAL_DMA_Abort+0x238>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d01d      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a67      	ldr	r2, [pc, #412]	; (8003380 <HAL_DMA_Abort+0x23c>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d018      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a65      	ldr	r2, [pc, #404]	; (8003384 <HAL_DMA_Abort+0x240>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d013      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a64      	ldr	r2, [pc, #400]	; (8003388 <HAL_DMA_Abort+0x244>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d00e      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a62      	ldr	r2, [pc, #392]	; (800338c <HAL_DMA_Abort+0x248>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d009      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a61      	ldr	r2, [pc, #388]	; (8003390 <HAL_DMA_Abort+0x24c>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d004      	beq.n	800321a <HAL_DMA_Abort+0xd6>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a5f      	ldr	r2, [pc, #380]	; (8003394 <HAL_DMA_Abort+0x250>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d101      	bne.n	800321e <HAL_DMA_Abort+0xda>
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <HAL_DMA_Abort+0xdc>
 800321e:	2300      	movs	r3, #0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d013      	beq.n	800324c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 021e 	bic.w	r2, r2, #30
 8003232:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	695a      	ldr	r2, [r3, #20]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003242:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	617b      	str	r3, [r7, #20]
 800324a:	e00a      	b.n	8003262 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 020e 	bic.w	r2, r2, #14
 800325a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a3c      	ldr	r2, [pc, #240]	; (8003358 <HAL_DMA_Abort+0x214>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d072      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a3a      	ldr	r2, [pc, #232]	; (800335c <HAL_DMA_Abort+0x218>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d06d      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a39      	ldr	r2, [pc, #228]	; (8003360 <HAL_DMA_Abort+0x21c>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d068      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a37      	ldr	r2, [pc, #220]	; (8003364 <HAL_DMA_Abort+0x220>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d063      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a36      	ldr	r2, [pc, #216]	; (8003368 <HAL_DMA_Abort+0x224>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d05e      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a34      	ldr	r2, [pc, #208]	; (800336c <HAL_DMA_Abort+0x228>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d059      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a33      	ldr	r2, [pc, #204]	; (8003370 <HAL_DMA_Abort+0x22c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d054      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a31      	ldr	r2, [pc, #196]	; (8003374 <HAL_DMA_Abort+0x230>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d04f      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a30      	ldr	r2, [pc, #192]	; (8003378 <HAL_DMA_Abort+0x234>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d04a      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a2e      	ldr	r2, [pc, #184]	; (800337c <HAL_DMA_Abort+0x238>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d045      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a2d      	ldr	r2, [pc, #180]	; (8003380 <HAL_DMA_Abort+0x23c>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d040      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a2b      	ldr	r2, [pc, #172]	; (8003384 <HAL_DMA_Abort+0x240>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d03b      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a2a      	ldr	r2, [pc, #168]	; (8003388 <HAL_DMA_Abort+0x244>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d036      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a28      	ldr	r2, [pc, #160]	; (800338c <HAL_DMA_Abort+0x248>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d031      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a27      	ldr	r2, [pc, #156]	; (8003390 <HAL_DMA_Abort+0x24c>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d02c      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a25      	ldr	r2, [pc, #148]	; (8003394 <HAL_DMA_Abort+0x250>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d027      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a24      	ldr	r2, [pc, #144]	; (8003398 <HAL_DMA_Abort+0x254>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d022      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a22      	ldr	r2, [pc, #136]	; (800339c <HAL_DMA_Abort+0x258>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d01d      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a21      	ldr	r2, [pc, #132]	; (80033a0 <HAL_DMA_Abort+0x25c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d018      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a1f      	ldr	r2, [pc, #124]	; (80033a4 <HAL_DMA_Abort+0x260>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d013      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a1e      	ldr	r2, [pc, #120]	; (80033a8 <HAL_DMA_Abort+0x264>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d00e      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a1c      	ldr	r2, [pc, #112]	; (80033ac <HAL_DMA_Abort+0x268>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d009      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a1b      	ldr	r2, [pc, #108]	; (80033b0 <HAL_DMA_Abort+0x26c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d004      	beq.n	8003352 <HAL_DMA_Abort+0x20e>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a19      	ldr	r2, [pc, #100]	; (80033b4 <HAL_DMA_Abort+0x270>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d132      	bne.n	80033b8 <HAL_DMA_Abort+0x274>
 8003352:	2301      	movs	r3, #1
 8003354:	e031      	b.n	80033ba <HAL_DMA_Abort+0x276>
 8003356:	bf00      	nop
 8003358:	40020010 	.word	0x40020010
 800335c:	40020028 	.word	0x40020028
 8003360:	40020040 	.word	0x40020040
 8003364:	40020058 	.word	0x40020058
 8003368:	40020070 	.word	0x40020070
 800336c:	40020088 	.word	0x40020088
 8003370:	400200a0 	.word	0x400200a0
 8003374:	400200b8 	.word	0x400200b8
 8003378:	40020410 	.word	0x40020410
 800337c:	40020428 	.word	0x40020428
 8003380:	40020440 	.word	0x40020440
 8003384:	40020458 	.word	0x40020458
 8003388:	40020470 	.word	0x40020470
 800338c:	40020488 	.word	0x40020488
 8003390:	400204a0 	.word	0x400204a0
 8003394:	400204b8 	.word	0x400204b8
 8003398:	58025408 	.word	0x58025408
 800339c:	5802541c 	.word	0x5802541c
 80033a0:	58025430 	.word	0x58025430
 80033a4:	58025444 	.word	0x58025444
 80033a8:	58025458 	.word	0x58025458
 80033ac:	5802546c 	.word	0x5802546c
 80033b0:	58025480 	.word	0x58025480
 80033b4:	58025494 	.word	0x58025494
 80033b8:	2300      	movs	r3, #0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d007      	beq.n	80033ce <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a6d      	ldr	r2, [pc, #436]	; (8003588 <HAL_DMA_Abort+0x444>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d04a      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a6b      	ldr	r2, [pc, #428]	; (800358c <HAL_DMA_Abort+0x448>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d045      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a6a      	ldr	r2, [pc, #424]	; (8003590 <HAL_DMA_Abort+0x44c>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d040      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a68      	ldr	r2, [pc, #416]	; (8003594 <HAL_DMA_Abort+0x450>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d03b      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a67      	ldr	r2, [pc, #412]	; (8003598 <HAL_DMA_Abort+0x454>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d036      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a65      	ldr	r2, [pc, #404]	; (800359c <HAL_DMA_Abort+0x458>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d031      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a64      	ldr	r2, [pc, #400]	; (80035a0 <HAL_DMA_Abort+0x45c>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d02c      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a62      	ldr	r2, [pc, #392]	; (80035a4 <HAL_DMA_Abort+0x460>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d027      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a61      	ldr	r2, [pc, #388]	; (80035a8 <HAL_DMA_Abort+0x464>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d022      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a5f      	ldr	r2, [pc, #380]	; (80035ac <HAL_DMA_Abort+0x468>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d01d      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a5e      	ldr	r2, [pc, #376]	; (80035b0 <HAL_DMA_Abort+0x46c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d018      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a5c      	ldr	r2, [pc, #368]	; (80035b4 <HAL_DMA_Abort+0x470>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d013      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a5b      	ldr	r2, [pc, #364]	; (80035b8 <HAL_DMA_Abort+0x474>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d00e      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a59      	ldr	r2, [pc, #356]	; (80035bc <HAL_DMA_Abort+0x478>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d009      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a58      	ldr	r2, [pc, #352]	; (80035c0 <HAL_DMA_Abort+0x47c>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d004      	beq.n	800346e <HAL_DMA_Abort+0x32a>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a56      	ldr	r2, [pc, #344]	; (80035c4 <HAL_DMA_Abort+0x480>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d108      	bne.n	8003480 <HAL_DMA_Abort+0x33c>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0201 	bic.w	r2, r2, #1
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	e007      	b.n	8003490 <HAL_DMA_Abort+0x34c>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0201 	bic.w	r2, r2, #1
 800348e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003490:	e013      	b.n	80034ba <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003492:	f7ff f8e9 	bl	8002668 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	2b05      	cmp	r3, #5
 800349e:	d90c      	bls.n	80034ba <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2220      	movs	r2, #32
 80034a4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2203      	movs	r2, #3
 80034b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e12d      	b.n	8003716 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1e5      	bne.n	8003492 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a2f      	ldr	r2, [pc, #188]	; (8003588 <HAL_DMA_Abort+0x444>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d04a      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a2d      	ldr	r2, [pc, #180]	; (800358c <HAL_DMA_Abort+0x448>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d045      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a2c      	ldr	r2, [pc, #176]	; (8003590 <HAL_DMA_Abort+0x44c>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d040      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a2a      	ldr	r2, [pc, #168]	; (8003594 <HAL_DMA_Abort+0x450>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d03b      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a29      	ldr	r2, [pc, #164]	; (8003598 <HAL_DMA_Abort+0x454>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d036      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a27      	ldr	r2, [pc, #156]	; (800359c <HAL_DMA_Abort+0x458>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d031      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a26      	ldr	r2, [pc, #152]	; (80035a0 <HAL_DMA_Abort+0x45c>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d02c      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a24      	ldr	r2, [pc, #144]	; (80035a4 <HAL_DMA_Abort+0x460>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d027      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a23      	ldr	r2, [pc, #140]	; (80035a8 <HAL_DMA_Abort+0x464>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d022      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a21      	ldr	r2, [pc, #132]	; (80035ac <HAL_DMA_Abort+0x468>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d01d      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a20      	ldr	r2, [pc, #128]	; (80035b0 <HAL_DMA_Abort+0x46c>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d018      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a1e      	ldr	r2, [pc, #120]	; (80035b4 <HAL_DMA_Abort+0x470>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d013      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a1d      	ldr	r2, [pc, #116]	; (80035b8 <HAL_DMA_Abort+0x474>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d00e      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a1b      	ldr	r2, [pc, #108]	; (80035bc <HAL_DMA_Abort+0x478>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d009      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a1a      	ldr	r2, [pc, #104]	; (80035c0 <HAL_DMA_Abort+0x47c>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d004      	beq.n	8003566 <HAL_DMA_Abort+0x422>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a18      	ldr	r2, [pc, #96]	; (80035c4 <HAL_DMA_Abort+0x480>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d101      	bne.n	800356a <HAL_DMA_Abort+0x426>
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <HAL_DMA_Abort+0x428>
 800356a:	2300      	movs	r3, #0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d02b      	beq.n	80035c8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003574:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357a:	f003 031f 	and.w	r3, r3, #31
 800357e:	223f      	movs	r2, #63	; 0x3f
 8003580:	409a      	lsls	r2, r3
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	609a      	str	r2, [r3, #8]
 8003586:	e02a      	b.n	80035de <HAL_DMA_Abort+0x49a>
 8003588:	40020010 	.word	0x40020010
 800358c:	40020028 	.word	0x40020028
 8003590:	40020040 	.word	0x40020040
 8003594:	40020058 	.word	0x40020058
 8003598:	40020070 	.word	0x40020070
 800359c:	40020088 	.word	0x40020088
 80035a0:	400200a0 	.word	0x400200a0
 80035a4:	400200b8 	.word	0x400200b8
 80035a8:	40020410 	.word	0x40020410
 80035ac:	40020428 	.word	0x40020428
 80035b0:	40020440 	.word	0x40020440
 80035b4:	40020458 	.word	0x40020458
 80035b8:	40020470 	.word	0x40020470
 80035bc:	40020488 	.word	0x40020488
 80035c0:	400204a0 	.word	0x400204a0
 80035c4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035cc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d2:	f003 031f 	and.w	r3, r3, #31
 80035d6:	2201      	movs	r2, #1
 80035d8:	409a      	lsls	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a4f      	ldr	r2, [pc, #316]	; (8003720 <HAL_DMA_Abort+0x5dc>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d072      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a4d      	ldr	r2, [pc, #308]	; (8003724 <HAL_DMA_Abort+0x5e0>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d06d      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a4c      	ldr	r2, [pc, #304]	; (8003728 <HAL_DMA_Abort+0x5e4>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d068      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a4a      	ldr	r2, [pc, #296]	; (800372c <HAL_DMA_Abort+0x5e8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d063      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a49      	ldr	r2, [pc, #292]	; (8003730 <HAL_DMA_Abort+0x5ec>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d05e      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a47      	ldr	r2, [pc, #284]	; (8003734 <HAL_DMA_Abort+0x5f0>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d059      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a46      	ldr	r2, [pc, #280]	; (8003738 <HAL_DMA_Abort+0x5f4>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d054      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a44      	ldr	r2, [pc, #272]	; (800373c <HAL_DMA_Abort+0x5f8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d04f      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a43      	ldr	r2, [pc, #268]	; (8003740 <HAL_DMA_Abort+0x5fc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d04a      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a41      	ldr	r2, [pc, #260]	; (8003744 <HAL_DMA_Abort+0x600>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d045      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a40      	ldr	r2, [pc, #256]	; (8003748 <HAL_DMA_Abort+0x604>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d040      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a3e      	ldr	r2, [pc, #248]	; (800374c <HAL_DMA_Abort+0x608>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d03b      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a3d      	ldr	r2, [pc, #244]	; (8003750 <HAL_DMA_Abort+0x60c>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d036      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a3b      	ldr	r2, [pc, #236]	; (8003754 <HAL_DMA_Abort+0x610>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d031      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a3a      	ldr	r2, [pc, #232]	; (8003758 <HAL_DMA_Abort+0x614>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d02c      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a38      	ldr	r2, [pc, #224]	; (800375c <HAL_DMA_Abort+0x618>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d027      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a37      	ldr	r2, [pc, #220]	; (8003760 <HAL_DMA_Abort+0x61c>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d022      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a35      	ldr	r2, [pc, #212]	; (8003764 <HAL_DMA_Abort+0x620>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d01d      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a34      	ldr	r2, [pc, #208]	; (8003768 <HAL_DMA_Abort+0x624>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d018      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a32      	ldr	r2, [pc, #200]	; (800376c <HAL_DMA_Abort+0x628>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d013      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a31      	ldr	r2, [pc, #196]	; (8003770 <HAL_DMA_Abort+0x62c>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d00e      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a2f      	ldr	r2, [pc, #188]	; (8003774 <HAL_DMA_Abort+0x630>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d009      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a2e      	ldr	r2, [pc, #184]	; (8003778 <HAL_DMA_Abort+0x634>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d004      	beq.n	80036ce <HAL_DMA_Abort+0x58a>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a2c      	ldr	r2, [pc, #176]	; (800377c <HAL_DMA_Abort+0x638>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d101      	bne.n	80036d2 <HAL_DMA_Abort+0x58e>
 80036ce:	2301      	movs	r3, #1
 80036d0:	e000      	b.n	80036d4 <HAL_DMA_Abort+0x590>
 80036d2:	2300      	movs	r3, #0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d015      	beq.n	8003704 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80036e0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00c      	beq.n	8003704 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036f8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003702:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	40020010 	.word	0x40020010
 8003724:	40020028 	.word	0x40020028
 8003728:	40020040 	.word	0x40020040
 800372c:	40020058 	.word	0x40020058
 8003730:	40020070 	.word	0x40020070
 8003734:	40020088 	.word	0x40020088
 8003738:	400200a0 	.word	0x400200a0
 800373c:	400200b8 	.word	0x400200b8
 8003740:	40020410 	.word	0x40020410
 8003744:	40020428 	.word	0x40020428
 8003748:	40020440 	.word	0x40020440
 800374c:	40020458 	.word	0x40020458
 8003750:	40020470 	.word	0x40020470
 8003754:	40020488 	.word	0x40020488
 8003758:	400204a0 	.word	0x400204a0
 800375c:	400204b8 	.word	0x400204b8
 8003760:	58025408 	.word	0x58025408
 8003764:	5802541c 	.word	0x5802541c
 8003768:	58025430 	.word	0x58025430
 800376c:	58025444 	.word	0x58025444
 8003770:	58025458 	.word	0x58025458
 8003774:	5802546c 	.word	0x5802546c
 8003778:	58025480 	.word	0x58025480
 800377c:	58025494 	.word	0x58025494

08003780 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e205      	b.n	8003b9e <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d004      	beq.n	80037a8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2280      	movs	r2, #128	; 0x80
 80037a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e1fa      	b.n	8003b9e <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a8c      	ldr	r2, [pc, #560]	; (80039e0 <HAL_DMA_Abort_IT+0x260>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d04a      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a8b      	ldr	r2, [pc, #556]	; (80039e4 <HAL_DMA_Abort_IT+0x264>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d045      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a89      	ldr	r2, [pc, #548]	; (80039e8 <HAL_DMA_Abort_IT+0x268>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d040      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a88      	ldr	r2, [pc, #544]	; (80039ec <HAL_DMA_Abort_IT+0x26c>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d03b      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a86      	ldr	r2, [pc, #536]	; (80039f0 <HAL_DMA_Abort_IT+0x270>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d036      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a85      	ldr	r2, [pc, #532]	; (80039f4 <HAL_DMA_Abort_IT+0x274>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d031      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a83      	ldr	r2, [pc, #524]	; (80039f8 <HAL_DMA_Abort_IT+0x278>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d02c      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a82      	ldr	r2, [pc, #520]	; (80039fc <HAL_DMA_Abort_IT+0x27c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d027      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a80      	ldr	r2, [pc, #512]	; (8003a00 <HAL_DMA_Abort_IT+0x280>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d022      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a7f      	ldr	r2, [pc, #508]	; (8003a04 <HAL_DMA_Abort_IT+0x284>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d01d      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a7d      	ldr	r2, [pc, #500]	; (8003a08 <HAL_DMA_Abort_IT+0x288>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d018      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a7c      	ldr	r2, [pc, #496]	; (8003a0c <HAL_DMA_Abort_IT+0x28c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d013      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a7a      	ldr	r2, [pc, #488]	; (8003a10 <HAL_DMA_Abort_IT+0x290>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d00e      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a79      	ldr	r2, [pc, #484]	; (8003a14 <HAL_DMA_Abort_IT+0x294>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d009      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a77      	ldr	r2, [pc, #476]	; (8003a18 <HAL_DMA_Abort_IT+0x298>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d004      	beq.n	8003848 <HAL_DMA_Abort_IT+0xc8>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a76      	ldr	r2, [pc, #472]	; (8003a1c <HAL_DMA_Abort_IT+0x29c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d101      	bne.n	800384c <HAL_DMA_Abort_IT+0xcc>
 8003848:	2301      	movs	r3, #1
 800384a:	e000      	b.n	800384e <HAL_DMA_Abort_IT+0xce>
 800384c:	2300      	movs	r3, #0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d065      	beq.n	800391e <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2204      	movs	r2, #4
 8003856:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a60      	ldr	r2, [pc, #384]	; (80039e0 <HAL_DMA_Abort_IT+0x260>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d04a      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a5e      	ldr	r2, [pc, #376]	; (80039e4 <HAL_DMA_Abort_IT+0x264>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d045      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a5d      	ldr	r2, [pc, #372]	; (80039e8 <HAL_DMA_Abort_IT+0x268>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d040      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a5b      	ldr	r2, [pc, #364]	; (80039ec <HAL_DMA_Abort_IT+0x26c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d03b      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a5a      	ldr	r2, [pc, #360]	; (80039f0 <HAL_DMA_Abort_IT+0x270>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d036      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a58      	ldr	r2, [pc, #352]	; (80039f4 <HAL_DMA_Abort_IT+0x274>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d031      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a57      	ldr	r2, [pc, #348]	; (80039f8 <HAL_DMA_Abort_IT+0x278>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d02c      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a55      	ldr	r2, [pc, #340]	; (80039fc <HAL_DMA_Abort_IT+0x27c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d027      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a54      	ldr	r2, [pc, #336]	; (8003a00 <HAL_DMA_Abort_IT+0x280>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d022      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a52      	ldr	r2, [pc, #328]	; (8003a04 <HAL_DMA_Abort_IT+0x284>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d01d      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a51      	ldr	r2, [pc, #324]	; (8003a08 <HAL_DMA_Abort_IT+0x288>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d018      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a4f      	ldr	r2, [pc, #316]	; (8003a0c <HAL_DMA_Abort_IT+0x28c>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d013      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a4e      	ldr	r2, [pc, #312]	; (8003a10 <HAL_DMA_Abort_IT+0x290>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d00e      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a4c      	ldr	r2, [pc, #304]	; (8003a14 <HAL_DMA_Abort_IT+0x294>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d009      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a4b      	ldr	r2, [pc, #300]	; (8003a18 <HAL_DMA_Abort_IT+0x298>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d004      	beq.n	80038fa <HAL_DMA_Abort_IT+0x17a>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a49      	ldr	r2, [pc, #292]	; (8003a1c <HAL_DMA_Abort_IT+0x29c>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d108      	bne.n	800390c <HAL_DMA_Abort_IT+0x18c>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0201 	bic.w	r2, r2, #1
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	e147      	b.n	8003b9c <HAL_DMA_Abort_IT+0x41c>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 0201 	bic.w	r2, r2, #1
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	e13e      	b.n	8003b9c <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 020e 	bic.w	r2, r2, #14
 800392c:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a2b      	ldr	r2, [pc, #172]	; (80039e0 <HAL_DMA_Abort_IT+0x260>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d04a      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a29      	ldr	r2, [pc, #164]	; (80039e4 <HAL_DMA_Abort_IT+0x264>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d045      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a28      	ldr	r2, [pc, #160]	; (80039e8 <HAL_DMA_Abort_IT+0x268>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d040      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a26      	ldr	r2, [pc, #152]	; (80039ec <HAL_DMA_Abort_IT+0x26c>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d03b      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a25      	ldr	r2, [pc, #148]	; (80039f0 <HAL_DMA_Abort_IT+0x270>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d036      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a23      	ldr	r2, [pc, #140]	; (80039f4 <HAL_DMA_Abort_IT+0x274>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d031      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a22      	ldr	r2, [pc, #136]	; (80039f8 <HAL_DMA_Abort_IT+0x278>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d02c      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a20      	ldr	r2, [pc, #128]	; (80039fc <HAL_DMA_Abort_IT+0x27c>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d027      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a1f      	ldr	r2, [pc, #124]	; (8003a00 <HAL_DMA_Abort_IT+0x280>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d022      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a1d      	ldr	r2, [pc, #116]	; (8003a04 <HAL_DMA_Abort_IT+0x284>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d01d      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a1c      	ldr	r2, [pc, #112]	; (8003a08 <HAL_DMA_Abort_IT+0x288>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d018      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1a      	ldr	r2, [pc, #104]	; (8003a0c <HAL_DMA_Abort_IT+0x28c>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d013      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a19      	ldr	r2, [pc, #100]	; (8003a10 <HAL_DMA_Abort_IT+0x290>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d00e      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a17      	ldr	r2, [pc, #92]	; (8003a14 <HAL_DMA_Abort_IT+0x294>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d009      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a16      	ldr	r2, [pc, #88]	; (8003a18 <HAL_DMA_Abort_IT+0x298>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d004      	beq.n	80039ce <HAL_DMA_Abort_IT+0x24e>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a14      	ldr	r2, [pc, #80]	; (8003a1c <HAL_DMA_Abort_IT+0x29c>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d128      	bne.n	8003a20 <HAL_DMA_Abort_IT+0x2a0>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0201 	bic.w	r2, r2, #1
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	e027      	b.n	8003a30 <HAL_DMA_Abort_IT+0x2b0>
 80039e0:	40020010 	.word	0x40020010
 80039e4:	40020028 	.word	0x40020028
 80039e8:	40020040 	.word	0x40020040
 80039ec:	40020058 	.word	0x40020058
 80039f0:	40020070 	.word	0x40020070
 80039f4:	40020088 	.word	0x40020088
 80039f8:	400200a0 	.word	0x400200a0
 80039fc:	400200b8 	.word	0x400200b8
 8003a00:	40020410 	.word	0x40020410
 8003a04:	40020428 	.word	0x40020428
 8003a08:	40020440 	.word	0x40020440
 8003a0c:	40020458 	.word	0x40020458
 8003a10:	40020470 	.word	0x40020470
 8003a14:	40020488 	.word	0x40020488
 8003a18:	400204a0 	.word	0x400204a0
 8003a1c:	400204b8 	.word	0x400204b8
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0201 	bic.w	r2, r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a5c      	ldr	r2, [pc, #368]	; (8003ba8 <HAL_DMA_Abort_IT+0x428>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d072      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a5b      	ldr	r2, [pc, #364]	; (8003bac <HAL_DMA_Abort_IT+0x42c>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d06d      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a59      	ldr	r2, [pc, #356]	; (8003bb0 <HAL_DMA_Abort_IT+0x430>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d068      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a58      	ldr	r2, [pc, #352]	; (8003bb4 <HAL_DMA_Abort_IT+0x434>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d063      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a56      	ldr	r2, [pc, #344]	; (8003bb8 <HAL_DMA_Abort_IT+0x438>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d05e      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a55      	ldr	r2, [pc, #340]	; (8003bbc <HAL_DMA_Abort_IT+0x43c>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d059      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a53      	ldr	r2, [pc, #332]	; (8003bc0 <HAL_DMA_Abort_IT+0x440>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d054      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a52      	ldr	r2, [pc, #328]	; (8003bc4 <HAL_DMA_Abort_IT+0x444>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d04f      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a50      	ldr	r2, [pc, #320]	; (8003bc8 <HAL_DMA_Abort_IT+0x448>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d04a      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a4f      	ldr	r2, [pc, #316]	; (8003bcc <HAL_DMA_Abort_IT+0x44c>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d045      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a4d      	ldr	r2, [pc, #308]	; (8003bd0 <HAL_DMA_Abort_IT+0x450>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d040      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a4c      	ldr	r2, [pc, #304]	; (8003bd4 <HAL_DMA_Abort_IT+0x454>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d03b      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a4a      	ldr	r2, [pc, #296]	; (8003bd8 <HAL_DMA_Abort_IT+0x458>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d036      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a49      	ldr	r2, [pc, #292]	; (8003bdc <HAL_DMA_Abort_IT+0x45c>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d031      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a47      	ldr	r2, [pc, #284]	; (8003be0 <HAL_DMA_Abort_IT+0x460>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d02c      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a46      	ldr	r2, [pc, #280]	; (8003be4 <HAL_DMA_Abort_IT+0x464>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d027      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a44      	ldr	r2, [pc, #272]	; (8003be8 <HAL_DMA_Abort_IT+0x468>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d022      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a43      	ldr	r2, [pc, #268]	; (8003bec <HAL_DMA_Abort_IT+0x46c>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d01d      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a41      	ldr	r2, [pc, #260]	; (8003bf0 <HAL_DMA_Abort_IT+0x470>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d018      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a40      	ldr	r2, [pc, #256]	; (8003bf4 <HAL_DMA_Abort_IT+0x474>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d013      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a3e      	ldr	r2, [pc, #248]	; (8003bf8 <HAL_DMA_Abort_IT+0x478>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d00e      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a3d      	ldr	r2, [pc, #244]	; (8003bfc <HAL_DMA_Abort_IT+0x47c>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d009      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a3b      	ldr	r2, [pc, #236]	; (8003c00 <HAL_DMA_Abort_IT+0x480>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d004      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x3a0>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a3a      	ldr	r2, [pc, #232]	; (8003c04 <HAL_DMA_Abort_IT+0x484>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d101      	bne.n	8003b24 <HAL_DMA_Abort_IT+0x3a4>
 8003b20:	2301      	movs	r3, #1
 8003b22:	e000      	b.n	8003b26 <HAL_DMA_Abort_IT+0x3a6>
 8003b24:	2300      	movs	r3, #0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d028      	beq.n	8003b7c <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b38:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b3e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b44:	f003 031f 	and.w	r3, r3, #31
 8003b48:	2201      	movs	r2, #1
 8003b4a:	409a      	lsls	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003b58:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00c      	beq.n	8003b7c <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b70:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003b7a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	40020010 	.word	0x40020010
 8003bac:	40020028 	.word	0x40020028
 8003bb0:	40020040 	.word	0x40020040
 8003bb4:	40020058 	.word	0x40020058
 8003bb8:	40020070 	.word	0x40020070
 8003bbc:	40020088 	.word	0x40020088
 8003bc0:	400200a0 	.word	0x400200a0
 8003bc4:	400200b8 	.word	0x400200b8
 8003bc8:	40020410 	.word	0x40020410
 8003bcc:	40020428 	.word	0x40020428
 8003bd0:	40020440 	.word	0x40020440
 8003bd4:	40020458 	.word	0x40020458
 8003bd8:	40020470 	.word	0x40020470
 8003bdc:	40020488 	.word	0x40020488
 8003be0:	400204a0 	.word	0x400204a0
 8003be4:	400204b8 	.word	0x400204b8
 8003be8:	58025408 	.word	0x58025408
 8003bec:	5802541c 	.word	0x5802541c
 8003bf0:	58025430 	.word	0x58025430
 8003bf4:	58025444 	.word	0x58025444
 8003bf8:	58025458 	.word	0x58025458
 8003bfc:	5802546c 	.word	0x5802546c
 8003c00:	58025480 	.word	0x58025480
 8003c04:	58025494 	.word	0x58025494

08003c08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08a      	sub	sp, #40	; 0x28
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003c10:	2300      	movs	r3, #0
 8003c12:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c14:	4b67      	ldr	r3, [pc, #412]	; (8003db4 <HAL_DMA_IRQHandler+0x1ac>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a67      	ldr	r2, [pc, #412]	; (8003db8 <HAL_DMA_IRQHandler+0x1b0>)
 8003c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1e:	0a9b      	lsrs	r3, r3, #10
 8003c20:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c26:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c2c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003c2e:	6a3b      	ldr	r3, [r7, #32]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a5f      	ldr	r2, [pc, #380]	; (8003dbc <HAL_DMA_IRQHandler+0x1b4>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d04a      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a5d      	ldr	r2, [pc, #372]	; (8003dc0 <HAL_DMA_IRQHandler+0x1b8>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d045      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a5c      	ldr	r2, [pc, #368]	; (8003dc4 <HAL_DMA_IRQHandler+0x1bc>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d040      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a5a      	ldr	r2, [pc, #360]	; (8003dc8 <HAL_DMA_IRQHandler+0x1c0>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d03b      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a59      	ldr	r2, [pc, #356]	; (8003dcc <HAL_DMA_IRQHandler+0x1c4>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d036      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a57      	ldr	r2, [pc, #348]	; (8003dd0 <HAL_DMA_IRQHandler+0x1c8>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d031      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a56      	ldr	r2, [pc, #344]	; (8003dd4 <HAL_DMA_IRQHandler+0x1cc>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d02c      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a54      	ldr	r2, [pc, #336]	; (8003dd8 <HAL_DMA_IRQHandler+0x1d0>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d027      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a53      	ldr	r2, [pc, #332]	; (8003ddc <HAL_DMA_IRQHandler+0x1d4>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d022      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a51      	ldr	r2, [pc, #324]	; (8003de0 <HAL_DMA_IRQHandler+0x1d8>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d01d      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a50      	ldr	r2, [pc, #320]	; (8003de4 <HAL_DMA_IRQHandler+0x1dc>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d018      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a4e      	ldr	r2, [pc, #312]	; (8003de8 <HAL_DMA_IRQHandler+0x1e0>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d013      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a4d      	ldr	r2, [pc, #308]	; (8003dec <HAL_DMA_IRQHandler+0x1e4>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d00e      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a4b      	ldr	r2, [pc, #300]	; (8003df0 <HAL_DMA_IRQHandler+0x1e8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d009      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a4a      	ldr	r2, [pc, #296]	; (8003df4 <HAL_DMA_IRQHandler+0x1ec>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d004      	beq.n	8003cda <HAL_DMA_IRQHandler+0xd2>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a48      	ldr	r2, [pc, #288]	; (8003df8 <HAL_DMA_IRQHandler+0x1f0>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d101      	bne.n	8003cde <HAL_DMA_IRQHandler+0xd6>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e000      	b.n	8003ce0 <HAL_DMA_IRQHandler+0xd8>
 8003cde:	2300      	movs	r3, #0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 842b 	beq.w	800453c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cea:	f003 031f 	and.w	r3, r3, #31
 8003cee:	2208      	movs	r2, #8
 8003cf0:	409a      	lsls	r2, r3
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	f000 80a2 	beq.w	8003e40 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a2e      	ldr	r2, [pc, #184]	; (8003dbc <HAL_DMA_IRQHandler+0x1b4>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d04a      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a2d      	ldr	r2, [pc, #180]	; (8003dc0 <HAL_DMA_IRQHandler+0x1b8>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d045      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a2b      	ldr	r2, [pc, #172]	; (8003dc4 <HAL_DMA_IRQHandler+0x1bc>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d040      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a2a      	ldr	r2, [pc, #168]	; (8003dc8 <HAL_DMA_IRQHandler+0x1c0>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d03b      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a28      	ldr	r2, [pc, #160]	; (8003dcc <HAL_DMA_IRQHandler+0x1c4>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d036      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a27      	ldr	r2, [pc, #156]	; (8003dd0 <HAL_DMA_IRQHandler+0x1c8>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d031      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a25      	ldr	r2, [pc, #148]	; (8003dd4 <HAL_DMA_IRQHandler+0x1cc>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d02c      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a24      	ldr	r2, [pc, #144]	; (8003dd8 <HAL_DMA_IRQHandler+0x1d0>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d027      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a22      	ldr	r2, [pc, #136]	; (8003ddc <HAL_DMA_IRQHandler+0x1d4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d022      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a21      	ldr	r2, [pc, #132]	; (8003de0 <HAL_DMA_IRQHandler+0x1d8>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d01d      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a1f      	ldr	r2, [pc, #124]	; (8003de4 <HAL_DMA_IRQHandler+0x1dc>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d018      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a1e      	ldr	r2, [pc, #120]	; (8003de8 <HAL_DMA_IRQHandler+0x1e0>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d013      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a1c      	ldr	r2, [pc, #112]	; (8003dec <HAL_DMA_IRQHandler+0x1e4>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d00e      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a1b      	ldr	r2, [pc, #108]	; (8003df0 <HAL_DMA_IRQHandler+0x1e8>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d009      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a19      	ldr	r2, [pc, #100]	; (8003df4 <HAL_DMA_IRQHandler+0x1ec>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d004      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x194>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a18      	ldr	r2, [pc, #96]	; (8003df8 <HAL_DMA_IRQHandler+0x1f0>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d12f      	bne.n	8003dfc <HAL_DMA_IRQHandler+0x1f4>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0304 	and.w	r3, r3, #4
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	bf14      	ite	ne
 8003daa:	2301      	movne	r3, #1
 8003dac:	2300      	moveq	r3, #0
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	e02e      	b.n	8003e10 <HAL_DMA_IRQHandler+0x208>
 8003db2:	bf00      	nop
 8003db4:	20000000 	.word	0x20000000
 8003db8:	1b4e81b5 	.word	0x1b4e81b5
 8003dbc:	40020010 	.word	0x40020010
 8003dc0:	40020028 	.word	0x40020028
 8003dc4:	40020040 	.word	0x40020040
 8003dc8:	40020058 	.word	0x40020058
 8003dcc:	40020070 	.word	0x40020070
 8003dd0:	40020088 	.word	0x40020088
 8003dd4:	400200a0 	.word	0x400200a0
 8003dd8:	400200b8 	.word	0x400200b8
 8003ddc:	40020410 	.word	0x40020410
 8003de0:	40020428 	.word	0x40020428
 8003de4:	40020440 	.word	0x40020440
 8003de8:	40020458 	.word	0x40020458
 8003dec:	40020470 	.word	0x40020470
 8003df0:	40020488 	.word	0x40020488
 8003df4:	400204a0 	.word	0x400204a0
 8003df8:	400204b8 	.word	0x400204b8
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0308 	and.w	r3, r3, #8
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	bf14      	ite	ne
 8003e0a:	2301      	movne	r3, #1
 8003e0c:	2300      	moveq	r3, #0
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d015      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f022 0204 	bic.w	r2, r2, #4
 8003e22:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e28:	f003 031f 	and.w	r3, r3, #31
 8003e2c:	2208      	movs	r2, #8
 8003e2e:	409a      	lsls	r2, r3
 8003e30:	6a3b      	ldr	r3, [r7, #32]
 8003e32:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e38:	f043 0201 	orr.w	r2, r3, #1
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e44:	f003 031f 	and.w	r3, r3, #31
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d06e      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a69      	ldr	r2, [pc, #420]	; (8004000 <HAL_DMA_IRQHandler+0x3f8>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d04a      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a67      	ldr	r2, [pc, #412]	; (8004004 <HAL_DMA_IRQHandler+0x3fc>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d045      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a66      	ldr	r2, [pc, #408]	; (8004008 <HAL_DMA_IRQHandler+0x400>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d040      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a64      	ldr	r2, [pc, #400]	; (800400c <HAL_DMA_IRQHandler+0x404>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d03b      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a63      	ldr	r2, [pc, #396]	; (8004010 <HAL_DMA_IRQHandler+0x408>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d036      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a61      	ldr	r2, [pc, #388]	; (8004014 <HAL_DMA_IRQHandler+0x40c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d031      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a60      	ldr	r2, [pc, #384]	; (8004018 <HAL_DMA_IRQHandler+0x410>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d02c      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a5e      	ldr	r2, [pc, #376]	; (800401c <HAL_DMA_IRQHandler+0x414>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d027      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a5d      	ldr	r2, [pc, #372]	; (8004020 <HAL_DMA_IRQHandler+0x418>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d022      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a5b      	ldr	r2, [pc, #364]	; (8004024 <HAL_DMA_IRQHandler+0x41c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d01d      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a5a      	ldr	r2, [pc, #360]	; (8004028 <HAL_DMA_IRQHandler+0x420>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d018      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a58      	ldr	r2, [pc, #352]	; (800402c <HAL_DMA_IRQHandler+0x424>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d013      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a57      	ldr	r2, [pc, #348]	; (8004030 <HAL_DMA_IRQHandler+0x428>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d00e      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a55      	ldr	r2, [pc, #340]	; (8004034 <HAL_DMA_IRQHandler+0x42c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d009      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a54      	ldr	r2, [pc, #336]	; (8004038 <HAL_DMA_IRQHandler+0x430>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d004      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x2ee>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a52      	ldr	r2, [pc, #328]	; (800403c <HAL_DMA_IRQHandler+0x434>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d10a      	bne.n	8003f0c <HAL_DMA_IRQHandler+0x304>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	695b      	ldr	r3, [r3, #20]
 8003efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	bf14      	ite	ne
 8003f04:	2301      	movne	r3, #1
 8003f06:	2300      	moveq	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	e003      	b.n	8003f14 <HAL_DMA_IRQHandler+0x30c>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2300      	movs	r3, #0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00d      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f1c:	f003 031f 	and.w	r3, r3, #31
 8003f20:	2201      	movs	r2, #1
 8003f22:	409a      	lsls	r2, r3
 8003f24:	6a3b      	ldr	r3, [r7, #32]
 8003f26:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f2c:	f043 0202 	orr.w	r2, r3, #2
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f38:	f003 031f 	and.w	r3, r3, #31
 8003f3c:	2204      	movs	r2, #4
 8003f3e:	409a      	lsls	r2, r3
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	4013      	ands	r3, r2
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 808f 	beq.w	8004068 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a2c      	ldr	r2, [pc, #176]	; (8004000 <HAL_DMA_IRQHandler+0x3f8>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d04a      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a2a      	ldr	r2, [pc, #168]	; (8004004 <HAL_DMA_IRQHandler+0x3fc>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d045      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a29      	ldr	r2, [pc, #164]	; (8004008 <HAL_DMA_IRQHandler+0x400>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d040      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a27      	ldr	r2, [pc, #156]	; (800400c <HAL_DMA_IRQHandler+0x404>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d03b      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a26      	ldr	r2, [pc, #152]	; (8004010 <HAL_DMA_IRQHandler+0x408>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d036      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a24      	ldr	r2, [pc, #144]	; (8004014 <HAL_DMA_IRQHandler+0x40c>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d031      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a23      	ldr	r2, [pc, #140]	; (8004018 <HAL_DMA_IRQHandler+0x410>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d02c      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a21      	ldr	r2, [pc, #132]	; (800401c <HAL_DMA_IRQHandler+0x414>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d027      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a20      	ldr	r2, [pc, #128]	; (8004020 <HAL_DMA_IRQHandler+0x418>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d022      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1e      	ldr	r2, [pc, #120]	; (8004024 <HAL_DMA_IRQHandler+0x41c>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d01d      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1d      	ldr	r2, [pc, #116]	; (8004028 <HAL_DMA_IRQHandler+0x420>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d018      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a1b      	ldr	r2, [pc, #108]	; (800402c <HAL_DMA_IRQHandler+0x424>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d013      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a1a      	ldr	r2, [pc, #104]	; (8004030 <HAL_DMA_IRQHandler+0x428>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d00e      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a18      	ldr	r2, [pc, #96]	; (8004034 <HAL_DMA_IRQHandler+0x42c>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d009      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a17      	ldr	r2, [pc, #92]	; (8004038 <HAL_DMA_IRQHandler+0x430>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d004      	beq.n	8003fea <HAL_DMA_IRQHandler+0x3e2>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a15      	ldr	r2, [pc, #84]	; (800403c <HAL_DMA_IRQHandler+0x434>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d12a      	bne.n	8004040 <HAL_DMA_IRQHandler+0x438>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	bf14      	ite	ne
 8003ff8:	2301      	movne	r3, #1
 8003ffa:	2300      	moveq	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	e023      	b.n	8004048 <HAL_DMA_IRQHandler+0x440>
 8004000:	40020010 	.word	0x40020010
 8004004:	40020028 	.word	0x40020028
 8004008:	40020040 	.word	0x40020040
 800400c:	40020058 	.word	0x40020058
 8004010:	40020070 	.word	0x40020070
 8004014:	40020088 	.word	0x40020088
 8004018:	400200a0 	.word	0x400200a0
 800401c:	400200b8 	.word	0x400200b8
 8004020:	40020410 	.word	0x40020410
 8004024:	40020428 	.word	0x40020428
 8004028:	40020440 	.word	0x40020440
 800402c:	40020458 	.word	0x40020458
 8004030:	40020470 	.word	0x40020470
 8004034:	40020488 	.word	0x40020488
 8004038:	400204a0 	.word	0x400204a0
 800403c:	400204b8 	.word	0x400204b8
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2300      	movs	r3, #0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00d      	beq.n	8004068 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004050:	f003 031f 	and.w	r3, r3, #31
 8004054:	2204      	movs	r2, #4
 8004056:	409a      	lsls	r2, r3
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004060:	f043 0204 	orr.w	r2, r3, #4
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800406c:	f003 031f 	and.w	r3, r3, #31
 8004070:	2210      	movs	r2, #16
 8004072:	409a      	lsls	r2, r3
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	4013      	ands	r3, r2
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 80a6 	beq.w	80041ca <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a85      	ldr	r2, [pc, #532]	; (8004298 <HAL_DMA_IRQHandler+0x690>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d04a      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a83      	ldr	r2, [pc, #524]	; (800429c <HAL_DMA_IRQHandler+0x694>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d045      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a82      	ldr	r2, [pc, #520]	; (80042a0 <HAL_DMA_IRQHandler+0x698>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d040      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a80      	ldr	r2, [pc, #512]	; (80042a4 <HAL_DMA_IRQHandler+0x69c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d03b      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a7f      	ldr	r2, [pc, #508]	; (80042a8 <HAL_DMA_IRQHandler+0x6a0>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d036      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a7d      	ldr	r2, [pc, #500]	; (80042ac <HAL_DMA_IRQHandler+0x6a4>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d031      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a7c      	ldr	r2, [pc, #496]	; (80042b0 <HAL_DMA_IRQHandler+0x6a8>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d02c      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a7a      	ldr	r2, [pc, #488]	; (80042b4 <HAL_DMA_IRQHandler+0x6ac>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d027      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a79      	ldr	r2, [pc, #484]	; (80042b8 <HAL_DMA_IRQHandler+0x6b0>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d022      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a77      	ldr	r2, [pc, #476]	; (80042bc <HAL_DMA_IRQHandler+0x6b4>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d01d      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a76      	ldr	r2, [pc, #472]	; (80042c0 <HAL_DMA_IRQHandler+0x6b8>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d018      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a74      	ldr	r2, [pc, #464]	; (80042c4 <HAL_DMA_IRQHandler+0x6bc>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d013      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a73      	ldr	r2, [pc, #460]	; (80042c8 <HAL_DMA_IRQHandler+0x6c0>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d00e      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a71      	ldr	r2, [pc, #452]	; (80042cc <HAL_DMA_IRQHandler+0x6c4>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d009      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a70      	ldr	r2, [pc, #448]	; (80042d0 <HAL_DMA_IRQHandler+0x6c8>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d004      	beq.n	800411e <HAL_DMA_IRQHandler+0x516>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a6e      	ldr	r2, [pc, #440]	; (80042d4 <HAL_DMA_IRQHandler+0x6cc>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d10a      	bne.n	8004134 <HAL_DMA_IRQHandler+0x52c>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0308 	and.w	r3, r3, #8
 8004128:	2b00      	cmp	r3, #0
 800412a:	bf14      	ite	ne
 800412c:	2301      	movne	r3, #1
 800412e:	2300      	moveq	r3, #0
 8004130:	b2db      	uxtb	r3, r3
 8004132:	e009      	b.n	8004148 <HAL_DMA_IRQHandler+0x540>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0304 	and.w	r3, r3, #4
 800413e:	2b00      	cmp	r3, #0
 8004140:	bf14      	ite	ne
 8004142:	2301      	movne	r3, #1
 8004144:	2300      	moveq	r3, #0
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b00      	cmp	r3, #0
 800414a:	d03e      	beq.n	80041ca <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	2210      	movs	r2, #16
 8004156:	409a      	lsls	r2, r3
 8004158:	6a3b      	ldr	r3, [r7, #32]
 800415a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d018      	beq.n	800419c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d108      	bne.n	800418a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	2b00      	cmp	r3, #0
 800417e:	d024      	beq.n	80041ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	4798      	blx	r3
 8004188:	e01f      	b.n	80041ca <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800418e:	2b00      	cmp	r3, #0
 8004190:	d01b      	beq.n	80041ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	4798      	blx	r3
 800419a:	e016      	b.n	80041ca <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d107      	bne.n	80041ba <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0208 	bic.w	r2, r2, #8
 80041b8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d003      	beq.n	80041ca <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ce:	f003 031f 	and.w	r3, r3, #31
 80041d2:	2220      	movs	r2, #32
 80041d4:	409a      	lsls	r2, r3
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	4013      	ands	r3, r2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 8110 	beq.w	8004400 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a2c      	ldr	r2, [pc, #176]	; (8004298 <HAL_DMA_IRQHandler+0x690>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d04a      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a2b      	ldr	r2, [pc, #172]	; (800429c <HAL_DMA_IRQHandler+0x694>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d045      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a29      	ldr	r2, [pc, #164]	; (80042a0 <HAL_DMA_IRQHandler+0x698>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d040      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a28      	ldr	r2, [pc, #160]	; (80042a4 <HAL_DMA_IRQHandler+0x69c>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d03b      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a26      	ldr	r2, [pc, #152]	; (80042a8 <HAL_DMA_IRQHandler+0x6a0>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d036      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a25      	ldr	r2, [pc, #148]	; (80042ac <HAL_DMA_IRQHandler+0x6a4>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d031      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a23      	ldr	r2, [pc, #140]	; (80042b0 <HAL_DMA_IRQHandler+0x6a8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d02c      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a22      	ldr	r2, [pc, #136]	; (80042b4 <HAL_DMA_IRQHandler+0x6ac>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d027      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a20      	ldr	r2, [pc, #128]	; (80042b8 <HAL_DMA_IRQHandler+0x6b0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d022      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a1f      	ldr	r2, [pc, #124]	; (80042bc <HAL_DMA_IRQHandler+0x6b4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d01d      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a1d      	ldr	r2, [pc, #116]	; (80042c0 <HAL_DMA_IRQHandler+0x6b8>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d018      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a1c      	ldr	r2, [pc, #112]	; (80042c4 <HAL_DMA_IRQHandler+0x6bc>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d013      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a1a      	ldr	r2, [pc, #104]	; (80042c8 <HAL_DMA_IRQHandler+0x6c0>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d00e      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a19      	ldr	r2, [pc, #100]	; (80042cc <HAL_DMA_IRQHandler+0x6c4>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d009      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a17      	ldr	r2, [pc, #92]	; (80042d0 <HAL_DMA_IRQHandler+0x6c8>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d004      	beq.n	8004280 <HAL_DMA_IRQHandler+0x678>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a16      	ldr	r2, [pc, #88]	; (80042d4 <HAL_DMA_IRQHandler+0x6cc>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d12b      	bne.n	80042d8 <HAL_DMA_IRQHandler+0x6d0>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0310 	and.w	r3, r3, #16
 800428a:	2b00      	cmp	r3, #0
 800428c:	bf14      	ite	ne
 800428e:	2301      	movne	r3, #1
 8004290:	2300      	moveq	r3, #0
 8004292:	b2db      	uxtb	r3, r3
 8004294:	e02a      	b.n	80042ec <HAL_DMA_IRQHandler+0x6e4>
 8004296:	bf00      	nop
 8004298:	40020010 	.word	0x40020010
 800429c:	40020028 	.word	0x40020028
 80042a0:	40020040 	.word	0x40020040
 80042a4:	40020058 	.word	0x40020058
 80042a8:	40020070 	.word	0x40020070
 80042ac:	40020088 	.word	0x40020088
 80042b0:	400200a0 	.word	0x400200a0
 80042b4:	400200b8 	.word	0x400200b8
 80042b8:	40020410 	.word	0x40020410
 80042bc:	40020428 	.word	0x40020428
 80042c0:	40020440 	.word	0x40020440
 80042c4:	40020458 	.word	0x40020458
 80042c8:	40020470 	.word	0x40020470
 80042cc:	40020488 	.word	0x40020488
 80042d0:	400204a0 	.word	0x400204a0
 80042d4:	400204b8 	.word	0x400204b8
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	bf14      	ite	ne
 80042e6:	2301      	movne	r3, #1
 80042e8:	2300      	moveq	r3, #0
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8087 	beq.w	8004400 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f6:	f003 031f 	and.w	r3, r3, #31
 80042fa:	2220      	movs	r2, #32
 80042fc:	409a      	lsls	r2, r3
 80042fe:	6a3b      	ldr	r3, [r7, #32]
 8004300:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b04      	cmp	r3, #4
 800430c:	d139      	bne.n	8004382 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f022 0216 	bic.w	r2, r2, #22
 800431c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	695a      	ldr	r2, [r3, #20]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800432c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	d103      	bne.n	800433e <HAL_DMA_IRQHandler+0x736>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800433a:	2b00      	cmp	r3, #0
 800433c:	d007      	beq.n	800434e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0208 	bic.w	r2, r2, #8
 800434c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004352:	f003 031f 	and.w	r3, r3, #31
 8004356:	223f      	movs	r2, #63	; 0x3f
 8004358:	409a      	lsls	r2, r3
 800435a:	6a3b      	ldr	r3, [r7, #32]
 800435c:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 834a 	beq.w	8004a0c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	4798      	blx	r3
          }
          return;
 8004380:	e344      	b.n	8004a0c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d018      	beq.n	80043c2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d108      	bne.n	80043b0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d02c      	beq.n	8004400 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4798      	blx	r3
 80043ae:	e027      	b.n	8004400 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d023      	beq.n	8004400 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	4798      	blx	r3
 80043c0:	e01e      	b.n	8004400 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10f      	bne.n	80043f0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0210 	bic.w	r2, r2, #16
 80043de:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 8306 	beq.w	8004a16 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 8088 	beq.w	8004528 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2204      	movs	r2, #4
 800441c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a7a      	ldr	r2, [pc, #488]	; (8004610 <HAL_DMA_IRQHandler+0xa08>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d04a      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a79      	ldr	r2, [pc, #484]	; (8004614 <HAL_DMA_IRQHandler+0xa0c>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d045      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a77      	ldr	r2, [pc, #476]	; (8004618 <HAL_DMA_IRQHandler+0xa10>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d040      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a76      	ldr	r2, [pc, #472]	; (800461c <HAL_DMA_IRQHandler+0xa14>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d03b      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a74      	ldr	r2, [pc, #464]	; (8004620 <HAL_DMA_IRQHandler+0xa18>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d036      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a73      	ldr	r2, [pc, #460]	; (8004624 <HAL_DMA_IRQHandler+0xa1c>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d031      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a71      	ldr	r2, [pc, #452]	; (8004628 <HAL_DMA_IRQHandler+0xa20>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d02c      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a70      	ldr	r2, [pc, #448]	; (800462c <HAL_DMA_IRQHandler+0xa24>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d027      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a6e      	ldr	r2, [pc, #440]	; (8004630 <HAL_DMA_IRQHandler+0xa28>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d022      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a6d      	ldr	r2, [pc, #436]	; (8004634 <HAL_DMA_IRQHandler+0xa2c>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d01d      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a6b      	ldr	r2, [pc, #428]	; (8004638 <HAL_DMA_IRQHandler+0xa30>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d018      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a6a      	ldr	r2, [pc, #424]	; (800463c <HAL_DMA_IRQHandler+0xa34>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d013      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a68      	ldr	r2, [pc, #416]	; (8004640 <HAL_DMA_IRQHandler+0xa38>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d00e      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a67      	ldr	r2, [pc, #412]	; (8004644 <HAL_DMA_IRQHandler+0xa3c>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d009      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a65      	ldr	r2, [pc, #404]	; (8004648 <HAL_DMA_IRQHandler+0xa40>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d004      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x8b8>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a64      	ldr	r2, [pc, #400]	; (800464c <HAL_DMA_IRQHandler+0xa44>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d108      	bne.n	80044d2 <HAL_DMA_IRQHandler+0x8ca>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f022 0201 	bic.w	r2, r2, #1
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	e007      	b.n	80044e2 <HAL_DMA_IRQHandler+0x8da>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0201 	bic.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	3301      	adds	r3, #1
 80044e6:	60fb      	str	r3, [r7, #12]
 80044e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d307      	bcc.n	80044fe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1f2      	bne.n	80044e2 <HAL_DMA_IRQHandler+0x8da>
 80044fc:	e000      	b.n	8004500 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80044fe:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	d004      	beq.n	8004520 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2203      	movs	r2, #3
 800451a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800451e:	e003      	b.n	8004528 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 8272 	beq.w	8004a16 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	4798      	blx	r3
 800453a:	e26c      	b.n	8004a16 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a43      	ldr	r2, [pc, #268]	; (8004650 <HAL_DMA_IRQHandler+0xa48>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d022      	beq.n	800458c <HAL_DMA_IRQHandler+0x984>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a42      	ldr	r2, [pc, #264]	; (8004654 <HAL_DMA_IRQHandler+0xa4c>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d01d      	beq.n	800458c <HAL_DMA_IRQHandler+0x984>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a40      	ldr	r2, [pc, #256]	; (8004658 <HAL_DMA_IRQHandler+0xa50>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d018      	beq.n	800458c <HAL_DMA_IRQHandler+0x984>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a3f      	ldr	r2, [pc, #252]	; (800465c <HAL_DMA_IRQHandler+0xa54>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d013      	beq.n	800458c <HAL_DMA_IRQHandler+0x984>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a3d      	ldr	r2, [pc, #244]	; (8004660 <HAL_DMA_IRQHandler+0xa58>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d00e      	beq.n	800458c <HAL_DMA_IRQHandler+0x984>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a3c      	ldr	r2, [pc, #240]	; (8004664 <HAL_DMA_IRQHandler+0xa5c>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d009      	beq.n	800458c <HAL_DMA_IRQHandler+0x984>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a3a      	ldr	r2, [pc, #232]	; (8004668 <HAL_DMA_IRQHandler+0xa60>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d004      	beq.n	800458c <HAL_DMA_IRQHandler+0x984>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a39      	ldr	r2, [pc, #228]	; (800466c <HAL_DMA_IRQHandler+0xa64>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d101      	bne.n	8004590 <HAL_DMA_IRQHandler+0x988>
 800458c:	2301      	movs	r3, #1
 800458e:	e000      	b.n	8004592 <HAL_DMA_IRQHandler+0x98a>
 8004590:	2300      	movs	r3, #0
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 823f 	beq.w	8004a16 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a4:	f003 031f 	and.w	r3, r3, #31
 80045a8:	2204      	movs	r2, #4
 80045aa:	409a      	lsls	r2, r3
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	4013      	ands	r3, r2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f000 80cd 	beq.w	8004750 <HAL_DMA_IRQHandler+0xb48>
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 80c7 	beq.w	8004750 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c6:	f003 031f 	and.w	r3, r3, #31
 80045ca:	2204      	movs	r2, #4
 80045cc:	409a      	lsls	r2, r3
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d049      	beq.n	8004670 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d109      	bne.n	80045fa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 8210 	beq.w	8004a10 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045f8:	e20a      	b.n	8004a10 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 8206 	beq.w	8004a10 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800460c:	e200      	b.n	8004a10 <HAL_DMA_IRQHandler+0xe08>
 800460e:	bf00      	nop
 8004610:	40020010 	.word	0x40020010
 8004614:	40020028 	.word	0x40020028
 8004618:	40020040 	.word	0x40020040
 800461c:	40020058 	.word	0x40020058
 8004620:	40020070 	.word	0x40020070
 8004624:	40020088 	.word	0x40020088
 8004628:	400200a0 	.word	0x400200a0
 800462c:	400200b8 	.word	0x400200b8
 8004630:	40020410 	.word	0x40020410
 8004634:	40020428 	.word	0x40020428
 8004638:	40020440 	.word	0x40020440
 800463c:	40020458 	.word	0x40020458
 8004640:	40020470 	.word	0x40020470
 8004644:	40020488 	.word	0x40020488
 8004648:	400204a0 	.word	0x400204a0
 800464c:	400204b8 	.word	0x400204b8
 8004650:	58025408 	.word	0x58025408
 8004654:	5802541c 	.word	0x5802541c
 8004658:	58025430 	.word	0x58025430
 800465c:	58025444 	.word	0x58025444
 8004660:	58025458 	.word	0x58025458
 8004664:	5802546c 	.word	0x5802546c
 8004668:	58025480 	.word	0x58025480
 800466c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	f003 0320 	and.w	r3, r3, #32
 8004676:	2b00      	cmp	r3, #0
 8004678:	d160      	bne.n	800473c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a8c      	ldr	r2, [pc, #560]	; (80048b0 <HAL_DMA_IRQHandler+0xca8>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d04a      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a8a      	ldr	r2, [pc, #552]	; (80048b4 <HAL_DMA_IRQHandler+0xcac>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d045      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a89      	ldr	r2, [pc, #548]	; (80048b8 <HAL_DMA_IRQHandler+0xcb0>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d040      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a87      	ldr	r2, [pc, #540]	; (80048bc <HAL_DMA_IRQHandler+0xcb4>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d03b      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a86      	ldr	r2, [pc, #536]	; (80048c0 <HAL_DMA_IRQHandler+0xcb8>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d036      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a84      	ldr	r2, [pc, #528]	; (80048c4 <HAL_DMA_IRQHandler+0xcbc>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d031      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a83      	ldr	r2, [pc, #524]	; (80048c8 <HAL_DMA_IRQHandler+0xcc0>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d02c      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a81      	ldr	r2, [pc, #516]	; (80048cc <HAL_DMA_IRQHandler+0xcc4>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d027      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a80      	ldr	r2, [pc, #512]	; (80048d0 <HAL_DMA_IRQHandler+0xcc8>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d022      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a7e      	ldr	r2, [pc, #504]	; (80048d4 <HAL_DMA_IRQHandler+0xccc>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d01d      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a7d      	ldr	r2, [pc, #500]	; (80048d8 <HAL_DMA_IRQHandler+0xcd0>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d018      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a7b      	ldr	r2, [pc, #492]	; (80048dc <HAL_DMA_IRQHandler+0xcd4>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d013      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a7a      	ldr	r2, [pc, #488]	; (80048e0 <HAL_DMA_IRQHandler+0xcd8>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00e      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a78      	ldr	r2, [pc, #480]	; (80048e4 <HAL_DMA_IRQHandler+0xcdc>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d009      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a77      	ldr	r2, [pc, #476]	; (80048e8 <HAL_DMA_IRQHandler+0xce0>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d004      	beq.n	800471a <HAL_DMA_IRQHandler+0xb12>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a75      	ldr	r2, [pc, #468]	; (80048ec <HAL_DMA_IRQHandler+0xce4>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d108      	bne.n	800472c <HAL_DMA_IRQHandler+0xb24>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f022 0208 	bic.w	r2, r2, #8
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	e007      	b.n	800473c <HAL_DMA_IRQHandler+0xb34>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 0204 	bic.w	r2, r2, #4
 800473a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	2b00      	cmp	r3, #0
 8004742:	f000 8165 	beq.w	8004a10 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800474e:	e15f      	b.n	8004a10 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004754:	f003 031f 	and.w	r3, r3, #31
 8004758:	2202      	movs	r2, #2
 800475a:	409a      	lsls	r2, r3
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	4013      	ands	r3, r2
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 80c5 	beq.w	80048f0 <HAL_DMA_IRQHandler+0xce8>
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f003 0302 	and.w	r3, r3, #2
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 80bf 	beq.w	80048f0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004776:	f003 031f 	and.w	r3, r3, #31
 800477a:	2202      	movs	r2, #2
 800477c:	409a      	lsls	r2, r3
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d018      	beq.n	80047be <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d109      	bne.n	80047aa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 813a 	beq.w	8004a14 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047a8:	e134      	b.n	8004a14 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	f000 8130 	beq.w	8004a14 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047bc:	e12a      	b.n	8004a14 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	f003 0320 	and.w	r3, r3, #32
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d168      	bne.n	800489a <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a38      	ldr	r2, [pc, #224]	; (80048b0 <HAL_DMA_IRQHandler+0xca8>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d04a      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a37      	ldr	r2, [pc, #220]	; (80048b4 <HAL_DMA_IRQHandler+0xcac>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d045      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a35      	ldr	r2, [pc, #212]	; (80048b8 <HAL_DMA_IRQHandler+0xcb0>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d040      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a34      	ldr	r2, [pc, #208]	; (80048bc <HAL_DMA_IRQHandler+0xcb4>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d03b      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a32      	ldr	r2, [pc, #200]	; (80048c0 <HAL_DMA_IRQHandler+0xcb8>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d036      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a31      	ldr	r2, [pc, #196]	; (80048c4 <HAL_DMA_IRQHandler+0xcbc>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d031      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a2f      	ldr	r2, [pc, #188]	; (80048c8 <HAL_DMA_IRQHandler+0xcc0>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d02c      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a2e      	ldr	r2, [pc, #184]	; (80048cc <HAL_DMA_IRQHandler+0xcc4>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d027      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a2c      	ldr	r2, [pc, #176]	; (80048d0 <HAL_DMA_IRQHandler+0xcc8>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d022      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a2b      	ldr	r2, [pc, #172]	; (80048d4 <HAL_DMA_IRQHandler+0xccc>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d01d      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a29      	ldr	r2, [pc, #164]	; (80048d8 <HAL_DMA_IRQHandler+0xcd0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d018      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a28      	ldr	r2, [pc, #160]	; (80048dc <HAL_DMA_IRQHandler+0xcd4>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d013      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a26      	ldr	r2, [pc, #152]	; (80048e0 <HAL_DMA_IRQHandler+0xcd8>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00e      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a25      	ldr	r2, [pc, #148]	; (80048e4 <HAL_DMA_IRQHandler+0xcdc>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d009      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a23      	ldr	r2, [pc, #140]	; (80048e8 <HAL_DMA_IRQHandler+0xce0>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d004      	beq.n	8004868 <HAL_DMA_IRQHandler+0xc60>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a22      	ldr	r2, [pc, #136]	; (80048ec <HAL_DMA_IRQHandler+0xce4>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d108      	bne.n	800487a <HAL_DMA_IRQHandler+0xc72>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0214 	bic.w	r2, r2, #20
 8004876:	601a      	str	r2, [r3, #0]
 8004878:	e007      	b.n	800488a <HAL_DMA_IRQHandler+0xc82>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 020a 	bic.w	r2, r2, #10
 8004888:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 80b8 	beq.w	8004a14 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048ac:	e0b2      	b.n	8004a14 <HAL_DMA_IRQHandler+0xe0c>
 80048ae:	bf00      	nop
 80048b0:	40020010 	.word	0x40020010
 80048b4:	40020028 	.word	0x40020028
 80048b8:	40020040 	.word	0x40020040
 80048bc:	40020058 	.word	0x40020058
 80048c0:	40020070 	.word	0x40020070
 80048c4:	40020088 	.word	0x40020088
 80048c8:	400200a0 	.word	0x400200a0
 80048cc:	400200b8 	.word	0x400200b8
 80048d0:	40020410 	.word	0x40020410
 80048d4:	40020428 	.word	0x40020428
 80048d8:	40020440 	.word	0x40020440
 80048dc:	40020458 	.word	0x40020458
 80048e0:	40020470 	.word	0x40020470
 80048e4:	40020488 	.word	0x40020488
 80048e8:	400204a0 	.word	0x400204a0
 80048ec:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048f4:	f003 031f 	and.w	r3, r3, #31
 80048f8:	2208      	movs	r2, #8
 80048fa:	409a      	lsls	r2, r3
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	4013      	ands	r3, r2
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 8088 	beq.w	8004a16 <HAL_DMA_IRQHandler+0xe0e>
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	f003 0308 	and.w	r3, r3, #8
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 8082 	beq.w	8004a16 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a41      	ldr	r2, [pc, #260]	; (8004a1c <HAL_DMA_IRQHandler+0xe14>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d04a      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a3f      	ldr	r2, [pc, #252]	; (8004a20 <HAL_DMA_IRQHandler+0xe18>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d045      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a3e      	ldr	r2, [pc, #248]	; (8004a24 <HAL_DMA_IRQHandler+0xe1c>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d040      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a3c      	ldr	r2, [pc, #240]	; (8004a28 <HAL_DMA_IRQHandler+0xe20>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d03b      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a3b      	ldr	r2, [pc, #236]	; (8004a2c <HAL_DMA_IRQHandler+0xe24>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d036      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a39      	ldr	r2, [pc, #228]	; (8004a30 <HAL_DMA_IRQHandler+0xe28>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d031      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a38      	ldr	r2, [pc, #224]	; (8004a34 <HAL_DMA_IRQHandler+0xe2c>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d02c      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a36      	ldr	r2, [pc, #216]	; (8004a38 <HAL_DMA_IRQHandler+0xe30>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d027      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a35      	ldr	r2, [pc, #212]	; (8004a3c <HAL_DMA_IRQHandler+0xe34>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d022      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a33      	ldr	r2, [pc, #204]	; (8004a40 <HAL_DMA_IRQHandler+0xe38>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d01d      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a32      	ldr	r2, [pc, #200]	; (8004a44 <HAL_DMA_IRQHandler+0xe3c>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d018      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a30      	ldr	r2, [pc, #192]	; (8004a48 <HAL_DMA_IRQHandler+0xe40>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d013      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a2f      	ldr	r2, [pc, #188]	; (8004a4c <HAL_DMA_IRQHandler+0xe44>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d00e      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a2d      	ldr	r2, [pc, #180]	; (8004a50 <HAL_DMA_IRQHandler+0xe48>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d009      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a2c      	ldr	r2, [pc, #176]	; (8004a54 <HAL_DMA_IRQHandler+0xe4c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d004      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xdaa>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a2a      	ldr	r2, [pc, #168]	; (8004a58 <HAL_DMA_IRQHandler+0xe50>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d108      	bne.n	80049c4 <HAL_DMA_IRQHandler+0xdbc>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f022 021c 	bic.w	r2, r2, #28
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	e007      	b.n	80049d4 <HAL_DMA_IRQHandler+0xdcc>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 020e 	bic.w	r2, r2, #14
 80049d2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d8:	f003 031f 	and.w	r3, r3, #31
 80049dc:	2201      	movs	r2, #1
 80049de:	409a      	lsls	r2, r3
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d009      	beq.n	8004a16 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	4798      	blx	r3
 8004a0a:	e004      	b.n	8004a16 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004a0c:	bf00      	nop
 8004a0e:	e002      	b.n	8004a16 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a10:	bf00      	nop
 8004a12:	e000      	b.n	8004a16 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a14:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004a16:	3728      	adds	r7, #40	; 0x28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	40020010 	.word	0x40020010
 8004a20:	40020028 	.word	0x40020028
 8004a24:	40020040 	.word	0x40020040
 8004a28:	40020058 	.word	0x40020058
 8004a2c:	40020070 	.word	0x40020070
 8004a30:	40020088 	.word	0x40020088
 8004a34:	400200a0 	.word	0x400200a0
 8004a38:	400200b8 	.word	0x400200b8
 8004a3c:	40020410 	.word	0x40020410
 8004a40:	40020428 	.word	0x40020428
 8004a44:	40020440 	.word	0x40020440
 8004a48:	40020458 	.word	0x40020458
 8004a4c:	40020470 	.word	0x40020470
 8004a50:	40020488 	.word	0x40020488
 8004a54:	400204a0 	.word	0x400204a0
 8004a58:	400204b8 	.word	0x400204b8

08004a5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a42      	ldr	r2, [pc, #264]	; (8004b74 <DMA_CalcBaseAndBitshift+0x118>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d04a      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a41      	ldr	r2, [pc, #260]	; (8004b78 <DMA_CalcBaseAndBitshift+0x11c>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d045      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a3f      	ldr	r2, [pc, #252]	; (8004b7c <DMA_CalcBaseAndBitshift+0x120>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d040      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a3e      	ldr	r2, [pc, #248]	; (8004b80 <DMA_CalcBaseAndBitshift+0x124>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d03b      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a3c      	ldr	r2, [pc, #240]	; (8004b84 <DMA_CalcBaseAndBitshift+0x128>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d036      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a3b      	ldr	r2, [pc, #236]	; (8004b88 <DMA_CalcBaseAndBitshift+0x12c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d031      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a39      	ldr	r2, [pc, #228]	; (8004b8c <DMA_CalcBaseAndBitshift+0x130>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d02c      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a38      	ldr	r2, [pc, #224]	; (8004b90 <DMA_CalcBaseAndBitshift+0x134>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d027      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a36      	ldr	r2, [pc, #216]	; (8004b94 <DMA_CalcBaseAndBitshift+0x138>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d022      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a35      	ldr	r2, [pc, #212]	; (8004b98 <DMA_CalcBaseAndBitshift+0x13c>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d01d      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a33      	ldr	r2, [pc, #204]	; (8004b9c <DMA_CalcBaseAndBitshift+0x140>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d018      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a32      	ldr	r2, [pc, #200]	; (8004ba0 <DMA_CalcBaseAndBitshift+0x144>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d013      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a30      	ldr	r2, [pc, #192]	; (8004ba4 <DMA_CalcBaseAndBitshift+0x148>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d00e      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a2f      	ldr	r2, [pc, #188]	; (8004ba8 <DMA_CalcBaseAndBitshift+0x14c>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d009      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a2d      	ldr	r2, [pc, #180]	; (8004bac <DMA_CalcBaseAndBitshift+0x150>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d004      	beq.n	8004b04 <DMA_CalcBaseAndBitshift+0xa8>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a2c      	ldr	r2, [pc, #176]	; (8004bb0 <DMA_CalcBaseAndBitshift+0x154>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d101      	bne.n	8004b08 <DMA_CalcBaseAndBitshift+0xac>
 8004b04:	2301      	movs	r3, #1
 8004b06:	e000      	b.n	8004b0a <DMA_CalcBaseAndBitshift+0xae>
 8004b08:	2300      	movs	r3, #0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d024      	beq.n	8004b58 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	3b10      	subs	r3, #16
 8004b16:	4a27      	ldr	r2, [pc, #156]	; (8004bb4 <DMA_CalcBaseAndBitshift+0x158>)
 8004b18:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	4a24      	ldr	r2, [pc, #144]	; (8004bb8 <DMA_CalcBaseAndBitshift+0x15c>)
 8004b28:	5cd3      	ldrb	r3, [r2, r3]
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2b03      	cmp	r3, #3
 8004b34:	d908      	bls.n	8004b48 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	4b1f      	ldr	r3, [pc, #124]	; (8004bbc <DMA_CalcBaseAndBitshift+0x160>)
 8004b3e:	4013      	ands	r3, r2
 8004b40:	1d1a      	adds	r2, r3, #4
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	659a      	str	r2, [r3, #88]	; 0x58
 8004b46:	e00d      	b.n	8004b64 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	4b1b      	ldr	r3, [pc, #108]	; (8004bbc <DMA_CalcBaseAndBitshift+0x160>)
 8004b50:	4013      	ands	r3, r2
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	6593      	str	r3, [r2, #88]	; 0x58
 8004b56:	e005      	b.n	8004b64 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	40020010 	.word	0x40020010
 8004b78:	40020028 	.word	0x40020028
 8004b7c:	40020040 	.word	0x40020040
 8004b80:	40020058 	.word	0x40020058
 8004b84:	40020070 	.word	0x40020070
 8004b88:	40020088 	.word	0x40020088
 8004b8c:	400200a0 	.word	0x400200a0
 8004b90:	400200b8 	.word	0x400200b8
 8004b94:	40020410 	.word	0x40020410
 8004b98:	40020428 	.word	0x40020428
 8004b9c:	40020440 	.word	0x40020440
 8004ba0:	40020458 	.word	0x40020458
 8004ba4:	40020470 	.word	0x40020470
 8004ba8:	40020488 	.word	0x40020488
 8004bac:	400204a0 	.word	0x400204a0
 8004bb0:	400204b8 	.word	0x400204b8
 8004bb4:	aaaaaaab 	.word	0xaaaaaaab
 8004bb8:	0800c23c 	.word	0x0800c23c
 8004bbc:	fffffc00 	.word	0xfffffc00

08004bc0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	699b      	ldr	r3, [r3, #24]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d120      	bne.n	8004c16 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd8:	2b03      	cmp	r3, #3
 8004bda:	d858      	bhi.n	8004c8e <DMA_CheckFifoParam+0xce>
 8004bdc:	a201      	add	r2, pc, #4	; (adr r2, 8004be4 <DMA_CheckFifoParam+0x24>)
 8004bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be2:	bf00      	nop
 8004be4:	08004bf5 	.word	0x08004bf5
 8004be8:	08004c07 	.word	0x08004c07
 8004bec:	08004bf5 	.word	0x08004bf5
 8004bf0:	08004c8f 	.word	0x08004c8f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d048      	beq.n	8004c92 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c04:	e045      	b.n	8004c92 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c0e:	d142      	bne.n	8004c96 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c14:	e03f      	b.n	8004c96 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c1e:	d123      	bne.n	8004c68 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c24:	2b03      	cmp	r3, #3
 8004c26:	d838      	bhi.n	8004c9a <DMA_CheckFifoParam+0xda>
 8004c28:	a201      	add	r2, pc, #4	; (adr r2, 8004c30 <DMA_CheckFifoParam+0x70>)
 8004c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c2e:	bf00      	nop
 8004c30:	08004c41 	.word	0x08004c41
 8004c34:	08004c47 	.word	0x08004c47
 8004c38:	08004c41 	.word	0x08004c41
 8004c3c:	08004c59 	.word	0x08004c59
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	73fb      	strb	r3, [r7, #15]
        break;
 8004c44:	e030      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d025      	beq.n	8004c9e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c56:	e022      	b.n	8004c9e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c60:	d11f      	bne.n	8004ca2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c66:	e01c      	b.n	8004ca2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d902      	bls.n	8004c76 <DMA_CheckFifoParam+0xb6>
 8004c70:	2b03      	cmp	r3, #3
 8004c72:	d003      	beq.n	8004c7c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004c74:	e018      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	73fb      	strb	r3, [r7, #15]
        break;
 8004c7a:	e015      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00e      	beq.n	8004ca6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	73fb      	strb	r3, [r7, #15]
    break;
 8004c8c:	e00b      	b.n	8004ca6 <DMA_CheckFifoParam+0xe6>
        break;
 8004c8e:	bf00      	nop
 8004c90:	e00a      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8004c92:	bf00      	nop
 8004c94:	e008      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8004c96:	bf00      	nop
 8004c98:	e006      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8004c9a:	bf00      	nop
 8004c9c:	e004      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8004c9e:	bf00      	nop
 8004ca0:	e002      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8004ca2:	bf00      	nop
 8004ca4:	e000      	b.n	8004ca8 <DMA_CheckFifoParam+0xe8>
    break;
 8004ca6:	bf00      	nop
    }
  }

  return status;
 8004ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3714      	adds	r7, #20
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop

08004cb8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a38      	ldr	r2, [pc, #224]	; (8004dac <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d022      	beq.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a36      	ldr	r2, [pc, #216]	; (8004db0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d01d      	beq.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a35      	ldr	r2, [pc, #212]	; (8004db4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d018      	beq.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a33      	ldr	r2, [pc, #204]	; (8004db8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d013      	beq.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a32      	ldr	r2, [pc, #200]	; (8004dbc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d00e      	beq.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a30      	ldr	r2, [pc, #192]	; (8004dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d009      	beq.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a2f      	ldr	r2, [pc, #188]	; (8004dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d004      	beq.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a2d      	ldr	r2, [pc, #180]	; (8004dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d101      	bne.n	8004d1a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004d16:	2301      	movs	r3, #1
 8004d18:	e000      	b.n	8004d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d01a      	beq.n	8004d56 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	3b08      	subs	r3, #8
 8004d28:	4a28      	ldr	r2, [pc, #160]	; (8004dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2e:	091b      	lsrs	r3, r3, #4
 8004d30:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	4b26      	ldr	r3, [pc, #152]	; (8004dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004d36:	4413      	add	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a24      	ldr	r2, [pc, #144]	; (8004dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004d44:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f003 031f 	and.w	r3, r3, #31
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	409a      	lsls	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004d54:	e024      	b.n	8004da0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	3b10      	subs	r3, #16
 8004d5e:	4a1e      	ldr	r2, [pc, #120]	; (8004dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004d60:	fba2 2303 	umull	r2, r3, r2, r3
 8004d64:	091b      	lsrs	r3, r3, #4
 8004d66:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	4a1c      	ldr	r2, [pc, #112]	; (8004ddc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d806      	bhi.n	8004d7e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	4a1b      	ldr	r2, [pc, #108]	; (8004de0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d902      	bls.n	8004d7e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	3308      	adds	r3, #8
 8004d7c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	4b18      	ldr	r3, [pc, #96]	; (8004de4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004d82:	4413      	add	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	461a      	mov	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a16      	ldr	r2, [pc, #88]	; (8004de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004d90:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f003 031f 	and.w	r3, r3, #31
 8004d98:	2201      	movs	r2, #1
 8004d9a:	409a      	lsls	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004da0:	bf00      	nop
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	58025408 	.word	0x58025408
 8004db0:	5802541c 	.word	0x5802541c
 8004db4:	58025430 	.word	0x58025430
 8004db8:	58025444 	.word	0x58025444
 8004dbc:	58025458 	.word	0x58025458
 8004dc0:	5802546c 	.word	0x5802546c
 8004dc4:	58025480 	.word	0x58025480
 8004dc8:	58025494 	.word	0x58025494
 8004dcc:	cccccccd 	.word	0xcccccccd
 8004dd0:	16009600 	.word	0x16009600
 8004dd4:	58025880 	.word	0x58025880
 8004dd8:	aaaaaaab 	.word	0xaaaaaaab
 8004ddc:	400204b8 	.word	0x400204b8
 8004de0:	4002040f 	.word	0x4002040f
 8004de4:	10008200 	.word	0x10008200
 8004de8:	40020880 	.word	0x40020880

08004dec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d04a      	beq.n	8004e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2b08      	cmp	r3, #8
 8004e06:	d847      	bhi.n	8004e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a25      	ldr	r2, [pc, #148]	; (8004ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d022      	beq.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a24      	ldr	r2, [pc, #144]	; (8004ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d01d      	beq.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a22      	ldr	r2, [pc, #136]	; (8004eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d018      	beq.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a21      	ldr	r2, [pc, #132]	; (8004eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d013      	beq.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a1f      	ldr	r2, [pc, #124]	; (8004eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d00e      	beq.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a1e      	ldr	r2, [pc, #120]	; (8004eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d009      	beq.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a1c      	ldr	r2, [pc, #112]	; (8004ebc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d004      	beq.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a1b      	ldr	r2, [pc, #108]	; (8004ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d101      	bne.n	8004e5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e000      	b.n	8004e5e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00a      	beq.n	8004e78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e62:	68fa      	ldr	r2, [r7, #12]
 8004e64:	4b17      	ldr	r3, [pc, #92]	; (8004ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004e66:	4413      	add	r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a15      	ldr	r2, [pc, #84]	; (8004ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004e74:	671a      	str	r2, [r3, #112]	; 0x70
 8004e76:	e009      	b.n	8004e8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	4b14      	ldr	r3, [pc, #80]	; (8004ecc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004e7c:	4413      	add	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	461a      	mov	r2, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a11      	ldr	r2, [pc, #68]	; (8004ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004e8a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	2201      	movs	r2, #1
 8004e92:	409a      	lsls	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004e98:	bf00      	nop
 8004e9a:	3714      	adds	r7, #20
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr
 8004ea4:	58025408 	.word	0x58025408
 8004ea8:	5802541c 	.word	0x5802541c
 8004eac:	58025430 	.word	0x58025430
 8004eb0:	58025444 	.word	0x58025444
 8004eb4:	58025458 	.word	0x58025458
 8004eb8:	5802546c 	.word	0x5802546c
 8004ebc:	58025480 	.word	0x58025480
 8004ec0:	58025494 	.word	0x58025494
 8004ec4:	1600963f 	.word	0x1600963f
 8004ec8:	58025940 	.word	0x58025940
 8004ecc:	1000823f 	.word	0x1000823f
 8004ed0:	40020940 	.word	0x40020940

08004ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b089      	sub	sp, #36	; 0x24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004ee2:	4b89      	ldr	r3, [pc, #548]	; (8005108 <HAL_GPIO_Init+0x234>)
 8004ee4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004ee6:	e194      	b.n	8005212 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	2101      	movs	r1, #1
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f000 8186 	beq.w	800520c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d00b      	beq.n	8004f20 <HAL_GPIO_Init+0x4c>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d007      	beq.n	8004f20 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f14:	2b11      	cmp	r3, #17
 8004f16:	d003      	beq.n	8004f20 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b12      	cmp	r3, #18
 8004f1e:	d130      	bne.n	8004f82 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	2203      	movs	r2, #3
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	43db      	mvns	r3, r3
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	4013      	ands	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	68da      	ldr	r2, [r3, #12]
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	005b      	lsls	r3, r3, #1
 8004f40:	fa02 f303 	lsl.w	r3, r2, r3
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f56:	2201      	movs	r2, #1
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5e:	43db      	mvns	r3, r3
 8004f60:	69ba      	ldr	r2, [r7, #24]
 8004f62:	4013      	ands	r3, r2
 8004f64:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	091b      	lsrs	r3, r3, #4
 8004f6c:	f003 0201 	and.w	r2, r3, #1
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	fa02 f303 	lsl.w	r3, r2, r3
 8004f76:	69ba      	ldr	r2, [r7, #24]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69ba      	ldr	r2, [r7, #24]
 8004f80:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	2203      	movs	r2, #3
 8004f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f92:	43db      	mvns	r3, r3
 8004f94:	69ba      	ldr	r2, [r7, #24]
 8004f96:	4013      	ands	r3, r2
 8004f98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa6:	69ba      	ldr	r2, [r7, #24]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	69ba      	ldr	r2, [r7, #24]
 8004fb0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d003      	beq.n	8004fc2 <HAL_GPIO_Init+0xee>
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	2b12      	cmp	r3, #18
 8004fc0:	d123      	bne.n	800500a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	08da      	lsrs	r2, r3, #3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	3208      	adds	r2, #8
 8004fca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	f003 0307 	and.w	r3, r3, #7
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	220f      	movs	r2, #15
 8004fda:	fa02 f303 	lsl.w	r3, r2, r3
 8004fde:	43db      	mvns	r3, r3
 8004fe0:	69ba      	ldr	r2, [r7, #24]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	691a      	ldr	r2, [r3, #16]
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff6:	69ba      	ldr	r2, [r7, #24]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	08da      	lsrs	r2, r3, #3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	3208      	adds	r2, #8
 8005004:	69b9      	ldr	r1, [r7, #24]
 8005006:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	2203      	movs	r2, #3
 8005016:	fa02 f303 	lsl.w	r3, r2, r3
 800501a:	43db      	mvns	r3, r3
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	4013      	ands	r3, r2
 8005020:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f003 0203 	and.w	r2, r3, #3
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	005b      	lsls	r3, r3, #1
 800502e:	fa02 f303 	lsl.w	r3, r2, r3
 8005032:	69ba      	ldr	r2, [r7, #24]
 8005034:	4313      	orrs	r3, r2
 8005036:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005046:	2b00      	cmp	r3, #0
 8005048:	f000 80e0 	beq.w	800520c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800504c:	4b2f      	ldr	r3, [pc, #188]	; (800510c <HAL_GPIO_Init+0x238>)
 800504e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005052:	4a2e      	ldr	r2, [pc, #184]	; (800510c <HAL_GPIO_Init+0x238>)
 8005054:	f043 0302 	orr.w	r3, r3, #2
 8005058:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800505c:	4b2b      	ldr	r3, [pc, #172]	; (800510c <HAL_GPIO_Init+0x238>)
 800505e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	60fb      	str	r3, [r7, #12]
 8005068:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800506a:	4a29      	ldr	r2, [pc, #164]	; (8005110 <HAL_GPIO_Init+0x23c>)
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	089b      	lsrs	r3, r3, #2
 8005070:	3302      	adds	r3, #2
 8005072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005076:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	220f      	movs	r2, #15
 8005082:	fa02 f303 	lsl.w	r3, r2, r3
 8005086:	43db      	mvns	r3, r3
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	4013      	ands	r3, r2
 800508c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a20      	ldr	r2, [pc, #128]	; (8005114 <HAL_GPIO_Init+0x240>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d052      	beq.n	800513c <HAL_GPIO_Init+0x268>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a1f      	ldr	r2, [pc, #124]	; (8005118 <HAL_GPIO_Init+0x244>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d031      	beq.n	8005102 <HAL_GPIO_Init+0x22e>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a1e      	ldr	r2, [pc, #120]	; (800511c <HAL_GPIO_Init+0x248>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d02b      	beq.n	80050fe <HAL_GPIO_Init+0x22a>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a1d      	ldr	r2, [pc, #116]	; (8005120 <HAL_GPIO_Init+0x24c>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d025      	beq.n	80050fa <HAL_GPIO_Init+0x226>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a1c      	ldr	r2, [pc, #112]	; (8005124 <HAL_GPIO_Init+0x250>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d01f      	beq.n	80050f6 <HAL_GPIO_Init+0x222>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a1b      	ldr	r2, [pc, #108]	; (8005128 <HAL_GPIO_Init+0x254>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d019      	beq.n	80050f2 <HAL_GPIO_Init+0x21e>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a1a      	ldr	r2, [pc, #104]	; (800512c <HAL_GPIO_Init+0x258>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d013      	beq.n	80050ee <HAL_GPIO_Init+0x21a>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a19      	ldr	r2, [pc, #100]	; (8005130 <HAL_GPIO_Init+0x25c>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d00d      	beq.n	80050ea <HAL_GPIO_Init+0x216>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a18      	ldr	r2, [pc, #96]	; (8005134 <HAL_GPIO_Init+0x260>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d007      	beq.n	80050e6 <HAL_GPIO_Init+0x212>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a17      	ldr	r2, [pc, #92]	; (8005138 <HAL_GPIO_Init+0x264>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d101      	bne.n	80050e2 <HAL_GPIO_Init+0x20e>
 80050de:	2309      	movs	r3, #9
 80050e0:	e02d      	b.n	800513e <HAL_GPIO_Init+0x26a>
 80050e2:	230a      	movs	r3, #10
 80050e4:	e02b      	b.n	800513e <HAL_GPIO_Init+0x26a>
 80050e6:	2308      	movs	r3, #8
 80050e8:	e029      	b.n	800513e <HAL_GPIO_Init+0x26a>
 80050ea:	2307      	movs	r3, #7
 80050ec:	e027      	b.n	800513e <HAL_GPIO_Init+0x26a>
 80050ee:	2306      	movs	r3, #6
 80050f0:	e025      	b.n	800513e <HAL_GPIO_Init+0x26a>
 80050f2:	2305      	movs	r3, #5
 80050f4:	e023      	b.n	800513e <HAL_GPIO_Init+0x26a>
 80050f6:	2304      	movs	r3, #4
 80050f8:	e021      	b.n	800513e <HAL_GPIO_Init+0x26a>
 80050fa:	2303      	movs	r3, #3
 80050fc:	e01f      	b.n	800513e <HAL_GPIO_Init+0x26a>
 80050fe:	2302      	movs	r3, #2
 8005100:	e01d      	b.n	800513e <HAL_GPIO_Init+0x26a>
 8005102:	2301      	movs	r3, #1
 8005104:	e01b      	b.n	800513e <HAL_GPIO_Init+0x26a>
 8005106:	bf00      	nop
 8005108:	58000080 	.word	0x58000080
 800510c:	58024400 	.word	0x58024400
 8005110:	58000400 	.word	0x58000400
 8005114:	58020000 	.word	0x58020000
 8005118:	58020400 	.word	0x58020400
 800511c:	58020800 	.word	0x58020800
 8005120:	58020c00 	.word	0x58020c00
 8005124:	58021000 	.word	0x58021000
 8005128:	58021400 	.word	0x58021400
 800512c:	58021800 	.word	0x58021800
 8005130:	58021c00 	.word	0x58021c00
 8005134:	58022000 	.word	0x58022000
 8005138:	58022400 	.word	0x58022400
 800513c:	2300      	movs	r3, #0
 800513e:	69fa      	ldr	r2, [r7, #28]
 8005140:	f002 0203 	and.w	r2, r2, #3
 8005144:	0092      	lsls	r2, r2, #2
 8005146:	4093      	lsls	r3, r2
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	4313      	orrs	r3, r2
 800514c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800514e:	4938      	ldr	r1, [pc, #224]	; (8005230 <HAL_GPIO_Init+0x35c>)
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	089b      	lsrs	r3, r3, #2
 8005154:	3302      	adds	r3, #2
 8005156:	69ba      	ldr	r2, [r7, #24]
 8005158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	43db      	mvns	r3, r3
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	4013      	ands	r3, r2
 800516a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005178:	69ba      	ldr	r2, [r7, #24]
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	4313      	orrs	r3, r2
 800517e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	69ba      	ldr	r2, [r7, #24]
 8005184:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	43db      	mvns	r3, r3
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	4013      	ands	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	69ba      	ldr	r2, [r7, #24]
 80051ae:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	43db      	mvns	r3, r3
 80051bc:	69ba      	ldr	r2, [r7, #24]
 80051be:	4013      	ands	r3, r2
 80051c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d003      	beq.n	80051d6 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80051ce:	69ba      	ldr	r2, [r7, #24]
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80051d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80051de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	43db      	mvns	r3, r3
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	4013      	ands	r3, r2
 80051ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	4313      	orrs	r3, r2
 8005202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005204:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	3301      	adds	r3, #1
 8005210:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	fa22 f303 	lsr.w	r3, r2, r3
 800521c:	2b00      	cmp	r3, #0
 800521e:	f47f ae63 	bne.w	8004ee8 <HAL_GPIO_Init+0x14>
  }
}
 8005222:	bf00      	nop
 8005224:	bf00      	nop
 8005226:	3724      	adds	r7, #36	; 0x24
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	58000400 	.word	0x58000400

08005234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	460b      	mov	r3, r1
 800523e:	807b      	strh	r3, [r7, #2]
 8005240:	4613      	mov	r3, r2
 8005242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005244:	787b      	ldrb	r3, [r7, #1]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800524a:	887a      	ldrh	r2, [r7, #2]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005250:	e003      	b.n	800525a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005252:	887b      	ldrh	r3, [r7, #2]
 8005254:	041a      	lsls	r2, r3, #16
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	619a      	str	r2, [r3, #24]
}
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr

08005266 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005266:	b580      	push	{r7, lr}
 8005268:	b082      	sub	sp, #8
 800526a:	af00      	add	r7, sp, #0
 800526c:	4603      	mov	r3, r0
 800526e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005270:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005274:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005278:	88fb      	ldrh	r3, [r7, #6]
 800527a:	4013      	ands	r3, r2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d008      	beq.n	8005292 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005280:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005284:	88fb      	ldrh	r3, [r7, #6]
 8005286:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800528a:	88fb      	ldrh	r3, [r7, #6]
 800528c:	4618      	mov	r0, r3
 800528e:	f7fc fb35 	bl	80018fc <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005292:	bf00      	nop
 8005294:	3708      	adds	r7, #8
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
	...

0800529c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80052a4:	4b19      	ldr	r3, [pc, #100]	; (800530c <HAL_PWREx_ConfigSupply+0x70>)
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	f003 0304 	and.w	r3, r3, #4
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	d00a      	beq.n	80052c6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80052b0:	4b16      	ldr	r3, [pc, #88]	; (800530c <HAL_PWREx_ConfigSupply+0x70>)
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d001      	beq.n	80052c2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e01f      	b.n	8005302 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80052c2:	2300      	movs	r3, #0
 80052c4:	e01d      	b.n	8005302 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80052c6:	4b11      	ldr	r3, [pc, #68]	; (800530c <HAL_PWREx_ConfigSupply+0x70>)
 80052c8:	68db      	ldr	r3, [r3, #12]
 80052ca:	f023 0207 	bic.w	r2, r3, #7
 80052ce:	490f      	ldr	r1, [pc, #60]	; (800530c <HAL_PWREx_ConfigSupply+0x70>)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80052d6:	f7fd f9c7 	bl	8002668 <HAL_GetTick>
 80052da:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80052dc:	e009      	b.n	80052f2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80052de:	f7fd f9c3 	bl	8002668 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052ec:	d901      	bls.n	80052f2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e007      	b.n	8005302 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80052f2:	4b06      	ldr	r3, [pc, #24]	; (800530c <HAL_PWREx_ConfigSupply+0x70>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052fe:	d1ee      	bne.n	80052de <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	58024800 	.word	0x58024800

08005310 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b08c      	sub	sp, #48	; 0x30
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e3ff      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 8087 	beq.w	800543e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005330:	4b99      	ldr	r3, [pc, #612]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005338:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800533a:	4b97      	ldr	r3, [pc, #604]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 800533c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800533e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005342:	2b10      	cmp	r3, #16
 8005344:	d007      	beq.n	8005356 <HAL_RCC_OscConfig+0x46>
 8005346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005348:	2b18      	cmp	r3, #24
 800534a:	d110      	bne.n	800536e <HAL_RCC_OscConfig+0x5e>
 800534c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	2b02      	cmp	r3, #2
 8005354:	d10b      	bne.n	800536e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005356:	4b90      	ldr	r3, [pc, #576]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d06c      	beq.n	800543c <HAL_RCC_OscConfig+0x12c>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d168      	bne.n	800543c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e3d9      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005376:	d106      	bne.n	8005386 <HAL_RCC_OscConfig+0x76>
 8005378:	4b87      	ldr	r3, [pc, #540]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a86      	ldr	r2, [pc, #536]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 800537e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005382:	6013      	str	r3, [r2, #0]
 8005384:	e02e      	b.n	80053e4 <HAL_RCC_OscConfig+0xd4>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d10c      	bne.n	80053a8 <HAL_RCC_OscConfig+0x98>
 800538e:	4b82      	ldr	r3, [pc, #520]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a81      	ldr	r2, [pc, #516]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005394:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005398:	6013      	str	r3, [r2, #0]
 800539a:	4b7f      	ldr	r3, [pc, #508]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a7e      	ldr	r2, [pc, #504]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053a4:	6013      	str	r3, [r2, #0]
 80053a6:	e01d      	b.n	80053e4 <HAL_RCC_OscConfig+0xd4>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053b0:	d10c      	bne.n	80053cc <HAL_RCC_OscConfig+0xbc>
 80053b2:	4b79      	ldr	r3, [pc, #484]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a78      	ldr	r2, [pc, #480]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80053bc:	6013      	str	r3, [r2, #0]
 80053be:	4b76      	ldr	r3, [pc, #472]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a75      	ldr	r2, [pc, #468]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	e00b      	b.n	80053e4 <HAL_RCC_OscConfig+0xd4>
 80053cc:	4b72      	ldr	r3, [pc, #456]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a71      	ldr	r2, [pc, #452]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053d6:	6013      	str	r3, [r2, #0]
 80053d8:	4b6f      	ldr	r3, [pc, #444]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a6e      	ldr	r2, [pc, #440]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80053de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d013      	beq.n	8005414 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ec:	f7fd f93c 	bl	8002668 <HAL_GetTick>
 80053f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053f2:	e008      	b.n	8005406 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053f4:	f7fd f938 	bl	8002668 <HAL_GetTick>
 80053f8:	4602      	mov	r2, r0
 80053fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fc:	1ad3      	subs	r3, r2, r3
 80053fe:	2b64      	cmp	r3, #100	; 0x64
 8005400:	d901      	bls.n	8005406 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e38d      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005406:	4b64      	ldr	r3, [pc, #400]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0f0      	beq.n	80053f4 <HAL_RCC_OscConfig+0xe4>
 8005412:	e014      	b.n	800543e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005414:	f7fd f928 	bl	8002668 <HAL_GetTick>
 8005418:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800541c:	f7fd f924 	bl	8002668 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b64      	cmp	r3, #100	; 0x64
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e379      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800542e:	4b5a      	ldr	r3, [pc, #360]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1f0      	bne.n	800541c <HAL_RCC_OscConfig+0x10c>
 800543a:	e000      	b.n	800543e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800543c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 80ae 	beq.w	80055a8 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800544c:	4b52      	ldr	r3, [pc, #328]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005454:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005456:	4b50      	ldr	r3, [pc, #320]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800545a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d007      	beq.n	8005472 <HAL_RCC_OscConfig+0x162>
 8005462:	6a3b      	ldr	r3, [r7, #32]
 8005464:	2b18      	cmp	r3, #24
 8005466:	d13a      	bne.n	80054de <HAL_RCC_OscConfig+0x1ce>
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	f003 0303 	and.w	r3, r3, #3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d135      	bne.n	80054de <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005472:	4b49      	ldr	r3, [pc, #292]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0304 	and.w	r3, r3, #4
 800547a:	2b00      	cmp	r3, #0
 800547c:	d005      	beq.n	800548a <HAL_RCC_OscConfig+0x17a>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d101      	bne.n	800548a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e34b      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800548a:	f7fd f8f9 	bl	8002680 <HAL_GetREVID>
 800548e:	4603      	mov	r3, r0
 8005490:	f241 0203 	movw	r2, #4099	; 0x1003
 8005494:	4293      	cmp	r3, r2
 8005496:	d817      	bhi.n	80054c8 <HAL_RCC_OscConfig+0x1b8>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	2b40      	cmp	r3, #64	; 0x40
 800549e:	d108      	bne.n	80054b2 <HAL_RCC_OscConfig+0x1a2>
 80054a0:	4b3d      	ldr	r3, [pc, #244]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80054a8:	4a3b      	ldr	r2, [pc, #236]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80054aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054ae:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054b0:	e07a      	b.n	80055a8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054b2:	4b39      	ldr	r3, [pc, #228]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	031b      	lsls	r3, r3, #12
 80054c0:	4935      	ldr	r1, [pc, #212]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054c6:	e06f      	b.n	80055a8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054c8:	4b33      	ldr	r3, [pc, #204]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	061b      	lsls	r3, r3, #24
 80054d6:	4930      	ldr	r1, [pc, #192]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054dc:	e064      	b.n	80055a8 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d045      	beq.n	8005572 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80054e6:	4b2c      	ldr	r3, [pc, #176]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f023 0219 	bic.w	r2, r3, #25
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	4929      	ldr	r1, [pc, #164]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f8:	f7fd f8b6 	bl	8002668 <HAL_GetTick>
 80054fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054fe:	e008      	b.n	8005512 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005500:	f7fd f8b2 	bl	8002668 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	2b02      	cmp	r3, #2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e307      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005512:	4b21      	ldr	r3, [pc, #132]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0304 	and.w	r3, r3, #4
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0f0      	beq.n	8005500 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800551e:	f7fd f8af 	bl	8002680 <HAL_GetREVID>
 8005522:	4603      	mov	r3, r0
 8005524:	f241 0203 	movw	r2, #4099	; 0x1003
 8005528:	4293      	cmp	r3, r2
 800552a:	d817      	bhi.n	800555c <HAL_RCC_OscConfig+0x24c>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	2b40      	cmp	r3, #64	; 0x40
 8005532:	d108      	bne.n	8005546 <HAL_RCC_OscConfig+0x236>
 8005534:	4b18      	ldr	r3, [pc, #96]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800553c:	4a16      	ldr	r2, [pc, #88]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 800553e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005542:	6053      	str	r3, [r2, #4]
 8005544:	e030      	b.n	80055a8 <HAL_RCC_OscConfig+0x298>
 8005546:	4b14      	ldr	r3, [pc, #80]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	031b      	lsls	r3, r3, #12
 8005554:	4910      	ldr	r1, [pc, #64]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005556:	4313      	orrs	r3, r2
 8005558:	604b      	str	r3, [r1, #4]
 800555a:	e025      	b.n	80055a8 <HAL_RCC_OscConfig+0x298>
 800555c:	4b0e      	ldr	r3, [pc, #56]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	061b      	lsls	r3, r3, #24
 800556a:	490b      	ldr	r1, [pc, #44]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 800556c:	4313      	orrs	r3, r2
 800556e:	604b      	str	r3, [r1, #4]
 8005570:	e01a      	b.n	80055a8 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005572:	4b09      	ldr	r3, [pc, #36]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a08      	ldr	r2, [pc, #32]	; (8005598 <HAL_RCC_OscConfig+0x288>)
 8005578:	f023 0301 	bic.w	r3, r3, #1
 800557c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800557e:	f7fd f873 	bl	8002668 <HAL_GetTick>
 8005582:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005584:	e00a      	b.n	800559c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005586:	f7fd f86f 	bl	8002668 <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	2b02      	cmp	r3, #2
 8005592:	d903      	bls.n	800559c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8005594:	2303      	movs	r3, #3
 8005596:	e2c4      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
 8005598:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800559c:	4ba4      	ldr	r3, [pc, #656]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0304 	and.w	r3, r3, #4
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1ee      	bne.n	8005586 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0310 	and.w	r3, r3, #16
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f000 80a9 	beq.w	8005708 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055b6:	4b9e      	ldr	r3, [pc, #632]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055be:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055c0:	4b9b      	ldr	r3, [pc, #620]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80055c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	2b08      	cmp	r3, #8
 80055ca:	d007      	beq.n	80055dc <HAL_RCC_OscConfig+0x2cc>
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	2b18      	cmp	r3, #24
 80055d0:	d13a      	bne.n	8005648 <HAL_RCC_OscConfig+0x338>
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	f003 0303 	and.w	r3, r3, #3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d135      	bne.n	8005648 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80055dc:	4b94      	ldr	r3, [pc, #592]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d005      	beq.n	80055f4 <HAL_RCC_OscConfig+0x2e4>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	2b80      	cmp	r3, #128	; 0x80
 80055ee:	d001      	beq.n	80055f4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e296      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80055f4:	f7fd f844 	bl	8002680 <HAL_GetREVID>
 80055f8:	4603      	mov	r3, r0
 80055fa:	f241 0203 	movw	r2, #4099	; 0x1003
 80055fe:	4293      	cmp	r3, r2
 8005600:	d817      	bhi.n	8005632 <HAL_RCC_OscConfig+0x322>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a1b      	ldr	r3, [r3, #32]
 8005606:	2b20      	cmp	r3, #32
 8005608:	d108      	bne.n	800561c <HAL_RCC_OscConfig+0x30c>
 800560a:	4b89      	ldr	r3, [pc, #548]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005612:	4a87      	ldr	r2, [pc, #540]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005614:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005618:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800561a:	e075      	b.n	8005708 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800561c:	4b84      	ldr	r3, [pc, #528]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a1b      	ldr	r3, [r3, #32]
 8005628:	069b      	lsls	r3, r3, #26
 800562a:	4981      	ldr	r1, [pc, #516]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 800562c:	4313      	orrs	r3, r2
 800562e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005630:	e06a      	b.n	8005708 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005632:	4b7f      	ldr	r3, [pc, #508]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	061b      	lsls	r3, r3, #24
 8005640:	497b      	ldr	r1, [pc, #492]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005642:	4313      	orrs	r3, r2
 8005644:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005646:	e05f      	b.n	8005708 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d042      	beq.n	80056d6 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005650:	4b77      	ldr	r3, [pc, #476]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a76      	ldr	r2, [pc, #472]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800565a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800565c:	f7fd f804 	bl	8002668 <HAL_GetTick>
 8005660:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005662:	e008      	b.n	8005676 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005664:	f7fd f800 	bl	8002668 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b02      	cmp	r3, #2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e255      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005676:	4b6e      	ldr	r3, [pc, #440]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800567e:	2b00      	cmp	r3, #0
 8005680:	d0f0      	beq.n	8005664 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005682:	f7fc fffd 	bl	8002680 <HAL_GetREVID>
 8005686:	4603      	mov	r3, r0
 8005688:	f241 0203 	movw	r2, #4099	; 0x1003
 800568c:	4293      	cmp	r3, r2
 800568e:	d817      	bhi.n	80056c0 <HAL_RCC_OscConfig+0x3b0>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	2b20      	cmp	r3, #32
 8005696:	d108      	bne.n	80056aa <HAL_RCC_OscConfig+0x39a>
 8005698:	4b65      	ldr	r3, [pc, #404]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80056a0:	4a63      	ldr	r2, [pc, #396]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80056a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056a6:	6053      	str	r3, [r2, #4]
 80056a8:	e02e      	b.n	8005708 <HAL_RCC_OscConfig+0x3f8>
 80056aa:	4b61      	ldr	r3, [pc, #388]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	069b      	lsls	r3, r3, #26
 80056b8:	495d      	ldr	r1, [pc, #372]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	604b      	str	r3, [r1, #4]
 80056be:	e023      	b.n	8005708 <HAL_RCC_OscConfig+0x3f8>
 80056c0:	4b5b      	ldr	r3, [pc, #364]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	061b      	lsls	r3, r3, #24
 80056ce:	4958      	ldr	r1, [pc, #352]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	60cb      	str	r3, [r1, #12]
 80056d4:	e018      	b.n	8005708 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80056d6:	4b56      	ldr	r3, [pc, #344]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a55      	ldr	r2, [pc, #340]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80056dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e2:	f7fc ffc1 	bl	8002668 <HAL_GetTick>
 80056e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80056e8:	e008      	b.n	80056fc <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80056ea:	f7fc ffbd 	bl	8002668 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d901      	bls.n	80056fc <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e212      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80056fc:	4b4c      	ldr	r3, [pc, #304]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1f0      	bne.n	80056ea <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b00      	cmp	r3, #0
 8005712:	d036      	beq.n	8005782 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	695b      	ldr	r3, [r3, #20]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d019      	beq.n	8005750 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800571c:	4b44      	ldr	r3, [pc, #272]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 800571e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005720:	4a43      	ldr	r2, [pc, #268]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005722:	f043 0301 	orr.w	r3, r3, #1
 8005726:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005728:	f7fc ff9e 	bl	8002668 <HAL_GetTick>
 800572c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005730:	f7fc ff9a 	bl	8002668 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b02      	cmp	r3, #2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e1ef      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005742:	4b3b      	ldr	r3, [pc, #236]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005744:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005746:	f003 0302 	and.w	r3, r3, #2
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_RCC_OscConfig+0x420>
 800574e:	e018      	b.n	8005782 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005750:	4b37      	ldr	r3, [pc, #220]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005752:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005754:	4a36      	ldr	r2, [pc, #216]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005756:	f023 0301 	bic.w	r3, r3, #1
 800575a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800575c:	f7fc ff84 	bl	8002668 <HAL_GetTick>
 8005760:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005762:	e008      	b.n	8005776 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005764:	f7fc ff80 	bl	8002668 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b02      	cmp	r3, #2
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e1d5      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005776:	4b2e      	ldr	r3, [pc, #184]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1f0      	bne.n	8005764 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0320 	and.w	r3, r3, #32
 800578a:	2b00      	cmp	r3, #0
 800578c:	d036      	beq.n	80057fc <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d019      	beq.n	80057ca <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005796:	4b26      	ldr	r3, [pc, #152]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a25      	ldr	r2, [pc, #148]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 800579c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80057a0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80057a2:	f7fc ff61 	bl	8002668 <HAL_GetTick>
 80057a6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80057a8:	e008      	b.n	80057bc <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80057aa:	f7fc ff5d 	bl	8002668 <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d901      	bls.n	80057bc <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e1b2      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80057bc:	4b1c      	ldr	r3, [pc, #112]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0f0      	beq.n	80057aa <HAL_RCC_OscConfig+0x49a>
 80057c8:	e018      	b.n	80057fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80057ca:	4b19      	ldr	r3, [pc, #100]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a18      	ldr	r2, [pc, #96]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80057d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057d4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80057d6:	f7fc ff47 	bl	8002668 <HAL_GetTick>
 80057da:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80057dc:	e008      	b.n	80057f0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80057de:	f7fc ff43 	bl	8002668 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d901      	bls.n	80057f0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e198      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80057f0:	4b0f      	ldr	r3, [pc, #60]	; (8005830 <HAL_RCC_OscConfig+0x520>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1f0      	bne.n	80057de <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0304 	and.w	r3, r3, #4
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 8085 	beq.w	8005914 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800580a:	4b0a      	ldr	r3, [pc, #40]	; (8005834 <HAL_RCC_OscConfig+0x524>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a09      	ldr	r2, [pc, #36]	; (8005834 <HAL_RCC_OscConfig+0x524>)
 8005810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005814:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005816:	f7fc ff27 	bl	8002668 <HAL_GetTick>
 800581a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800581c:	e00c      	b.n	8005838 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800581e:	f7fc ff23 	bl	8002668 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	2b64      	cmp	r3, #100	; 0x64
 800582a:	d905      	bls.n	8005838 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e178      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
 8005830:	58024400 	.word	0x58024400
 8005834:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005838:	4b96      	ldr	r3, [pc, #600]	; (8005a94 <HAL_RCC_OscConfig+0x784>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005840:	2b00      	cmp	r3, #0
 8005842:	d0ec      	beq.n	800581e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d106      	bne.n	800585a <HAL_RCC_OscConfig+0x54a>
 800584c:	4b92      	ldr	r3, [pc, #584]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 800584e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005850:	4a91      	ldr	r2, [pc, #580]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005852:	f043 0301 	orr.w	r3, r3, #1
 8005856:	6713      	str	r3, [r2, #112]	; 0x70
 8005858:	e02d      	b.n	80058b6 <HAL_RCC_OscConfig+0x5a6>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d10c      	bne.n	800587c <HAL_RCC_OscConfig+0x56c>
 8005862:	4b8d      	ldr	r3, [pc, #564]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005866:	4a8c      	ldr	r2, [pc, #560]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005868:	f023 0301 	bic.w	r3, r3, #1
 800586c:	6713      	str	r3, [r2, #112]	; 0x70
 800586e:	4b8a      	ldr	r3, [pc, #552]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005872:	4a89      	ldr	r2, [pc, #548]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005874:	f023 0304 	bic.w	r3, r3, #4
 8005878:	6713      	str	r3, [r2, #112]	; 0x70
 800587a:	e01c      	b.n	80058b6 <HAL_RCC_OscConfig+0x5a6>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	2b05      	cmp	r3, #5
 8005882:	d10c      	bne.n	800589e <HAL_RCC_OscConfig+0x58e>
 8005884:	4b84      	ldr	r3, [pc, #528]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005888:	4a83      	ldr	r2, [pc, #524]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 800588a:	f043 0304 	orr.w	r3, r3, #4
 800588e:	6713      	str	r3, [r2, #112]	; 0x70
 8005890:	4b81      	ldr	r3, [pc, #516]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005894:	4a80      	ldr	r2, [pc, #512]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005896:	f043 0301 	orr.w	r3, r3, #1
 800589a:	6713      	str	r3, [r2, #112]	; 0x70
 800589c:	e00b      	b.n	80058b6 <HAL_RCC_OscConfig+0x5a6>
 800589e:	4b7e      	ldr	r3, [pc, #504]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80058a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a2:	4a7d      	ldr	r2, [pc, #500]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80058a4:	f023 0301 	bic.w	r3, r3, #1
 80058a8:	6713      	str	r3, [r2, #112]	; 0x70
 80058aa:	4b7b      	ldr	r3, [pc, #492]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80058ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058ae:	4a7a      	ldr	r2, [pc, #488]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80058b0:	f023 0304 	bic.w	r3, r3, #4
 80058b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d015      	beq.n	80058ea <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058be:	f7fc fed3 	bl	8002668 <HAL_GetTick>
 80058c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058c4:	e00a      	b.n	80058dc <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058c6:	f7fc fecf 	bl	8002668 <HAL_GetTick>
 80058ca:	4602      	mov	r2, r0
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	1ad3      	subs	r3, r2, r3
 80058d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d901      	bls.n	80058dc <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e122      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058dc:	4b6e      	ldr	r3, [pc, #440]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80058de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d0ee      	beq.n	80058c6 <HAL_RCC_OscConfig+0x5b6>
 80058e8:	e014      	b.n	8005914 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ea:	f7fc febd 	bl	8002668 <HAL_GetTick>
 80058ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80058f0:	e00a      	b.n	8005908 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058f2:	f7fc feb9 	bl	8002668 <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005900:	4293      	cmp	r3, r2
 8005902:	d901      	bls.n	8005908 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e10c      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005908:	4b63      	ldr	r3, [pc, #396]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 800590a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800590c:	f003 0302 	and.w	r3, r3, #2
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1ee      	bne.n	80058f2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005918:	2b00      	cmp	r3, #0
 800591a:	f000 8101 	beq.w	8005b20 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800591e:	4b5e      	ldr	r3, [pc, #376]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005926:	2b18      	cmp	r3, #24
 8005928:	f000 80bc 	beq.w	8005aa4 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005930:	2b02      	cmp	r3, #2
 8005932:	f040 8095 	bne.w	8005a60 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005936:	4b58      	ldr	r3, [pc, #352]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a57      	ldr	r2, [pc, #348]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 800593c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005940:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005942:	f7fc fe91 	bl	8002668 <HAL_GetTick>
 8005946:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800594a:	f7fc fe8d 	bl	8002668 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e0e2      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800595c:	4b4e      	ldr	r3, [pc, #312]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1f0      	bne.n	800594a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005968:	4b4b      	ldr	r3, [pc, #300]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 800596a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800596c:	4b4b      	ldr	r3, [pc, #300]	; (8005a9c <HAL_RCC_OscConfig+0x78c>)
 800596e:	4013      	ands	r3, r2
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005978:	0112      	lsls	r2, r2, #4
 800597a:	430a      	orrs	r2, r1
 800597c:	4946      	ldr	r1, [pc, #280]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 800597e:	4313      	orrs	r3, r2
 8005980:	628b      	str	r3, [r1, #40]	; 0x28
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005986:	3b01      	subs	r3, #1
 8005988:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005990:	3b01      	subs	r3, #1
 8005992:	025b      	lsls	r3, r3, #9
 8005994:	b29b      	uxth	r3, r3
 8005996:	431a      	orrs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599c:	3b01      	subs	r3, #1
 800599e:	041b      	lsls	r3, r3, #16
 80059a0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80059a4:	431a      	orrs	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059aa:	3b01      	subs	r3, #1
 80059ac:	061b      	lsls	r3, r3, #24
 80059ae:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80059b2:	4939      	ldr	r1, [pc, #228]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80059b8:	4b37      	ldr	r3, [pc, #220]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059bc:	4a36      	ldr	r2, [pc, #216]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059be:	f023 0301 	bic.w	r3, r3, #1
 80059c2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80059c4:	4b34      	ldr	r3, [pc, #208]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059c8:	4b35      	ldr	r3, [pc, #212]	; (8005aa0 <HAL_RCC_OscConfig+0x790>)
 80059ca:	4013      	ands	r3, r2
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80059d0:	00d2      	lsls	r2, r2, #3
 80059d2:	4931      	ldr	r1, [pc, #196]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80059d8:	4b2f      	ldr	r3, [pc, #188]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059dc:	f023 020c 	bic.w	r2, r3, #12
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e4:	492c      	ldr	r1, [pc, #176]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80059ea:	4b2b      	ldr	r3, [pc, #172]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ee:	f023 0202 	bic.w	r2, r3, #2
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f6:	4928      	ldr	r1, [pc, #160]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80059fc:	4b26      	ldr	r3, [pc, #152]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 80059fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a00:	4a25      	ldr	r2, [pc, #148]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a08:	4b23      	ldr	r3, [pc, #140]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a0c:	4a22      	ldr	r2, [pc, #136]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a12:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005a14:	4b20      	ldr	r3, [pc, #128]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a18:	4a1f      	ldr	r2, [pc, #124]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005a20:	4b1d      	ldr	r3, [pc, #116]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a24:	4a1c      	ldr	r2, [pc, #112]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a26:	f043 0301 	orr.w	r3, r3, #1
 8005a2a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a2c:	4b1a      	ldr	r3, [pc, #104]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a19      	ldr	r2, [pc, #100]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a38:	f7fc fe16 	bl	8002668 <HAL_GetTick>
 8005a3c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a40:	f7fc fe12 	bl	8002668 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e067      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a52:	4b11      	ldr	r3, [pc, #68]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0f0      	beq.n	8005a40 <HAL_RCC_OscConfig+0x730>
 8005a5e:	e05f      	b.n	8005b20 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a60:	4b0d      	ldr	r3, [pc, #52]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a0c      	ldr	r2, [pc, #48]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fc fdfc 	bl	8002668 <HAL_GetTick>
 8005a70:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a74:	f7fc fdf8 	bl	8002668 <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e04d      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a86:	4b04      	ldr	r3, [pc, #16]	; (8005a98 <HAL_RCC_OscConfig+0x788>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1f0      	bne.n	8005a74 <HAL_RCC_OscConfig+0x764>
 8005a92:	e045      	b.n	8005b20 <HAL_RCC_OscConfig+0x810>
 8005a94:	58024800 	.word	0x58024800
 8005a98:	58024400 	.word	0x58024400
 8005a9c:	fffffc0c 	.word	0xfffffc0c
 8005aa0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005aa4:	4b21      	ldr	r3, [pc, #132]	; (8005b2c <HAL_RCC_OscConfig+0x81c>)
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005aaa:	4b20      	ldr	r3, [pc, #128]	; (8005b2c <HAL_RCC_OscConfig+0x81c>)
 8005aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aae:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d031      	beq.n	8005b1c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	f003 0203 	and.w	r2, r3, #3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d12a      	bne.n	8005b1c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	091b      	lsrs	r3, r3, #4
 8005aca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d122      	bne.n	8005b1c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d11a      	bne.n	8005b1c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	0a5b      	lsrs	r3, r3, #9
 8005aea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005af2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d111      	bne.n	8005b1c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	0c1b      	lsrs	r3, r3, #16
 8005afc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b04:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d108      	bne.n	8005b1c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	0e1b      	lsrs	r3, r3, #24
 8005b0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b16:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d001      	beq.n	8005b20 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e000      	b.n	8005b22 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3730      	adds	r7, #48	; 0x30
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	58024400 	.word	0x58024400

08005b30 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b086      	sub	sp, #24
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d101      	bne.n	8005b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e19c      	b.n	8005e7e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b44:	4b8a      	ldr	r3, [pc, #552]	; (8005d70 <HAL_RCC_ClockConfig+0x240>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 030f 	and.w	r3, r3, #15
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d910      	bls.n	8005b74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b52:	4b87      	ldr	r3, [pc, #540]	; (8005d70 <HAL_RCC_ClockConfig+0x240>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f023 020f 	bic.w	r2, r3, #15
 8005b5a:	4985      	ldr	r1, [pc, #532]	; (8005d70 <HAL_RCC_ClockConfig+0x240>)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b62:	4b83      	ldr	r3, [pc, #524]	; (8005d70 <HAL_RCC_ClockConfig+0x240>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 030f 	and.w	r3, r3, #15
 8005b6a:	683a      	ldr	r2, [r7, #0]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d001      	beq.n	8005b74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e184      	b.n	8005e7e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0304 	and.w	r3, r3, #4
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d010      	beq.n	8005ba2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	691a      	ldr	r2, [r3, #16]
 8005b84:	4b7b      	ldr	r3, [pc, #492]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d908      	bls.n	8005ba2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005b90:	4b78      	ldr	r3, [pc, #480]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005b92:	699b      	ldr	r3, [r3, #24]
 8005b94:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	4975      	ldr	r1, [pc, #468]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0308 	and.w	r3, r3, #8
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d010      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	695a      	ldr	r2, [r3, #20]
 8005bb2:	4b70      	ldr	r3, [pc, #448]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d908      	bls.n	8005bd0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005bbe:	4b6d      	ldr	r3, [pc, #436]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005bc0:	69db      	ldr	r3, [r3, #28]
 8005bc2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	496a      	ldr	r1, [pc, #424]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0310 	and.w	r3, r3, #16
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d010      	beq.n	8005bfe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	699a      	ldr	r2, [r3, #24]
 8005be0:	4b64      	ldr	r3, [pc, #400]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005be2:	69db      	ldr	r3, [r3, #28]
 8005be4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d908      	bls.n	8005bfe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005bec:	4b61      	ldr	r3, [pc, #388]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	495e      	ldr	r1, [pc, #376]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0320 	and.w	r3, r3, #32
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d010      	beq.n	8005c2c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	69da      	ldr	r2, [r3, #28]
 8005c0e:	4b59      	ldr	r3, [pc, #356]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d908      	bls.n	8005c2c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005c1a:	4b56      	ldr	r3, [pc, #344]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c1c:	6a1b      	ldr	r3, [r3, #32]
 8005c1e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	4953      	ldr	r1, [pc, #332]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d010      	beq.n	8005c5a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	4b4d      	ldr	r3, [pc, #308]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c3e:	699b      	ldr	r3, [r3, #24]
 8005c40:	f003 030f 	and.w	r3, r3, #15
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d908      	bls.n	8005c5a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c48:	4b4a      	ldr	r3, [pc, #296]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	f023 020f 	bic.w	r2, r3, #15
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	4947      	ldr	r1, [pc, #284]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c56:	4313      	orrs	r3, r2
 8005c58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d055      	beq.n	8005d12 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005c66:	4b43      	ldr	r3, [pc, #268]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	4940      	ldr	r1, [pc, #256]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c74:	4313      	orrs	r3, r2
 8005c76:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d107      	bne.n	8005c90 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c80:	4b3c      	ldr	r3, [pc, #240]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d121      	bne.n	8005cd0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e0f6      	b.n	8005e7e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	2b03      	cmp	r3, #3
 8005c96:	d107      	bne.n	8005ca8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c98:	4b36      	ldr	r3, [pc, #216]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d115      	bne.n	8005cd0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e0ea      	b.n	8005e7e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d107      	bne.n	8005cc0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005cb0:	4b30      	ldr	r3, [pc, #192]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d109      	bne.n	8005cd0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e0de      	b.n	8005e7e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cc0:	4b2c      	ldr	r3, [pc, #176]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0304 	and.w	r3, r3, #4
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e0d6      	b.n	8005e7e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005cd0:	4b28      	ldr	r3, [pc, #160]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	f023 0207 	bic.w	r2, r3, #7
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	4925      	ldr	r1, [pc, #148]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ce2:	f7fc fcc1 	bl	8002668 <HAL_GetTick>
 8005ce6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ce8:	e00a      	b.n	8005d00 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cea:	f7fc fcbd 	bl	8002668 <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d901      	bls.n	8005d00 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005cfc:	2303      	movs	r3, #3
 8005cfe:	e0be      	b.n	8005e7e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d00:	4b1c      	ldr	r3, [pc, #112]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	00db      	lsls	r3, r3, #3
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d1eb      	bne.n	8005cea <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0302 	and.w	r3, r3, #2
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d010      	beq.n	8005d40 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	68da      	ldr	r2, [r3, #12]
 8005d22:	4b14      	ldr	r3, [pc, #80]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	f003 030f 	and.w	r3, r3, #15
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d208      	bcs.n	8005d40 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d2e:	4b11      	ldr	r3, [pc, #68]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	f023 020f 	bic.w	r2, r3, #15
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	490e      	ldr	r1, [pc, #56]	; (8005d74 <HAL_RCC_ClockConfig+0x244>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d40:	4b0b      	ldr	r3, [pc, #44]	; (8005d70 <HAL_RCC_ClockConfig+0x240>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 030f 	and.w	r3, r3, #15
 8005d48:	683a      	ldr	r2, [r7, #0]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d214      	bcs.n	8005d78 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d4e:	4b08      	ldr	r3, [pc, #32]	; (8005d70 <HAL_RCC_ClockConfig+0x240>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f023 020f 	bic.w	r2, r3, #15
 8005d56:	4906      	ldr	r1, [pc, #24]	; (8005d70 <HAL_RCC_ClockConfig+0x240>)
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d5e:	4b04      	ldr	r3, [pc, #16]	; (8005d70 <HAL_RCC_ClockConfig+0x240>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 030f 	and.w	r3, r3, #15
 8005d66:	683a      	ldr	r2, [r7, #0]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d005      	beq.n	8005d78 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e086      	b.n	8005e7e <HAL_RCC_ClockConfig+0x34e>
 8005d70:	52002000 	.word	0x52002000
 8005d74:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d010      	beq.n	8005da6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	691a      	ldr	r2, [r3, #16]
 8005d88:	4b3f      	ldr	r3, [pc, #252]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005d8a:	699b      	ldr	r3, [r3, #24]
 8005d8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d208      	bcs.n	8005da6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005d94:	4b3c      	ldr	r3, [pc, #240]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	4939      	ldr	r1, [pc, #228]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0308 	and.w	r3, r3, #8
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d010      	beq.n	8005dd4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	695a      	ldr	r2, [r3, #20]
 8005db6:	4b34      	ldr	r3, [pc, #208]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d208      	bcs.n	8005dd4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005dc2:	4b31      	ldr	r3, [pc, #196]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	492e      	ldr	r1, [pc, #184]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0310 	and.w	r3, r3, #16
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d010      	beq.n	8005e02 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	699a      	ldr	r2, [r3, #24]
 8005de4:	4b28      	ldr	r3, [pc, #160]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d208      	bcs.n	8005e02 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005df0:	4b25      	ldr	r3, [pc, #148]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005df2:	69db      	ldr	r3, [r3, #28]
 8005df4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	4922      	ldr	r1, [pc, #136]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0320 	and.w	r3, r3, #32
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d010      	beq.n	8005e30 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69da      	ldr	r2, [r3, #28]
 8005e12:	4b1d      	ldr	r3, [pc, #116]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d208      	bcs.n	8005e30 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005e1e:	4b1a      	ldr	r3, [pc, #104]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	69db      	ldr	r3, [r3, #28]
 8005e2a:	4917      	ldr	r1, [pc, #92]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005e30:	f000 f834 	bl	8005e9c <HAL_RCC_GetSysClockFreq>
 8005e34:	4602      	mov	r2, r0
 8005e36:	4b14      	ldr	r3, [pc, #80]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	0a1b      	lsrs	r3, r3, #8
 8005e3c:	f003 030f 	and.w	r3, r3, #15
 8005e40:	4912      	ldr	r1, [pc, #72]	; (8005e8c <HAL_RCC_ClockConfig+0x35c>)
 8005e42:	5ccb      	ldrb	r3, [r1, r3]
 8005e44:	f003 031f 	and.w	r3, r3, #31
 8005e48:	fa22 f303 	lsr.w	r3, r2, r3
 8005e4c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005e4e:	4b0e      	ldr	r3, [pc, #56]	; (8005e88 <HAL_RCC_ClockConfig+0x358>)
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	f003 030f 	and.w	r3, r3, #15
 8005e56:	4a0d      	ldr	r2, [pc, #52]	; (8005e8c <HAL_RCC_ClockConfig+0x35c>)
 8005e58:	5cd3      	ldrb	r3, [r2, r3]
 8005e5a:	f003 031f 	and.w	r3, r3, #31
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	fa22 f303 	lsr.w	r3, r2, r3
 8005e64:	4a0a      	ldr	r2, [pc, #40]	; (8005e90 <HAL_RCC_ClockConfig+0x360>)
 8005e66:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005e68:	4a0a      	ldr	r2, [pc, #40]	; (8005e94 <HAL_RCC_ClockConfig+0x364>)
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005e6e:	4b0a      	ldr	r3, [pc, #40]	; (8005e98 <HAL_RCC_ClockConfig+0x368>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7fc fbae 	bl	80025d4 <HAL_InitTick>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3718      	adds	r7, #24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	58024400 	.word	0x58024400
 8005e8c:	0800c22c 	.word	0x0800c22c
 8005e90:	20000004 	.word	0x20000004
 8005e94:	20000000 	.word	0x20000000
 8005e98:	20000008 	.word	0x20000008

08005e9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b089      	sub	sp, #36	; 0x24
 8005ea0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ea2:	4bb3      	ldr	r3, [pc, #716]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005eaa:	2b18      	cmp	r3, #24
 8005eac:	f200 8155 	bhi.w	800615a <HAL_RCC_GetSysClockFreq+0x2be>
 8005eb0:	a201      	add	r2, pc, #4	; (adr r2, 8005eb8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb6:	bf00      	nop
 8005eb8:	08005f1d 	.word	0x08005f1d
 8005ebc:	0800615b 	.word	0x0800615b
 8005ec0:	0800615b 	.word	0x0800615b
 8005ec4:	0800615b 	.word	0x0800615b
 8005ec8:	0800615b 	.word	0x0800615b
 8005ecc:	0800615b 	.word	0x0800615b
 8005ed0:	0800615b 	.word	0x0800615b
 8005ed4:	0800615b 	.word	0x0800615b
 8005ed8:	08005f43 	.word	0x08005f43
 8005edc:	0800615b 	.word	0x0800615b
 8005ee0:	0800615b 	.word	0x0800615b
 8005ee4:	0800615b 	.word	0x0800615b
 8005ee8:	0800615b 	.word	0x0800615b
 8005eec:	0800615b 	.word	0x0800615b
 8005ef0:	0800615b 	.word	0x0800615b
 8005ef4:	0800615b 	.word	0x0800615b
 8005ef8:	08005f49 	.word	0x08005f49
 8005efc:	0800615b 	.word	0x0800615b
 8005f00:	0800615b 	.word	0x0800615b
 8005f04:	0800615b 	.word	0x0800615b
 8005f08:	0800615b 	.word	0x0800615b
 8005f0c:	0800615b 	.word	0x0800615b
 8005f10:	0800615b 	.word	0x0800615b
 8005f14:	0800615b 	.word	0x0800615b
 8005f18:	08005f4f 	.word	0x08005f4f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f1c:	4b94      	ldr	r3, [pc, #592]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0320 	and.w	r3, r3, #32
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d009      	beq.n	8005f3c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005f28:	4b91      	ldr	r3, [pc, #580]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	08db      	lsrs	r3, r3, #3
 8005f2e:	f003 0303 	and.w	r3, r3, #3
 8005f32:	4a90      	ldr	r2, [pc, #576]	; (8006174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f34:	fa22 f303 	lsr.w	r3, r2, r3
 8005f38:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005f3a:	e111      	b.n	8006160 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005f3c:	4b8d      	ldr	r3, [pc, #564]	; (8006174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f3e:	61bb      	str	r3, [r7, #24]
    break;
 8005f40:	e10e      	b.n	8006160 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005f42:	4b8d      	ldr	r3, [pc, #564]	; (8006178 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f44:	61bb      	str	r3, [r7, #24]
    break;
 8005f46:	e10b      	b.n	8006160 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005f48:	4b8c      	ldr	r3, [pc, #560]	; (800617c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005f4a:	61bb      	str	r3, [r7, #24]
    break;
 8005f4c:	e108      	b.n	8006160 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f4e:	4b88      	ldr	r3, [pc, #544]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005f58:	4b85      	ldr	r3, [pc, #532]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f5c:	091b      	lsrs	r3, r3, #4
 8005f5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f62:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005f64:	4b82      	ldr	r3, [pc, #520]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005f6e:	4b80      	ldr	r3, [pc, #512]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f72:	08db      	lsrs	r3, r3, #3
 8005f74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f78:	68fa      	ldr	r2, [r7, #12]
 8005f7a:	fb02 f303 	mul.w	r3, r2, r3
 8005f7e:	ee07 3a90 	vmov	s15, r3
 8005f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f86:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f000 80e1 	beq.w	8006154 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	f000 8083 	beq.w	80060a0 <HAL_RCC_GetSysClockFreq+0x204>
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	f200 80a1 	bhi.w	80060e4 <HAL_RCC_GetSysClockFreq+0x248>
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <HAL_RCC_GetSysClockFreq+0x114>
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d056      	beq.n	800605c <HAL_RCC_GetSysClockFreq+0x1c0>
 8005fae:	e099      	b.n	80060e4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fb0:	4b6f      	ldr	r3, [pc, #444]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0320 	and.w	r3, r3, #32
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d02d      	beq.n	8006018 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005fbc:	4b6c      	ldr	r3, [pc, #432]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	08db      	lsrs	r3, r3, #3
 8005fc2:	f003 0303 	and.w	r3, r3, #3
 8005fc6:	4a6b      	ldr	r2, [pc, #428]	; (8006174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8005fcc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	ee07 3a90 	vmov	s15, r3
 8005fd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	ee07 3a90 	vmov	s15, r3
 8005fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fe6:	4b62      	ldr	r3, [pc, #392]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fee:	ee07 3a90 	vmov	s15, r3
 8005ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ff6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ffa:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006006:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800600a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800600e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006012:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006016:	e087      	b.n	8006128 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	ee07 3a90 	vmov	s15, r3
 800601e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006022:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006184 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006026:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800602a:	4b51      	ldr	r3, [pc, #324]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800602c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800602e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006032:	ee07 3a90 	vmov	s15, r3
 8006036:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800603a:	ed97 6a02 	vldr	s12, [r7, #8]
 800603e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006042:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006046:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800604a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800604e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006056:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800605a:	e065      	b.n	8006128 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	ee07 3a90 	vmov	s15, r3
 8006062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006066:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006188 <HAL_RCC_GetSysClockFreq+0x2ec>
 800606a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800606e:	4b40      	ldr	r3, [pc, #256]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006076:	ee07 3a90 	vmov	s15, r3
 800607a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800607e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006082:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006086:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800608a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800608e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006092:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800609a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800609e:	e043      	b.n	8006128 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	ee07 3a90 	vmov	s15, r3
 80060a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060aa:	eddf 6a38 	vldr	s13, [pc, #224]	; 800618c <HAL_RCC_GetSysClockFreq+0x2f0>
 80060ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060b2:	4b2f      	ldr	r3, [pc, #188]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060ba:	ee07 3a90 	vmov	s15, r3
 80060be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80060c6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006180 <HAL_RCC_GetSysClockFreq+0x2e4>
 80060ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80060e2:	e021      	b.n	8006128 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	ee07 3a90 	vmov	s15, r3
 80060ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ee:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006188 <HAL_RCC_GetSysClockFreq+0x2ec>
 80060f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060f6:	4b1e      	ldr	r3, [pc, #120]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060fe:	ee07 3a90 	vmov	s15, r3
 8006102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006106:	ed97 6a02 	vldr	s12, [r7, #8]
 800610a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006180 <HAL_RCC_GetSysClockFreq+0x2e4>
 800610e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006116:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800611a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800611e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006122:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006126:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006128:	4b11      	ldr	r3, [pc, #68]	; (8006170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800612a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800612c:	0a5b      	lsrs	r3, r3, #9
 800612e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006132:	3301      	adds	r3, #1
 8006134:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	ee07 3a90 	vmov	s15, r3
 800613c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006140:	edd7 6a07 	vldr	s13, [r7, #28]
 8006144:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800614c:	ee17 3a90 	vmov	r3, s15
 8006150:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006152:	e005      	b.n	8006160 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8006154:	2300      	movs	r3, #0
 8006156:	61bb      	str	r3, [r7, #24]
    break;
 8006158:	e002      	b.n	8006160 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800615a:	4b07      	ldr	r3, [pc, #28]	; (8006178 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800615c:	61bb      	str	r3, [r7, #24]
    break;
 800615e:	bf00      	nop
  }

  return sysclockfreq;
 8006160:	69bb      	ldr	r3, [r7, #24]
}
 8006162:	4618      	mov	r0, r3
 8006164:	3724      	adds	r7, #36	; 0x24
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	58024400 	.word	0x58024400
 8006174:	03d09000 	.word	0x03d09000
 8006178:	003d0900 	.word	0x003d0900
 800617c:	02dc6c00 	.word	0x02dc6c00
 8006180:	46000000 	.word	0x46000000
 8006184:	4c742400 	.word	0x4c742400
 8006188:	4a742400 	.word	0x4a742400
 800618c:	4c371b00 	.word	0x4c371b00

08006190 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006196:	f7ff fe81 	bl	8005e9c <HAL_RCC_GetSysClockFreq>
 800619a:	4602      	mov	r2, r0
 800619c:	4b10      	ldr	r3, [pc, #64]	; (80061e0 <HAL_RCC_GetHCLKFreq+0x50>)
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	0a1b      	lsrs	r3, r3, #8
 80061a2:	f003 030f 	and.w	r3, r3, #15
 80061a6:	490f      	ldr	r1, [pc, #60]	; (80061e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80061a8:	5ccb      	ldrb	r3, [r1, r3]
 80061aa:	f003 031f 	and.w	r3, r3, #31
 80061ae:	fa22 f303 	lsr.w	r3, r2, r3
 80061b2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80061b4:	4b0a      	ldr	r3, [pc, #40]	; (80061e0 <HAL_RCC_GetHCLKFreq+0x50>)
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	f003 030f 	and.w	r3, r3, #15
 80061bc:	4a09      	ldr	r2, [pc, #36]	; (80061e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80061be:	5cd3      	ldrb	r3, [r2, r3]
 80061c0:	f003 031f 	and.w	r3, r3, #31
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	fa22 f303 	lsr.w	r3, r2, r3
 80061ca:	4a07      	ldr	r2, [pc, #28]	; (80061e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80061cc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80061ce:	4a07      	ldr	r2, [pc, #28]	; (80061ec <HAL_RCC_GetHCLKFreq+0x5c>)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80061d4:	4b04      	ldr	r3, [pc, #16]	; (80061e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80061d6:	681b      	ldr	r3, [r3, #0]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3708      	adds	r7, #8
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	58024400 	.word	0x58024400
 80061e4:	0800c22c 	.word	0x0800c22c
 80061e8:	20000004 	.word	0x20000004
 80061ec:	20000000 	.word	0x20000000

080061f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80061f4:	f7ff ffcc 	bl	8006190 <HAL_RCC_GetHCLKFreq>
 80061f8:	4602      	mov	r2, r0
 80061fa:	4b06      	ldr	r3, [pc, #24]	; (8006214 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	091b      	lsrs	r3, r3, #4
 8006200:	f003 0307 	and.w	r3, r3, #7
 8006204:	4904      	ldr	r1, [pc, #16]	; (8006218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006206:	5ccb      	ldrb	r3, [r1, r3]
 8006208:	f003 031f 	and.w	r3, r3, #31
 800620c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006210:	4618      	mov	r0, r3
 8006212:	bd80      	pop	{r7, pc}
 8006214:	58024400 	.word	0x58024400
 8006218:	0800c22c 	.word	0x0800c22c

0800621c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006220:	f7ff ffb6 	bl	8006190 <HAL_RCC_GetHCLKFreq>
 8006224:	4602      	mov	r2, r0
 8006226:	4b06      	ldr	r3, [pc, #24]	; (8006240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006228:	69db      	ldr	r3, [r3, #28]
 800622a:	0a1b      	lsrs	r3, r3, #8
 800622c:	f003 0307 	and.w	r3, r3, #7
 8006230:	4904      	ldr	r1, [pc, #16]	; (8006244 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006232:	5ccb      	ldrb	r3, [r1, r3]
 8006234:	f003 031f 	and.w	r3, r3, #31
 8006238:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800623c:	4618      	mov	r0, r3
 800623e:	bd80      	pop	{r7, pc}
 8006240:	58024400 	.word	0x58024400
 8006244:	0800c22c 	.word	0x0800c22c

08006248 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006250:	2300      	movs	r3, #0
 8006252:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006254:	2300      	movs	r3, #0
 8006256:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d03f      	beq.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006268:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800626c:	d02a      	beq.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800626e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006272:	d824      	bhi.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006274:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006278:	d018      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800627a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800627e:	d81e      	bhi.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006280:	2b00      	cmp	r3, #0
 8006282:	d003      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006284:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006288:	d007      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800628a:	e018      	b.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800628c:	4bab      	ldr	r3, [pc, #684]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800628e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006290:	4aaa      	ldr	r2, [pc, #680]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006292:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006296:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006298:	e015      	b.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	3304      	adds	r3, #4
 800629e:	2102      	movs	r1, #2
 80062a0:	4618      	mov	r0, r3
 80062a2:	f001 f9cf 	bl	8007644 <RCCEx_PLL2_Config>
 80062a6:	4603      	mov	r3, r0
 80062a8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80062aa:	e00c      	b.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	3324      	adds	r3, #36	; 0x24
 80062b0:	2102      	movs	r1, #2
 80062b2:	4618      	mov	r0, r3
 80062b4:	f001 fa78 	bl	80077a8 <RCCEx_PLL3_Config>
 80062b8:	4603      	mov	r3, r0
 80062ba:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80062bc:	e003      	b.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	75fb      	strb	r3, [r7, #23]
      break;
 80062c2:	e000      	b.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80062c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80062c6:	7dfb      	ldrb	r3, [r7, #23]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d109      	bne.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80062cc:	4b9b      	ldr	r3, [pc, #620]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062d8:	4998      	ldr	r1, [pc, #608]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	650b      	str	r3, [r1, #80]	; 0x50
 80062de:	e001      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062e0:	7dfb      	ldrb	r3, [r7, #23]
 80062e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d03d      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062f4:	2b04      	cmp	r3, #4
 80062f6:	d826      	bhi.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80062f8:	a201      	add	r2, pc, #4	; (adr r2, 8006300 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80062fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062fe:	bf00      	nop
 8006300:	08006315 	.word	0x08006315
 8006304:	08006323 	.word	0x08006323
 8006308:	08006335 	.word	0x08006335
 800630c:	0800634d 	.word	0x0800634d
 8006310:	0800634d 	.word	0x0800634d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006314:	4b89      	ldr	r3, [pc, #548]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006318:	4a88      	ldr	r2, [pc, #544]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800631a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800631e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006320:	e015      	b.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	3304      	adds	r3, #4
 8006326:	2100      	movs	r1, #0
 8006328:	4618      	mov	r0, r3
 800632a:	f001 f98b 	bl	8007644 <RCCEx_PLL2_Config>
 800632e:	4603      	mov	r3, r0
 8006330:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006332:	e00c      	b.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	3324      	adds	r3, #36	; 0x24
 8006338:	2100      	movs	r1, #0
 800633a:	4618      	mov	r0, r3
 800633c:	f001 fa34 	bl	80077a8 <RCCEx_PLL3_Config>
 8006340:	4603      	mov	r3, r0
 8006342:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006344:	e003      	b.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	75fb      	strb	r3, [r7, #23]
      break;
 800634a:	e000      	b.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800634c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800634e:	7dfb      	ldrb	r3, [r7, #23]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d109      	bne.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006354:	4b79      	ldr	r3, [pc, #484]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006356:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006358:	f023 0207 	bic.w	r2, r3, #7
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006360:	4976      	ldr	r1, [pc, #472]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006362:	4313      	orrs	r3, r2
 8006364:	650b      	str	r3, [r1, #80]	; 0x50
 8006366:	e001      	b.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006368:	7dfb      	ldrb	r3, [r7, #23]
 800636a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006374:	2b00      	cmp	r3, #0
 8006376:	d042      	beq.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800637c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006380:	d02b      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006382:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006386:	d825      	bhi.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006388:	2bc0      	cmp	r3, #192	; 0xc0
 800638a:	d028      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x196>
 800638c:	2bc0      	cmp	r3, #192	; 0xc0
 800638e:	d821      	bhi.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006390:	2b80      	cmp	r3, #128	; 0x80
 8006392:	d016      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8006394:	2b80      	cmp	r3, #128	; 0x80
 8006396:	d81d      	bhi.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006398:	2b00      	cmp	r3, #0
 800639a:	d002      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800639c:	2b40      	cmp	r3, #64	; 0x40
 800639e:	d007      	beq.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80063a0:	e018      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063a2:	4b66      	ldr	r3, [pc, #408]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a6:	4a65      	ldr	r2, [pc, #404]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063ac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80063ae:	e017      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	3304      	adds	r3, #4
 80063b4:	2100      	movs	r1, #0
 80063b6:	4618      	mov	r0, r3
 80063b8:	f001 f944 	bl	8007644 <RCCEx_PLL2_Config>
 80063bc:	4603      	mov	r3, r0
 80063be:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80063c0:	e00e      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3324      	adds	r3, #36	; 0x24
 80063c6:	2100      	movs	r1, #0
 80063c8:	4618      	mov	r0, r3
 80063ca:	f001 f9ed 	bl	80077a8 <RCCEx_PLL3_Config>
 80063ce:	4603      	mov	r3, r0
 80063d0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80063d2:	e005      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	75fb      	strb	r3, [r7, #23]
      break;
 80063d8:	e002      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80063da:	bf00      	nop
 80063dc:	e000      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80063de:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063e0:	7dfb      	ldrb	r3, [r7, #23]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d109      	bne.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80063e6:	4b55      	ldr	r3, [pc, #340]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ea:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f2:	4952      	ldr	r1, [pc, #328]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063f4:	4313      	orrs	r3, r2
 80063f6:	650b      	str	r3, [r1, #80]	; 0x50
 80063f8:	e001      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063fa:	7dfb      	ldrb	r3, [r7, #23]
 80063fc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006406:	2b00      	cmp	r3, #0
 8006408:	d049      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006410:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006414:	d030      	beq.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006416:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800641a:	d82a      	bhi.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800641c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006420:	d02c      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8006422:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006426:	d824      	bhi.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006428:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800642c:	d018      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800642e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006432:	d81e      	bhi.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006434:	2b00      	cmp	r3, #0
 8006436:	d003      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006438:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800643c:	d007      	beq.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800643e:	e018      	b.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006440:	4b3e      	ldr	r3, [pc, #248]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006444:	4a3d      	ldr	r2, [pc, #244]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006446:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800644a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800644c:	e017      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	3304      	adds	r3, #4
 8006452:	2100      	movs	r1, #0
 8006454:	4618      	mov	r0, r3
 8006456:	f001 f8f5 	bl	8007644 <RCCEx_PLL2_Config>
 800645a:	4603      	mov	r3, r0
 800645c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800645e:	e00e      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	3324      	adds	r3, #36	; 0x24
 8006464:	2100      	movs	r1, #0
 8006466:	4618      	mov	r0, r3
 8006468:	f001 f99e 	bl	80077a8 <RCCEx_PLL3_Config>
 800646c:	4603      	mov	r3, r0
 800646e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006470:	e005      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	75fb      	strb	r3, [r7, #23]
      break;
 8006476:	e002      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006478:	bf00      	nop
 800647a:	e000      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800647c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800647e:	7dfb      	ldrb	r3, [r7, #23]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d10a      	bne.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006484:	4b2d      	ldr	r3, [pc, #180]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006488:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006492:	492a      	ldr	r1, [pc, #168]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006494:	4313      	orrs	r3, r2
 8006496:	658b      	str	r3, [r1, #88]	; 0x58
 8006498:	e001      	b.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800649a:	7dfb      	ldrb	r3, [r7, #23]
 800649c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d04c      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80064b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064b4:	d030      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80064b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064ba:	d82a      	bhi.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80064bc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80064c0:	d02c      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80064c2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80064c6:	d824      	bhi.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80064c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80064cc:	d018      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80064ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80064d2:	d81e      	bhi.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d003      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80064d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80064dc:	d007      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80064de:	e018      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064e0:	4b16      	ldr	r3, [pc, #88]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e4:	4a15      	ldr	r2, [pc, #84]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064ea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80064ec:	e017      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	3304      	adds	r3, #4
 80064f2:	2100      	movs	r1, #0
 80064f4:	4618      	mov	r0, r3
 80064f6:	f001 f8a5 	bl	8007644 <RCCEx_PLL2_Config>
 80064fa:	4603      	mov	r3, r0
 80064fc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80064fe:	e00e      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	3324      	adds	r3, #36	; 0x24
 8006504:	2100      	movs	r1, #0
 8006506:	4618      	mov	r0, r3
 8006508:	f001 f94e 	bl	80077a8 <RCCEx_PLL3_Config>
 800650c:	4603      	mov	r3, r0
 800650e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006510:	e005      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	75fb      	strb	r3, [r7, #23]
      break;
 8006516:	e002      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8006518:	bf00      	nop
 800651a:	e000      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800651c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800651e:	7dfb      	ldrb	r3, [r7, #23]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d10d      	bne.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006524:	4b05      	ldr	r3, [pc, #20]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006528:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006532:	4902      	ldr	r1, [pc, #8]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006534:	4313      	orrs	r3, r2
 8006536:	658b      	str	r3, [r1, #88]	; 0x58
 8006538:	e004      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800653a:	bf00      	nop
 800653c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006540:	7dfb      	ldrb	r3, [r7, #23]
 8006542:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800654c:	2b00      	cmp	r3, #0
 800654e:	d032      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006554:	2b30      	cmp	r3, #48	; 0x30
 8006556:	d01c      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006558:	2b30      	cmp	r3, #48	; 0x30
 800655a:	d817      	bhi.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x344>
 800655c:	2b20      	cmp	r3, #32
 800655e:	d00c      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006560:	2b20      	cmp	r3, #32
 8006562:	d813      	bhi.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8006564:	2b00      	cmp	r3, #0
 8006566:	d016      	beq.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006568:	2b10      	cmp	r3, #16
 800656a:	d10f      	bne.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800656c:	4baf      	ldr	r3, [pc, #700]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800656e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006570:	4aae      	ldr	r2, [pc, #696]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006572:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006576:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006578:	e00e      	b.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	3304      	adds	r3, #4
 800657e:	2102      	movs	r1, #2
 8006580:	4618      	mov	r0, r3
 8006582:	f001 f85f 	bl	8007644 <RCCEx_PLL2_Config>
 8006586:	4603      	mov	r3, r0
 8006588:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800658a:	e005      	b.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	75fb      	strb	r3, [r7, #23]
      break;
 8006590:	e002      	b.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8006592:	bf00      	nop
 8006594:	e000      	b.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8006596:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006598:	7dfb      	ldrb	r3, [r7, #23]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d109      	bne.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800659e:	4ba3      	ldr	r3, [pc, #652]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80065a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065a2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065aa:	49a0      	ldr	r1, [pc, #640]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80065ac:	4313      	orrs	r3, r2
 80065ae:	64cb      	str	r3, [r1, #76]	; 0x4c
 80065b0:	e001      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
 80065b4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d047      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065ca:	d030      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 80065cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065d0:	d82a      	bhi.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80065d2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065d6:	d02c      	beq.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80065d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065dc:	d824      	bhi.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80065de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065e2:	d018      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80065e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065e8:	d81e      	bhi.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d003      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80065ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065f2:	d007      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80065f4:	e018      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065f6:	4b8d      	ldr	r3, [pc, #564]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80065f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065fa:	4a8c      	ldr	r2, [pc, #560]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80065fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006600:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006602:	e017      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	3304      	adds	r3, #4
 8006608:	2100      	movs	r1, #0
 800660a:	4618      	mov	r0, r3
 800660c:	f001 f81a 	bl	8007644 <RCCEx_PLL2_Config>
 8006610:	4603      	mov	r3, r0
 8006612:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006614:	e00e      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	3324      	adds	r3, #36	; 0x24
 800661a:	2100      	movs	r1, #0
 800661c:	4618      	mov	r0, r3
 800661e:	f001 f8c3 	bl	80077a8 <RCCEx_PLL3_Config>
 8006622:	4603      	mov	r3, r0
 8006624:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006626:	e005      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	75fb      	strb	r3, [r7, #23]
      break;
 800662c:	e002      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800662e:	bf00      	nop
 8006630:	e000      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8006632:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006634:	7dfb      	ldrb	r3, [r7, #23]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d109      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800663a:	4b7c      	ldr	r3, [pc, #496]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800663c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800663e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006646:	4979      	ldr	r1, [pc, #484]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006648:	4313      	orrs	r3, r2
 800664a:	650b      	str	r3, [r1, #80]	; 0x50
 800664c:	e001      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800664e:	7dfb      	ldrb	r3, [r7, #23]
 8006650:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d049      	beq.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006662:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006666:	d02e      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8006668:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800666c:	d828      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800666e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006672:	d02a      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x482>
 8006674:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006678:	d822      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800667a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800667e:	d026      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x486>
 8006680:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006684:	d81c      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8006686:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800668a:	d010      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x466>
 800668c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006690:	d816      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8006692:	2b00      	cmp	r3, #0
 8006694:	d01d      	beq.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8006696:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800669a:	d111      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	3304      	adds	r3, #4
 80066a0:	2101      	movs	r1, #1
 80066a2:	4618      	mov	r0, r3
 80066a4:	f000 ffce 	bl	8007644 <RCCEx_PLL2_Config>
 80066a8:	4603      	mov	r3, r0
 80066aa:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80066ac:	e012      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	3324      	adds	r3, #36	; 0x24
 80066b2:	2101      	movs	r1, #1
 80066b4:	4618      	mov	r0, r3
 80066b6:	f001 f877 	bl	80077a8 <RCCEx_PLL3_Config>
 80066ba:	4603      	mov	r3, r0
 80066bc:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80066be:	e009      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	75fb      	strb	r3, [r7, #23]
      break;
 80066c4:	e006      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80066c6:	bf00      	nop
 80066c8:	e004      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80066ca:	bf00      	nop
 80066cc:	e002      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80066ce:	bf00      	nop
 80066d0:	e000      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80066d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066d4:	7dfb      	ldrb	r3, [r7, #23]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d109      	bne.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80066da:	4b54      	ldr	r3, [pc, #336]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80066dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066de:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066e6:	4951      	ldr	r1, [pc, #324]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80066e8:	4313      	orrs	r3, r2
 80066ea:	650b      	str	r3, [r1, #80]	; 0x50
 80066ec:	e001      	b.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ee:	7dfb      	ldrb	r3, [r7, #23]
 80066f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d04b      	beq.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006704:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006708:	d02e      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x520>
 800670a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800670e:	d828      	bhi.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006710:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006714:	d02a      	beq.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800671a:	d822      	bhi.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800671c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006720:	d026      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8006722:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006726:	d81c      	bhi.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006728:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800672c:	d010      	beq.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800672e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006732:	d816      	bhi.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006734:	2b00      	cmp	r3, #0
 8006736:	d01d      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8006738:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800673c:	d111      	bne.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	3304      	adds	r3, #4
 8006742:	2101      	movs	r1, #1
 8006744:	4618      	mov	r0, r3
 8006746:	f000 ff7d 	bl	8007644 <RCCEx_PLL2_Config>
 800674a:	4603      	mov	r3, r0
 800674c:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800674e:	e012      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	3324      	adds	r3, #36	; 0x24
 8006754:	2101      	movs	r1, #1
 8006756:	4618      	mov	r0, r3
 8006758:	f001 f826 	bl	80077a8 <RCCEx_PLL3_Config>
 800675c:	4603      	mov	r3, r0
 800675e:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006760:	e009      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	75fb      	strb	r3, [r7, #23]
      break;
 8006766:	e006      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006768:	bf00      	nop
 800676a:	e004      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800676c:	bf00      	nop
 800676e:	e002      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006770:	bf00      	nop
 8006772:	e000      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006774:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006776:	7dfb      	ldrb	r3, [r7, #23]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d10a      	bne.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800677c:	4b2b      	ldr	r3, [pc, #172]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800677e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006780:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800678a:	4928      	ldr	r1, [pc, #160]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800678c:	4313      	orrs	r3, r2
 800678e:	658b      	str	r3, [r1, #88]	; 0x58
 8006790:	e001      	b.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006792:	7dfb      	ldrb	r3, [r7, #23]
 8006794:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d02f      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067aa:	d00e      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x582>
 80067ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067b0:	d814      	bhi.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x594>
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d015      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80067b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067ba:	d10f      	bne.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067bc:	4b1b      	ldr	r3, [pc, #108]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80067be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c0:	4a1a      	ldr	r2, [pc, #104]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80067c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80067c8:	e00c      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	3304      	adds	r3, #4
 80067ce:	2101      	movs	r1, #1
 80067d0:	4618      	mov	r0, r3
 80067d2:	f000 ff37 	bl	8007644 <RCCEx_PLL2_Config>
 80067d6:	4603      	mov	r3, r0
 80067d8:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80067da:	e003      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	75fb      	strb	r3, [r7, #23]
      break;
 80067e0:	e000      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80067e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067e4:	7dfb      	ldrb	r3, [r7, #23]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d109      	bne.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80067ea:	4b10      	ldr	r3, [pc, #64]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80067ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067f6:	490d      	ldr	r1, [pc, #52]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80067f8:	4313      	orrs	r3, r2
 80067fa:	650b      	str	r3, [r1, #80]	; 0x50
 80067fc:	e001      	b.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067fe:	7dfb      	ldrb	r3, [r7, #23]
 8006800:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d033      	beq.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006812:	2b03      	cmp	r3, #3
 8006814:	d81c      	bhi.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006816:	a201      	add	r2, pc, #4	; (adr r2, 800681c <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8006818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800681c:	08006857 	.word	0x08006857
 8006820:	08006831 	.word	0x08006831
 8006824:	0800683f 	.word	0x0800683f
 8006828:	08006857 	.word	0x08006857
 800682c:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006830:	4bb8      	ldr	r3, [pc, #736]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006834:	4ab7      	ldr	r2, [pc, #732]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006836:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800683a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800683c:	e00c      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	3304      	adds	r3, #4
 8006842:	2102      	movs	r1, #2
 8006844:	4618      	mov	r0, r3
 8006846:	f000 fefd 	bl	8007644 <RCCEx_PLL2_Config>
 800684a:	4603      	mov	r3, r0
 800684c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800684e:	e003      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	75fb      	strb	r3, [r7, #23]
      break;
 8006854:	e000      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8006856:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006858:	7dfb      	ldrb	r3, [r7, #23]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d109      	bne.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800685e:	4bad      	ldr	r3, [pc, #692]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006862:	f023 0203 	bic.w	r2, r3, #3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800686a:	49aa      	ldr	r1, [pc, #680]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800686c:	4313      	orrs	r3, r2
 800686e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006870:	e001      	b.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006872:	7dfb      	ldrb	r3, [r7, #23]
 8006874:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800687e:	2b00      	cmp	r3, #0
 8006880:	f000 8086 	beq.w	8006990 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006884:	4ba4      	ldr	r3, [pc, #656]	; (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4aa3      	ldr	r2, [pc, #652]	; (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800688a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800688e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006890:	f7fb feea 	bl	8002668 <HAL_GetTick>
 8006894:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006896:	e009      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006898:	f7fb fee6 	bl	8002668 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	2b64      	cmp	r3, #100	; 0x64
 80068a4:	d902      	bls.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	75fb      	strb	r3, [r7, #23]
        break;
 80068aa:	e005      	b.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80068ac:	4b9a      	ldr	r3, [pc, #616]	; (8006b18 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d0ef      	beq.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80068b8:	7dfb      	ldrb	r3, [r7, #23]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d166      	bne.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80068be:	4b95      	ldr	r3, [pc, #596]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80068c8:	4053      	eors	r3, r2
 80068ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d013      	beq.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80068d2:	4b90      	ldr	r3, [pc, #576]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068da:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80068dc:	4b8d      	ldr	r3, [pc, #564]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068e0:	4a8c      	ldr	r2, [pc, #560]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068e6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80068e8:	4b8a      	ldr	r3, [pc, #552]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ec:	4a89      	ldr	r2, [pc, #548]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068f2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80068f4:	4a87      	ldr	r2, [pc, #540]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006900:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006904:	d115      	bne.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006906:	f7fb feaf 	bl	8002668 <HAL_GetTick>
 800690a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800690c:	e00b      	b.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800690e:	f7fb feab 	bl	8002668 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	f241 3288 	movw	r2, #5000	; 0x1388
 800691c:	4293      	cmp	r3, r2
 800691e:	d902      	bls.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8006920:	2303      	movs	r3, #3
 8006922:	75fb      	strb	r3, [r7, #23]
            break;
 8006924:	e005      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006926:	4b7b      	ldr	r3, [pc, #492]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800692a:	f003 0302 	and.w	r3, r3, #2
 800692e:	2b00      	cmp	r3, #0
 8006930:	d0ed      	beq.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8006932:	7dfb      	ldrb	r3, [r7, #23]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d126      	bne.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800693e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006942:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006946:	d10d      	bne.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8006948:	4b72      	ldr	r3, [pc, #456]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006956:	0919      	lsrs	r1, r3, #4
 8006958:	4b70      	ldr	r3, [pc, #448]	; (8006b1c <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800695a:	400b      	ands	r3, r1
 800695c:	496d      	ldr	r1, [pc, #436]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800695e:	4313      	orrs	r3, r2
 8006960:	610b      	str	r3, [r1, #16]
 8006962:	e005      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8006964:	4b6b      	ldr	r3, [pc, #428]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006966:	691b      	ldr	r3, [r3, #16]
 8006968:	4a6a      	ldr	r2, [pc, #424]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800696a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800696e:	6113      	str	r3, [r2, #16]
 8006970:	4b68      	ldr	r3, [pc, #416]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006972:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800697a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800697e:	4965      	ldr	r1, [pc, #404]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006980:	4313      	orrs	r3, r2
 8006982:	670b      	str	r3, [r1, #112]	; 0x70
 8006984:	e004      	b.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006986:	7dfb      	ldrb	r3, [r7, #23]
 8006988:	75bb      	strb	r3, [r7, #22]
 800698a:	e001      	b.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800698c:	7dfb      	ldrb	r3, [r7, #23]
 800698e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	2b00      	cmp	r3, #0
 800699a:	d07e      	beq.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80069a0:	2b28      	cmp	r3, #40	; 0x28
 80069a2:	d867      	bhi.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80069a4:	a201      	add	r2, pc, #4	; (adr r2, 80069ac <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80069a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069aa:	bf00      	nop
 80069ac:	08006a7b 	.word	0x08006a7b
 80069b0:	08006a75 	.word	0x08006a75
 80069b4:	08006a75 	.word	0x08006a75
 80069b8:	08006a75 	.word	0x08006a75
 80069bc:	08006a75 	.word	0x08006a75
 80069c0:	08006a75 	.word	0x08006a75
 80069c4:	08006a75 	.word	0x08006a75
 80069c8:	08006a75 	.word	0x08006a75
 80069cc:	08006a51 	.word	0x08006a51
 80069d0:	08006a75 	.word	0x08006a75
 80069d4:	08006a75 	.word	0x08006a75
 80069d8:	08006a75 	.word	0x08006a75
 80069dc:	08006a75 	.word	0x08006a75
 80069e0:	08006a75 	.word	0x08006a75
 80069e4:	08006a75 	.word	0x08006a75
 80069e8:	08006a75 	.word	0x08006a75
 80069ec:	08006a63 	.word	0x08006a63
 80069f0:	08006a75 	.word	0x08006a75
 80069f4:	08006a75 	.word	0x08006a75
 80069f8:	08006a75 	.word	0x08006a75
 80069fc:	08006a75 	.word	0x08006a75
 8006a00:	08006a75 	.word	0x08006a75
 8006a04:	08006a75 	.word	0x08006a75
 8006a08:	08006a75 	.word	0x08006a75
 8006a0c:	08006a7b 	.word	0x08006a7b
 8006a10:	08006a75 	.word	0x08006a75
 8006a14:	08006a75 	.word	0x08006a75
 8006a18:	08006a75 	.word	0x08006a75
 8006a1c:	08006a75 	.word	0x08006a75
 8006a20:	08006a75 	.word	0x08006a75
 8006a24:	08006a75 	.word	0x08006a75
 8006a28:	08006a75 	.word	0x08006a75
 8006a2c:	08006a7b 	.word	0x08006a7b
 8006a30:	08006a75 	.word	0x08006a75
 8006a34:	08006a75 	.word	0x08006a75
 8006a38:	08006a75 	.word	0x08006a75
 8006a3c:	08006a75 	.word	0x08006a75
 8006a40:	08006a75 	.word	0x08006a75
 8006a44:	08006a75 	.word	0x08006a75
 8006a48:	08006a75 	.word	0x08006a75
 8006a4c:	08006a7b 	.word	0x08006a7b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	3304      	adds	r3, #4
 8006a54:	2101      	movs	r1, #1
 8006a56:	4618      	mov	r0, r3
 8006a58:	f000 fdf4 	bl	8007644 <RCCEx_PLL2_Config>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006a60:	e00c      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	3324      	adds	r3, #36	; 0x24
 8006a66:	2101      	movs	r1, #1
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 fe9d 	bl	80077a8 <RCCEx_PLL3_Config>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006a72:	e003      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	75fb      	strb	r3, [r7, #23]
      break;
 8006a78:	e000      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8006a7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a7c:	7dfb      	ldrb	r3, [r7, #23]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d109      	bne.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006a82:	4b24      	ldr	r3, [pc, #144]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a86:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a8e:	4921      	ldr	r1, [pc, #132]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006a90:	4313      	orrs	r3, r2
 8006a92:	654b      	str	r3, [r1, #84]	; 0x54
 8006a94:	e001      	b.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a96:	7dfb      	ldrb	r3, [r7, #23]
 8006a98:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0302 	and.w	r3, r3, #2
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d03e      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aaa:	2b05      	cmp	r3, #5
 8006aac:	d820      	bhi.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8006aae:	a201      	add	r2, pc, #4	; (adr r2, 8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8006ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ab4:	08006af7 	.word	0x08006af7
 8006ab8:	08006acd 	.word	0x08006acd
 8006abc:	08006adf 	.word	0x08006adf
 8006ac0:	08006af7 	.word	0x08006af7
 8006ac4:	08006af7 	.word	0x08006af7
 8006ac8:	08006af7 	.word	0x08006af7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	3304      	adds	r3, #4
 8006ad0:	2101      	movs	r1, #1
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 fdb6 	bl	8007644 <RCCEx_PLL2_Config>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006adc:	e00c      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	3324      	adds	r3, #36	; 0x24
 8006ae2:	2101      	movs	r1, #1
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f000 fe5f 	bl	80077a8 <RCCEx_PLL3_Config>
 8006aea:	4603      	mov	r3, r0
 8006aec:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006aee:	e003      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	75fb      	strb	r3, [r7, #23]
      break;
 8006af4:	e000      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8006af6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006af8:	7dfb      	ldrb	r3, [r7, #23]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d110      	bne.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006afe:	4b05      	ldr	r3, [pc, #20]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b02:	f023 0207 	bic.w	r2, r3, #7
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b0a:	4902      	ldr	r1, [pc, #8]	; (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	654b      	str	r3, [r1, #84]	; 0x54
 8006b10:	e008      	b.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8006b12:	bf00      	nop
 8006b14:	58024400 	.word	0x58024400
 8006b18:	58024800 	.word	0x58024800
 8006b1c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b20:	7dfb      	ldrb	r3, [r7, #23]
 8006b22:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d039      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b36:	2b05      	cmp	r3, #5
 8006b38:	d820      	bhi.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x934>
 8006b3a:	a201      	add	r2, pc, #4	; (adr r2, 8006b40 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8006b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b40:	08006b83 	.word	0x08006b83
 8006b44:	08006b59 	.word	0x08006b59
 8006b48:	08006b6b 	.word	0x08006b6b
 8006b4c:	08006b83 	.word	0x08006b83
 8006b50:	08006b83 	.word	0x08006b83
 8006b54:	08006b83 	.word	0x08006b83
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	3304      	adds	r3, #4
 8006b5c:	2101      	movs	r1, #1
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 fd70 	bl	8007644 <RCCEx_PLL2_Config>
 8006b64:	4603      	mov	r3, r0
 8006b66:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006b68:	e00c      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	3324      	adds	r3, #36	; 0x24
 8006b6e:	2101      	movs	r1, #1
 8006b70:	4618      	mov	r0, r3
 8006b72:	f000 fe19 	bl	80077a8 <RCCEx_PLL3_Config>
 8006b76:	4603      	mov	r3, r0
 8006b78:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006b7a:	e003      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	75fb      	strb	r3, [r7, #23]
      break;
 8006b80:	e000      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8006b82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b84:	7dfb      	ldrb	r3, [r7, #23]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d10a      	bne.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006b8a:	4bb7      	ldr	r3, [pc, #732]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8e:	f023 0207 	bic.w	r2, r3, #7
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b98:	49b3      	ldr	r1, [pc, #716]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	658b      	str	r3, [r1, #88]	; 0x58
 8006b9e:	e001      	b.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba0:	7dfb      	ldrb	r3, [r7, #23]
 8006ba2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0320 	and.w	r3, r3, #32
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d04b      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006bba:	d02e      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8006bbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006bc0:	d828      	bhi.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bc6:	d02a      	beq.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8006bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bcc:	d822      	bhi.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006bce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006bd2:	d026      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8006bd4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006bd8:	d81c      	bhi.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006bda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006bde:	d010      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8006be0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006be4:	d816      	bhi.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d01d      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8006bea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006bee:	d111      	bne.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	3304      	adds	r3, #4
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f000 fd24 	bl	8007644 <RCCEx_PLL2_Config>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006c00:	e012      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	3324      	adds	r3, #36	; 0x24
 8006c06:	2102      	movs	r1, #2
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f000 fdcd 	bl	80077a8 <RCCEx_PLL3_Config>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006c12:	e009      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	75fb      	strb	r3, [r7, #23]
      break;
 8006c18:	e006      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006c1a:	bf00      	nop
 8006c1c:	e004      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006c1e:	bf00      	nop
 8006c20:	e002      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006c22:	bf00      	nop
 8006c24:	e000      	b.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006c26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c28:	7dfb      	ldrb	r3, [r7, #23]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10a      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c2e:	4b8e      	ldr	r3, [pc, #568]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c32:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c3c:	498a      	ldr	r1, [pc, #552]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	654b      	str	r3, [r1, #84]	; 0x54
 8006c42:	e001      	b.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c44:	7dfb      	ldrb	r3, [r7, #23]
 8006c46:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d04b      	beq.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c5a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006c5e:	d02e      	beq.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8006c60:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006c64:	d828      	bhi.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c6a:	d02a      	beq.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8006c6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c70:	d822      	bhi.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006c72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c76:	d026      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006c78:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c7c:	d81c      	bhi.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006c7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c82:	d010      	beq.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8006c84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c88:	d816      	bhi.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d01d      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8006c8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c92:	d111      	bne.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	3304      	adds	r3, #4
 8006c98:	2100      	movs	r1, #0
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f000 fcd2 	bl	8007644 <RCCEx_PLL2_Config>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006ca4:	e012      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	3324      	adds	r3, #36	; 0x24
 8006caa:	2102      	movs	r1, #2
 8006cac:	4618      	mov	r0, r3
 8006cae:	f000 fd7b 	bl	80077a8 <RCCEx_PLL3_Config>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006cb6:	e009      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	75fb      	strb	r3, [r7, #23]
      break;
 8006cbc:	e006      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006cbe:	bf00      	nop
 8006cc0:	e004      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006cc2:	bf00      	nop
 8006cc4:	e002      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006cc6:	bf00      	nop
 8006cc8:	e000      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006cca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ccc:	7dfb      	ldrb	r3, [r7, #23]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10a      	bne.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006cd2:	4b65      	ldr	r3, [pc, #404]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cd6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ce0:	4961      	ldr	r1, [pc, #388]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	658b      	str	r3, [r1, #88]	; 0x58
 8006ce6:	e001      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce8:	7dfb      	ldrb	r3, [r7, #23]
 8006cea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d04b      	beq.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006cfe:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006d02:	d02e      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8006d04:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006d08:	d828      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006d0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d0e:	d02a      	beq.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8006d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d14:	d822      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006d16:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006d1a:	d026      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8006d1c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006d20:	d81c      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006d22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d26:	d010      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006d28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d2c:	d816      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d01d      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8006d32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d36:	d111      	bne.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	3304      	adds	r3, #4
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f000 fc80 	bl	8007644 <RCCEx_PLL2_Config>
 8006d44:	4603      	mov	r3, r0
 8006d46:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006d48:	e012      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	3324      	adds	r3, #36	; 0x24
 8006d4e:	2102      	movs	r1, #2
 8006d50:	4618      	mov	r0, r3
 8006d52:	f000 fd29 	bl	80077a8 <RCCEx_PLL3_Config>
 8006d56:	4603      	mov	r3, r0
 8006d58:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006d5a:	e009      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	75fb      	strb	r3, [r7, #23]
      break;
 8006d60:	e006      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006d62:	bf00      	nop
 8006d64:	e004      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006d66:	bf00      	nop
 8006d68:	e002      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006d6a:	bf00      	nop
 8006d6c:	e000      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006d6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d70:	7dfb      	ldrb	r3, [r7, #23]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10a      	bne.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006d76:	4b3c      	ldr	r3, [pc, #240]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d84:	4938      	ldr	r1, [pc, #224]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	658b      	str	r3, [r1, #88]	; 0x58
 8006d8a:	e001      	b.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d8c:	7dfb      	ldrb	r3, [r7, #23]
 8006d8e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0308 	and.w	r3, r3, #8
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d01a      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006da2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006da6:	d10a      	bne.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	3324      	adds	r3, #36	; 0x24
 8006dac:	2102      	movs	r1, #2
 8006dae:	4618      	mov	r0, r3
 8006db0:	f000 fcfa 	bl	80077a8 <RCCEx_PLL3_Config>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d001      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006dbe:	4b2a      	ldr	r3, [pc, #168]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006dcc:	4926      	ldr	r1, [pc, #152]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 0310 	and.w	r3, r3, #16
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d01a      	beq.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006de8:	d10a      	bne.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	3324      	adds	r3, #36	; 0x24
 8006dee:	2102      	movs	r1, #2
 8006df0:	4618      	mov	r0, r3
 8006df2:	f000 fcd9 	bl	80077a8 <RCCEx_PLL3_Config>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d001      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006e00:	4b19      	ldr	r3, [pc, #100]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e0e:	4916      	ldr	r1, [pc, #88]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006e10:	4313      	orrs	r3, r2
 8006e12:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d036      	beq.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006e26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e2a:	d01f      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006e2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e30:	d817      	bhi.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d003      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8006e36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e3a:	d009      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8006e3c:	e011      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	3304      	adds	r3, #4
 8006e42:	2100      	movs	r1, #0
 8006e44:	4618      	mov	r0, r3
 8006e46:	f000 fbfd 	bl	8007644 <RCCEx_PLL2_Config>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006e4e:	e00e      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	3324      	adds	r3, #36	; 0x24
 8006e54:	2102      	movs	r1, #2
 8006e56:	4618      	mov	r0, r3
 8006e58:	f000 fca6 	bl	80077a8 <RCCEx_PLL3_Config>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006e60:	e005      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	75fb      	strb	r3, [r7, #23]
      break;
 8006e66:	e002      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8006e68:	58024400 	.word	0x58024400
      break;
 8006e6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e6e:	7dfb      	ldrb	r3, [r7, #23]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d10a      	bne.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006e74:	4b93      	ldr	r3, [pc, #588]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006e82:	4990      	ldr	r1, [pc, #576]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	658b      	str	r3, [r1, #88]	; 0x58
 8006e88:	e001      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e8a:	7dfb      	ldrb	r3, [r7, #23]
 8006e8c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d033      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ea0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006ea4:	d01c      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8006ea6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006eaa:	d816      	bhi.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8006eac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006eb0:	d003      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8006eb2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006eb6:	d007      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8006eb8:	e00f      	b.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eba:	4b82      	ldr	r3, [pc, #520]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ebe:	4a81      	ldr	r2, [pc, #516]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ec4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006ec6:	e00c      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	3324      	adds	r3, #36	; 0x24
 8006ecc:	2101      	movs	r1, #1
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fc6a 	bl	80077a8 <RCCEx_PLL3_Config>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006ed8:	e003      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	75fb      	strb	r3, [r7, #23]
      break;
 8006ede:	e000      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8006ee0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ee2:	7dfb      	ldrb	r3, [r7, #23]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10a      	bne.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ee8:	4b76      	ldr	r3, [pc, #472]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ef6:	4973      	ldr	r1, [pc, #460]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	654b      	str	r3, [r1, #84]	; 0x54
 8006efc:	e001      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006efe:	7dfb      	ldrb	r3, [r7, #23]
 8006f00:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d029      	beq.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d003      	beq.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8006f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f1a:	d007      	beq.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8006f1c:	e00f      	b.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f1e:	4b69      	ldr	r3, [pc, #420]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f22:	4a68      	ldr	r2, [pc, #416]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f28:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006f2a:	e00b      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	3304      	adds	r3, #4
 8006f30:	2102      	movs	r1, #2
 8006f32:	4618      	mov	r0, r3
 8006f34:	f000 fb86 	bl	8007644 <RCCEx_PLL2_Config>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006f3c:	e002      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	75fb      	strb	r3, [r7, #23]
      break;
 8006f42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f44:	7dfb      	ldrb	r3, [r7, #23]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d109      	bne.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006f4a:	4b5e      	ldr	r3, [pc, #376]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f4e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f56:	495b      	ldr	r1, [pc, #364]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006f5c:	e001      	b.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f5e:	7dfb      	ldrb	r3, [r7, #23]
 8006f60:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d00a      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	3324      	adds	r3, #36	; 0x24
 8006f72:	2102      	movs	r1, #2
 8006f74:	4618      	mov	r0, r3
 8006f76:	f000 fc17 	bl	80077a8 <RCCEx_PLL3_Config>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d001      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d030      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f98:	d017      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8006f9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f9e:	d811      	bhi.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8006fa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fa4:	d013      	beq.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8006fa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006faa:	d80b      	bhi.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d010      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8006fb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fb4:	d106      	bne.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fb6:	4b43      	ldr	r3, [pc, #268]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fba:	4a42      	ldr	r2, [pc, #264]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006fc0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006fc2:	e007      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	75fb      	strb	r3, [r7, #23]
      break;
 8006fc8:	e004      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006fca:	bf00      	nop
 8006fcc:	e002      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006fce:	bf00      	nop
 8006fd0:	e000      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006fd2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fd4:	7dfb      	ldrb	r3, [r7, #23]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d109      	bne.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006fda:	4b3a      	ldr	r3, [pc, #232]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fde:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006fe6:	4937      	ldr	r1, [pc, #220]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	654b      	str	r3, [r1, #84]	; 0x54
 8006fec:	e001      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fee:	7dfb      	ldrb	r3, [r7, #23]
 8006ff0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d008      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006ffe:	4b31      	ldr	r3, [pc, #196]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007000:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007002:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800700a:	492e      	ldr	r1, [pc, #184]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800700c:	4313      	orrs	r3, r2
 800700e:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d009      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800701c:	4b29      	ldr	r3, [pc, #164]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800702a:	4926      	ldr	r1, [pc, #152]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800702c:	4313      	orrs	r3, r2
 800702e:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d008      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800703c:	4b21      	ldr	r3, [pc, #132]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800703e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007040:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007048:	491e      	ldr	r1, [pc, #120]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800704a:	4313      	orrs	r3, r2
 800704c:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00d      	beq.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800705a:	4b1a      	ldr	r3, [pc, #104]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	4a19      	ldr	r2, [pc, #100]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007060:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007064:	6113      	str	r3, [r2, #16]
 8007066:	4b17      	ldr	r3, [pc, #92]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007068:	691a      	ldr	r2, [r3, #16]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007070:	4914      	ldr	r1, [pc, #80]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007072:	4313      	orrs	r3, r2
 8007074:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	da08      	bge.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800707e:	4b11      	ldr	r3, [pc, #68]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007082:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800708a:	490e      	ldr	r1, [pc, #56]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800708c:	4313      	orrs	r3, r2
 800708e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007098:	2b00      	cmp	r3, #0
 800709a:	d009      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800709c:	4b09      	ldr	r3, [pc, #36]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800709e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070a0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070aa:	4906      	ldr	r1, [pc, #24]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80070ac:	4313      	orrs	r3, r2
 80070ae:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80070b0:	7dbb      	ldrb	r3, [r7, #22]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80070b6:	2300      	movs	r3, #0
 80070b8:	e000      	b.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3718      	adds	r7, #24
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	58024400 	.word	0x58024400

080070c8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80070cc:	f7ff f860 	bl	8006190 <HAL_RCC_GetHCLKFreq>
 80070d0:	4602      	mov	r2, r0
 80070d2:	4b06      	ldr	r3, [pc, #24]	; (80070ec <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	091b      	lsrs	r3, r3, #4
 80070d8:	f003 0307 	and.w	r3, r3, #7
 80070dc:	4904      	ldr	r1, [pc, #16]	; (80070f0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80070de:	5ccb      	ldrb	r3, [r1, r3]
 80070e0:	f003 031f 	and.w	r3, r3, #31
 80070e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	58024400 	.word	0x58024400
 80070f0:	0800c22c 	.word	0x0800c22c

080070f4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b089      	sub	sp, #36	; 0x24
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80070fc:	4ba1      	ldr	r3, [pc, #644]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007100:	f003 0303 	and.w	r3, r3, #3
 8007104:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007106:	4b9f      	ldr	r3, [pc, #636]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800710a:	0b1b      	lsrs	r3, r3, #12
 800710c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007110:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007112:	4b9c      	ldr	r3, [pc, #624]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007116:	091b      	lsrs	r3, r3, #4
 8007118:	f003 0301 	and.w	r3, r3, #1
 800711c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800711e:	4b99      	ldr	r3, [pc, #612]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007122:	08db      	lsrs	r3, r3, #3
 8007124:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	fb02 f303 	mul.w	r3, r2, r3
 800712e:	ee07 3a90 	vmov	s15, r3
 8007132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007136:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	2b00      	cmp	r3, #0
 800713e:	f000 8111 	beq.w	8007364 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	2b02      	cmp	r3, #2
 8007146:	f000 8083 	beq.w	8007250 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	2b02      	cmp	r3, #2
 800714e:	f200 80a1 	bhi.w	8007294 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d003      	beq.n	8007160 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d056      	beq.n	800720c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800715e:	e099      	b.n	8007294 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007160:	4b88      	ldr	r3, [pc, #544]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0320 	and.w	r3, r3, #32
 8007168:	2b00      	cmp	r3, #0
 800716a:	d02d      	beq.n	80071c8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800716c:	4b85      	ldr	r3, [pc, #532]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	08db      	lsrs	r3, r3, #3
 8007172:	f003 0303 	and.w	r3, r3, #3
 8007176:	4a84      	ldr	r2, [pc, #528]	; (8007388 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007178:	fa22 f303 	lsr.w	r3, r2, r3
 800717c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	ee07 3a90 	vmov	s15, r3
 8007184:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	ee07 3a90 	vmov	s15, r3
 800718e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007196:	4b7b      	ldr	r3, [pc, #492]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800719e:	ee07 3a90 	vmov	s15, r3
 80071a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80071aa:	eddf 5a78 	vldr	s11, [pc, #480]	; 800738c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80071ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071c2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80071c6:	e087      	b.n	80072d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	ee07 3a90 	vmov	s15, r3
 80071ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071d2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007390 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80071d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071da:	4b6a      	ldr	r3, [pc, #424]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071e2:	ee07 3a90 	vmov	s15, r3
 80071e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80071ee:	eddf 5a67 	vldr	s11, [pc, #412]	; 800738c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80071f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007206:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800720a:	e065      	b.n	80072d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	ee07 3a90 	vmov	s15, r3
 8007212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007216:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007394 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800721a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800721e:	4b59      	ldr	r3, [pc, #356]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007226:	ee07 3a90 	vmov	s15, r3
 800722a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800722e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007232:	eddf 5a56 	vldr	s11, [pc, #344]	; 800738c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800723a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800723e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800724a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800724e:	e043      	b.n	80072d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	ee07 3a90 	vmov	s15, r3
 8007256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800725a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007398 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800725e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007262:	4b48      	ldr	r3, [pc, #288]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800726a:	ee07 3a90 	vmov	s15, r3
 800726e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007272:	ed97 6a03 	vldr	s12, [r7, #12]
 8007276:	eddf 5a45 	vldr	s11, [pc, #276]	; 800738c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800727a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800727e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007282:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800728a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800728e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007292:	e021      	b.n	80072d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	ee07 3a90 	vmov	s15, r3
 800729a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800729e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007394 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80072a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072a6:	4b37      	ldr	r3, [pc, #220]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072ae:	ee07 3a90 	vmov	s15, r3
 80072b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80072ba:	eddf 5a34 	vldr	s11, [pc, #208]	; 800738c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80072be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80072ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072d6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80072d8:	4b2a      	ldr	r3, [pc, #168]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072dc:	0a5b      	lsrs	r3, r3, #9
 80072de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072e2:	ee07 3a90 	vmov	s15, r3
 80072e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80072ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80072f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80072f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072fe:	ee17 2a90 	vmov	r2, s15
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007306:	4b1f      	ldr	r3, [pc, #124]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800730a:	0c1b      	lsrs	r3, r3, #16
 800730c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007310:	ee07 3a90 	vmov	s15, r3
 8007314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007318:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800731c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007320:	edd7 6a07 	vldr	s13, [r7, #28]
 8007324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800732c:	ee17 2a90 	vmov	r2, s15
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007334:	4b13      	ldr	r3, [pc, #76]	; (8007384 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007338:	0e1b      	lsrs	r3, r3, #24
 800733a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800733e:	ee07 3a90 	vmov	s15, r3
 8007342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007346:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800734a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800734e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007352:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007356:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800735a:	ee17 2a90 	vmov	r2, s15
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007362:	e008      	b.n	8007376 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	609a      	str	r2, [r3, #8]
}
 8007376:	bf00      	nop
 8007378:	3724      	adds	r7, #36	; 0x24
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	58024400 	.word	0x58024400
 8007388:	03d09000 	.word	0x03d09000
 800738c:	46000000 	.word	0x46000000
 8007390:	4c742400 	.word	0x4c742400
 8007394:	4a742400 	.word	0x4a742400
 8007398:	4c371b00 	.word	0x4c371b00

0800739c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800739c:	b480      	push	{r7}
 800739e:	b089      	sub	sp, #36	; 0x24
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80073a4:	4ba1      	ldr	r3, [pc, #644]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a8:	f003 0303 	and.w	r3, r3, #3
 80073ac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80073ae:	4b9f      	ldr	r3, [pc, #636]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b2:	0d1b      	lsrs	r3, r3, #20
 80073b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80073b8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80073ba:	4b9c      	ldr	r3, [pc, #624]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073be:	0a1b      	lsrs	r3, r3, #8
 80073c0:	f003 0301 	and.w	r3, r3, #1
 80073c4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80073c6:	4b99      	ldr	r3, [pc, #612]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ca:	08db      	lsrs	r3, r3, #3
 80073cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	fb02 f303 	mul.w	r3, r2, r3
 80073d6:	ee07 3a90 	vmov	s15, r3
 80073da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 8111 	beq.w	800760c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	f000 8083 	beq.w	80074f8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80073f2:	69bb      	ldr	r3, [r7, #24]
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	f200 80a1 	bhi.w	800753c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d003      	beq.n	8007408 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	2b01      	cmp	r3, #1
 8007404:	d056      	beq.n	80074b4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007406:	e099      	b.n	800753c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007408:	4b88      	ldr	r3, [pc, #544]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0320 	and.w	r3, r3, #32
 8007410:	2b00      	cmp	r3, #0
 8007412:	d02d      	beq.n	8007470 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007414:	4b85      	ldr	r3, [pc, #532]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	08db      	lsrs	r3, r3, #3
 800741a:	f003 0303 	and.w	r3, r3, #3
 800741e:	4a84      	ldr	r2, [pc, #528]	; (8007630 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007420:	fa22 f303 	lsr.w	r3, r2, r3
 8007424:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	ee07 3a90 	vmov	s15, r3
 800742c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	ee07 3a90 	vmov	s15, r3
 8007436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800743a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800743e:	4b7b      	ldr	r3, [pc, #492]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007446:	ee07 3a90 	vmov	s15, r3
 800744a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800744e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007452:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007634 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800745a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800745e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800746a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800746e:	e087      	b.n	8007580 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	ee07 3a90 	vmov	s15, r3
 8007476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800747a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007638 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800747e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007482:	4b6a      	ldr	r3, [pc, #424]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800748a:	ee07 3a90 	vmov	s15, r3
 800748e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007492:	ed97 6a03 	vldr	s12, [r7, #12]
 8007496:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007634 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800749a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800749e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80074b2:	e065      	b.n	8007580 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	ee07 3a90 	vmov	s15, r3
 80074ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074be:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800763c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80074c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074c6:	4b59      	ldr	r3, [pc, #356]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ce:	ee07 3a90 	vmov	s15, r3
 80074d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80074da:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007634 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80074de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074f2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80074f6:	e043      	b.n	8007580 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	ee07 3a90 	vmov	s15, r3
 80074fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007502:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007640 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800750a:	4b48      	ldr	r3, [pc, #288]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800750c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007512:	ee07 3a90 	vmov	s15, r3
 8007516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800751a:	ed97 6a03 	vldr	s12, [r7, #12]
 800751e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007634 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800752a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800752e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007536:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800753a:	e021      	b.n	8007580 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	ee07 3a90 	vmov	s15, r3
 8007542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007546:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800763c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800754a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800754e:	4b37      	ldr	r3, [pc, #220]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007556:	ee07 3a90 	vmov	s15, r3
 800755a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800755e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007562:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007634 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800756a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800756e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800757a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800757e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007580:	4b2a      	ldr	r3, [pc, #168]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007584:	0a5b      	lsrs	r3, r3, #9
 8007586:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800758a:	ee07 3a90 	vmov	s15, r3
 800758e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007592:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007596:	ee37 7a87 	vadd.f32	s14, s15, s14
 800759a:	edd7 6a07 	vldr	s13, [r7, #28]
 800759e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075a6:	ee17 2a90 	vmov	r2, s15
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80075ae:	4b1f      	ldr	r3, [pc, #124]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b2:	0c1b      	lsrs	r3, r3, #16
 80075b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075b8:	ee07 3a90 	vmov	s15, r3
 80075bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80075c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80075cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075d4:	ee17 2a90 	vmov	r2, s15
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80075dc:	4b13      	ldr	r3, [pc, #76]	; (800762c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e0:	0e1b      	lsrs	r3, r3, #24
 80075e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075e6:	ee07 3a90 	vmov	s15, r3
 80075ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80075f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80075fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007602:	ee17 2a90 	vmov	r2, s15
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800760a:	e008      	b.n	800761e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	609a      	str	r2, [r3, #8]
}
 800761e:	bf00      	nop
 8007620:	3724      	adds	r7, #36	; 0x24
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr
 800762a:	bf00      	nop
 800762c:	58024400 	.word	0x58024400
 8007630:	03d09000 	.word	0x03d09000
 8007634:	46000000 	.word	0x46000000
 8007638:	4c742400 	.word	0x4c742400
 800763c:	4a742400 	.word	0x4a742400
 8007640:	4c371b00 	.word	0x4c371b00

08007644 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800764e:	2300      	movs	r3, #0
 8007650:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007652:	4b53      	ldr	r3, [pc, #332]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007656:	f003 0303 	and.w	r3, r3, #3
 800765a:	2b03      	cmp	r3, #3
 800765c:	d101      	bne.n	8007662 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	e099      	b.n	8007796 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007662:	4b4f      	ldr	r3, [pc, #316]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a4e      	ldr	r2, [pc, #312]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007668:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800766c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800766e:	f7fa fffb 	bl	8002668 <HAL_GetTick>
 8007672:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007674:	e008      	b.n	8007688 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007676:	f7fa fff7 	bl	8002668 <HAL_GetTick>
 800767a:	4602      	mov	r2, r0
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	2b02      	cmp	r3, #2
 8007682:	d901      	bls.n	8007688 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007684:	2303      	movs	r3, #3
 8007686:	e086      	b.n	8007796 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007688:	4b45      	ldr	r3, [pc, #276]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1f0      	bne.n	8007676 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007694:	4b42      	ldr	r3, [pc, #264]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007698:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	031b      	lsls	r3, r3, #12
 80076a2:	493f      	ldr	r1, [pc, #252]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 80076a4:	4313      	orrs	r3, r2
 80076a6:	628b      	str	r3, [r1, #40]	; 0x28
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	3b01      	subs	r3, #1
 80076ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	3b01      	subs	r3, #1
 80076b8:	025b      	lsls	r3, r3, #9
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	431a      	orrs	r2, r3
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	3b01      	subs	r3, #1
 80076c4:	041b      	lsls	r3, r3, #16
 80076c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80076ca:	431a      	orrs	r2, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	691b      	ldr	r3, [r3, #16]
 80076d0:	3b01      	subs	r3, #1
 80076d2:	061b      	lsls	r3, r3, #24
 80076d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80076d8:	4931      	ldr	r1, [pc, #196]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 80076da:	4313      	orrs	r3, r2
 80076dc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80076de:	4b30      	ldr	r3, [pc, #192]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 80076e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	492d      	ldr	r1, [pc, #180]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 80076ec:	4313      	orrs	r3, r2
 80076ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80076f0:	4b2b      	ldr	r3, [pc, #172]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 80076f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f4:	f023 0220 	bic.w	r2, r3, #32
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	699b      	ldr	r3, [r3, #24]
 80076fc:	4928      	ldr	r1, [pc, #160]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 80076fe:	4313      	orrs	r3, r2
 8007700:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007702:	4b27      	ldr	r3, [pc, #156]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007706:	4a26      	ldr	r2, [pc, #152]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007708:	f023 0310 	bic.w	r3, r3, #16
 800770c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800770e:	4b24      	ldr	r3, [pc, #144]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007710:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007712:	4b24      	ldr	r3, [pc, #144]	; (80077a4 <RCCEx_PLL2_Config+0x160>)
 8007714:	4013      	ands	r3, r2
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	69d2      	ldr	r2, [r2, #28]
 800771a:	00d2      	lsls	r2, r2, #3
 800771c:	4920      	ldr	r1, [pc, #128]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 800771e:	4313      	orrs	r3, r2
 8007720:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007722:	4b1f      	ldr	r3, [pc, #124]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007726:	4a1e      	ldr	r2, [pc, #120]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007728:	f043 0310 	orr.w	r3, r3, #16
 800772c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d106      	bne.n	8007742 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007734:	4b1a      	ldr	r3, [pc, #104]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007738:	4a19      	ldr	r2, [pc, #100]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 800773a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800773e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007740:	e00f      	b.n	8007762 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b01      	cmp	r3, #1
 8007746:	d106      	bne.n	8007756 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007748:	4b15      	ldr	r3, [pc, #84]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	4a14      	ldr	r2, [pc, #80]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 800774e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007752:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007754:	e005      	b.n	8007762 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007756:	4b12      	ldr	r3, [pc, #72]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800775a:	4a11      	ldr	r2, [pc, #68]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 800775c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007760:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007762:	4b0f      	ldr	r3, [pc, #60]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a0e      	ldr	r2, [pc, #56]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 8007768:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800776c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800776e:	f7fa ff7b 	bl	8002668 <HAL_GetTick>
 8007772:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007774:	e008      	b.n	8007788 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007776:	f7fa ff77 	bl	8002668 <HAL_GetTick>
 800777a:	4602      	mov	r2, r0
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	1ad3      	subs	r3, r2, r3
 8007780:	2b02      	cmp	r3, #2
 8007782:	d901      	bls.n	8007788 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007784:	2303      	movs	r3, #3
 8007786:	e006      	b.n	8007796 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007788:	4b05      	ldr	r3, [pc, #20]	; (80077a0 <RCCEx_PLL2_Config+0x15c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007790:	2b00      	cmp	r3, #0
 8007792:	d0f0      	beq.n	8007776 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007794:	7bfb      	ldrb	r3, [r7, #15]
}
 8007796:	4618      	mov	r0, r3
 8007798:	3710      	adds	r7, #16
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	58024400 	.word	0x58024400
 80077a4:	ffff0007 	.word	0xffff0007

080077a8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80077b2:	2300      	movs	r3, #0
 80077b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80077b6:	4b53      	ldr	r3, [pc, #332]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80077b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ba:	f003 0303 	and.w	r3, r3, #3
 80077be:	2b03      	cmp	r3, #3
 80077c0:	d101      	bne.n	80077c6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e099      	b.n	80078fa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80077c6:	4b4f      	ldr	r3, [pc, #316]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a4e      	ldr	r2, [pc, #312]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80077cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077d2:	f7fa ff49 	bl	8002668 <HAL_GetTick>
 80077d6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80077d8:	e008      	b.n	80077ec <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80077da:	f7fa ff45 	bl	8002668 <HAL_GetTick>
 80077de:	4602      	mov	r2, r0
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d901      	bls.n	80077ec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80077e8:	2303      	movs	r3, #3
 80077ea:	e086      	b.n	80078fa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80077ec:	4b45      	ldr	r3, [pc, #276]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1f0      	bne.n	80077da <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80077f8:	4b42      	ldr	r3, [pc, #264]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80077fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077fc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	051b      	lsls	r3, r3, #20
 8007806:	493f      	ldr	r1, [pc, #252]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007808:	4313      	orrs	r3, r2
 800780a:	628b      	str	r3, [r1, #40]	; 0x28
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	3b01      	subs	r3, #1
 8007812:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	3b01      	subs	r3, #1
 800781c:	025b      	lsls	r3, r3, #9
 800781e:	b29b      	uxth	r3, r3
 8007820:	431a      	orrs	r2, r3
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	3b01      	subs	r3, #1
 8007828:	041b      	lsls	r3, r3, #16
 800782a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800782e:	431a      	orrs	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	3b01      	subs	r3, #1
 8007836:	061b      	lsls	r3, r3, #24
 8007838:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800783c:	4931      	ldr	r1, [pc, #196]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 800783e:	4313      	orrs	r3, r2
 8007840:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007842:	4b30      	ldr	r3, [pc, #192]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007846:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	695b      	ldr	r3, [r3, #20]
 800784e:	492d      	ldr	r1, [pc, #180]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007850:	4313      	orrs	r3, r2
 8007852:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007854:	4b2b      	ldr	r3, [pc, #172]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007858:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	699b      	ldr	r3, [r3, #24]
 8007860:	4928      	ldr	r1, [pc, #160]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007862:	4313      	orrs	r3, r2
 8007864:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007866:	4b27      	ldr	r3, [pc, #156]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800786a:	4a26      	ldr	r2, [pc, #152]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 800786c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007870:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007872:	4b24      	ldr	r3, [pc, #144]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007874:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007876:	4b24      	ldr	r3, [pc, #144]	; (8007908 <RCCEx_PLL3_Config+0x160>)
 8007878:	4013      	ands	r3, r2
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	69d2      	ldr	r2, [r2, #28]
 800787e:	00d2      	lsls	r2, r2, #3
 8007880:	4920      	ldr	r1, [pc, #128]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007882:	4313      	orrs	r3, r2
 8007884:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007886:	4b1f      	ldr	r3, [pc, #124]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 8007888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800788a:	4a1e      	ldr	r2, [pc, #120]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 800788c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007890:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d106      	bne.n	80078a6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007898:	4b1a      	ldr	r3, [pc, #104]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 800789a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789c:	4a19      	ldr	r2, [pc, #100]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 800789e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80078a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80078a4:	e00f      	b.n	80078c6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d106      	bne.n	80078ba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80078ac:	4b15      	ldr	r3, [pc, #84]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80078ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b0:	4a14      	ldr	r2, [pc, #80]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80078b2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80078b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80078b8:	e005      	b.n	80078c6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80078ba:	4b12      	ldr	r3, [pc, #72]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80078bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078be:	4a11      	ldr	r2, [pc, #68]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80078c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078c4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80078c6:	4b0f      	ldr	r3, [pc, #60]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a0e      	ldr	r2, [pc, #56]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80078cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078d2:	f7fa fec9 	bl	8002668 <HAL_GetTick>
 80078d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80078d8:	e008      	b.n	80078ec <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80078da:	f7fa fec5 	bl	8002668 <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	2b02      	cmp	r3, #2
 80078e6:	d901      	bls.n	80078ec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80078e8:	2303      	movs	r3, #3
 80078ea:	e006      	b.n	80078fa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80078ec:	4b05      	ldr	r3, [pc, #20]	; (8007904 <RCCEx_PLL3_Config+0x15c>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d0f0      	beq.n	80078da <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80078f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	58024400 	.word	0x58024400
 8007908:	ffff0007 	.word	0xffff0007

0800790c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 8007914:	2300      	movs	r3, #0
 8007916:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d101      	bne.n	8007922 <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e0eb      	b.n	8007afa <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a75      	ldr	r2, [pc, #468]	; (8007b04 <HAL_SPI_Init+0x1f8>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d00f      	beq.n	8007952 <HAL_SPI_Init+0x46>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a74      	ldr	r2, [pc, #464]	; (8007b08 <HAL_SPI_Init+0x1fc>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d00a      	beq.n	8007952 <HAL_SPI_Init+0x46>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a72      	ldr	r2, [pc, #456]	; (8007b0c <HAL_SPI_Init+0x200>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d005      	beq.n	8007952 <HAL_SPI_Init+0x46>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	2b0f      	cmp	r3, #15
 800794c:	d901      	bls.n	8007952 <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e0d3      	b.n	8007afa <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 f8dc 	bl	8007b10 <SPI_GetPacketSize>
 8007958:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a69      	ldr	r2, [pc, #420]	; (8007b04 <HAL_SPI_Init+0x1f8>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d00c      	beq.n	800797e <HAL_SPI_Init+0x72>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a67      	ldr	r2, [pc, #412]	; (8007b08 <HAL_SPI_Init+0x1fc>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d007      	beq.n	800797e <HAL_SPI_Init+0x72>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a66      	ldr	r2, [pc, #408]	; (8007b0c <HAL_SPI_Init+0x200>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d002      	beq.n	800797e <HAL_SPI_Init+0x72>
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	2b08      	cmp	r3, #8
 800797c:	d811      	bhi.n	80079a2 <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007982:	4a60      	ldr	r2, [pc, #384]	; (8007b04 <HAL_SPI_Init+0x1f8>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d009      	beq.n	800799c <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a5e      	ldr	r2, [pc, #376]	; (8007b08 <HAL_SPI_Init+0x1fc>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d004      	beq.n	800799c <HAL_SPI_Init+0x90>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a5d      	ldr	r2, [pc, #372]	; (8007b0c <HAL_SPI_Init+0x200>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d104      	bne.n	80079a6 <HAL_SPI_Init+0x9a>
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	2b10      	cmp	r3, #16
 80079a0:	d901      	bls.n	80079a6 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e0a9      	b.n	8007afa <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d106      	bne.n	80079c0 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f7fa f848 	bl	8001a50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2202      	movs	r2, #2
 80079c4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f022 0201 	bic.w	r2, r2, #1
 80079d6:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	699b      	ldr	r3, [r3, #24]
 80079dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80079e0:	d119      	bne.n	8007a16 <HAL_SPI_Init+0x10a>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80079ea:	d103      	bne.n	80079f4 <HAL_SPI_Init+0xe8>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d008      	beq.n	8007a06 <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d10c      	bne.n	8007a16 <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a00:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a04:	d107      	bne.n	8007a16 <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a14:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	69da      	ldr	r2, [r3, #28]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a1e:	431a      	orrs	r2, r3
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	431a      	orrs	r2, r3
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a28:	ea42 0103 	orr.w	r1, r2, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	68da      	ldr	r2, [r3, #12]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	430a      	orrs	r2, r1
 8007a36:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a40:	431a      	orrs	r2, r3
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a46:	431a      	orrs	r2, r3
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	431a      	orrs	r2, r3
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	431a      	orrs	r2, r3
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	695b      	ldr	r3, [r3, #20]
 8007a58:	431a      	orrs	r2, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a1b      	ldr	r3, [r3, #32]
 8007a5e:	431a      	orrs	r2, r3
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	431a      	orrs	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a6a:	431a      	orrs	r2, r3
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	431a      	orrs	r2, r3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a76:	ea42 0103 	orr.w	r1, r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	430a      	orrs	r2, r1
 8007a84:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d113      	bne.n	8007ab6 <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007aa0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ab4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f022 0201 	bic.w	r2, r2, #1
 8007ac4:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00a      	beq.n	8007ae8 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8007af8:	2300      	movs	r3, #0
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3710      	adds	r7, #16
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop
 8007b04:	40013000 	.word	0x40013000
 8007b08:	40003800 	.word	0x40003800
 8007b0c:	40003c00 	.word	0x40003c00

08007b10 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b085      	sub	sp, #20
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b1c:	095b      	lsrs	r3, r3, #5
 8007b1e:	3301      	adds	r3, #1
 8007b20:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	3301      	adds	r3, #1
 8007b28:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	3307      	adds	r3, #7
 8007b2e:	08db      	lsrs	r3, r3, #3
 8007b30:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	fb02 f303 	mul.w	r3, r2, r3
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3714      	adds	r7, #20
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr

08007b46 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b082      	sub	sp, #8
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e049      	b.n	8007bec <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d106      	bne.n	8007b72 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f7f9 ffd5 	bl	8001b1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2202      	movs	r2, #2
 8007b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	3304      	adds	r3, #4
 8007b82:	4619      	mov	r1, r3
 8007b84:	4610      	mov	r0, r2
 8007b86:	f000 fdaf 	bl	80086e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2201      	movs	r2, #1
 8007bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2201      	movs	r2, #1
 8007bce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2201      	movs	r2, #1
 8007be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3708      	adds	r7, #8
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	68da      	ldr	r2, [r3, #12]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f022 0201 	bic.w	r2, r2, #1
 8007c0a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	6a1a      	ldr	r2, [r3, #32]
 8007c12:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c16:	4013      	ands	r3, r2
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d10f      	bne.n	8007c3c <HAL_TIM_Base_Stop_IT+0x48>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	6a1a      	ldr	r2, [r3, #32]
 8007c22:	f240 4344 	movw	r3, #1092	; 0x444
 8007c26:	4013      	ands	r3, r2
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d107      	bne.n	8007c3c <HAL_TIM_Base_Stop_IT+0x48>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f022 0201 	bic.w	r2, r2, #1
 8007c3a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	370c      	adds	r7, #12
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c52:	b580      	push	{r7, lr}
 8007c54:	b082      	sub	sp, #8
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d101      	bne.n	8007c64 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e049      	b.n	8007cf8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d106      	bne.n	8007c7e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 f841 	bl	8007d00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2202      	movs	r2, #2
 8007c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	3304      	adds	r3, #4
 8007c8e:	4619      	mov	r1, r3
 8007c90:	4610      	mov	r0, r2
 8007c92:	f000 fd29 	bl	80086e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2201      	movs	r2, #1
 8007c9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cf6:	2300      	movs	r3, #0
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3708      	adds	r7, #8
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}

08007d00 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007d08:	bf00      	nop
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d109      	bne.n	8007d38 <HAL_TIM_PWM_Start+0x24>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	bf14      	ite	ne
 8007d30:	2301      	movne	r3, #1
 8007d32:	2300      	moveq	r3, #0
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	e03c      	b.n	8007db2 <HAL_TIM_PWM_Start+0x9e>
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	2b04      	cmp	r3, #4
 8007d3c:	d109      	bne.n	8007d52 <HAL_TIM_PWM_Start+0x3e>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	bf14      	ite	ne
 8007d4a:	2301      	movne	r3, #1
 8007d4c:	2300      	moveq	r3, #0
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	e02f      	b.n	8007db2 <HAL_TIM_PWM_Start+0x9e>
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	2b08      	cmp	r3, #8
 8007d56:	d109      	bne.n	8007d6c <HAL_TIM_PWM_Start+0x58>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	bf14      	ite	ne
 8007d64:	2301      	movne	r3, #1
 8007d66:	2300      	moveq	r3, #0
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	e022      	b.n	8007db2 <HAL_TIM_PWM_Start+0x9e>
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	2b0c      	cmp	r3, #12
 8007d70:	d109      	bne.n	8007d86 <HAL_TIM_PWM_Start+0x72>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d78:	b2db      	uxtb	r3, r3
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	bf14      	ite	ne
 8007d7e:	2301      	movne	r3, #1
 8007d80:	2300      	moveq	r3, #0
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	e015      	b.n	8007db2 <HAL_TIM_PWM_Start+0x9e>
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	2b10      	cmp	r3, #16
 8007d8a:	d109      	bne.n	8007da0 <HAL_TIM_PWM_Start+0x8c>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	bf14      	ite	ne
 8007d98:	2301      	movne	r3, #1
 8007d9a:	2300      	moveq	r3, #0
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	e008      	b.n	8007db2 <HAL_TIM_PWM_Start+0x9e>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	bf14      	ite	ne
 8007dac:	2301      	movne	r3, #1
 8007dae:	2300      	moveq	r3, #0
 8007db0:	b2db      	uxtb	r3, r3
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d001      	beq.n	8007dba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e09c      	b.n	8007ef4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d104      	bne.n	8007dca <HAL_TIM_PWM_Start+0xb6>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2202      	movs	r2, #2
 8007dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007dc8:	e023      	b.n	8007e12 <HAL_TIM_PWM_Start+0xfe>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	2b04      	cmp	r3, #4
 8007dce:	d104      	bne.n	8007dda <HAL_TIM_PWM_Start+0xc6>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dd8:	e01b      	b.n	8007e12 <HAL_TIM_PWM_Start+0xfe>
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	2b08      	cmp	r3, #8
 8007dde:	d104      	bne.n	8007dea <HAL_TIM_PWM_Start+0xd6>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2202      	movs	r2, #2
 8007de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007de8:	e013      	b.n	8007e12 <HAL_TIM_PWM_Start+0xfe>
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	2b0c      	cmp	r3, #12
 8007dee:	d104      	bne.n	8007dfa <HAL_TIM_PWM_Start+0xe6>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2202      	movs	r2, #2
 8007df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007df8:	e00b      	b.n	8007e12 <HAL_TIM_PWM_Start+0xfe>
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	2b10      	cmp	r3, #16
 8007dfe:	d104      	bne.n	8007e0a <HAL_TIM_PWM_Start+0xf6>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e08:	e003      	b.n	8007e12 <HAL_TIM_PWM_Start+0xfe>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2202      	movs	r2, #2
 8007e0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	2201      	movs	r2, #1
 8007e18:	6839      	ldr	r1, [r7, #0]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f001 f86a 	bl	8008ef4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a35      	ldr	r2, [pc, #212]	; (8007efc <HAL_TIM_PWM_Start+0x1e8>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d013      	beq.n	8007e52 <HAL_TIM_PWM_Start+0x13e>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a34      	ldr	r2, [pc, #208]	; (8007f00 <HAL_TIM_PWM_Start+0x1ec>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d00e      	beq.n	8007e52 <HAL_TIM_PWM_Start+0x13e>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a32      	ldr	r2, [pc, #200]	; (8007f04 <HAL_TIM_PWM_Start+0x1f0>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d009      	beq.n	8007e52 <HAL_TIM_PWM_Start+0x13e>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a31      	ldr	r2, [pc, #196]	; (8007f08 <HAL_TIM_PWM_Start+0x1f4>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d004      	beq.n	8007e52 <HAL_TIM_PWM_Start+0x13e>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a2f      	ldr	r2, [pc, #188]	; (8007f0c <HAL_TIM_PWM_Start+0x1f8>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d101      	bne.n	8007e56 <HAL_TIM_PWM_Start+0x142>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e000      	b.n	8007e58 <HAL_TIM_PWM_Start+0x144>
 8007e56:	2300      	movs	r3, #0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d007      	beq.n	8007e6c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e6a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a22      	ldr	r2, [pc, #136]	; (8007efc <HAL_TIM_PWM_Start+0x1e8>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d01d      	beq.n	8007eb2 <HAL_TIM_PWM_Start+0x19e>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e7e:	d018      	beq.n	8007eb2 <HAL_TIM_PWM_Start+0x19e>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a22      	ldr	r2, [pc, #136]	; (8007f10 <HAL_TIM_PWM_Start+0x1fc>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d013      	beq.n	8007eb2 <HAL_TIM_PWM_Start+0x19e>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a21      	ldr	r2, [pc, #132]	; (8007f14 <HAL_TIM_PWM_Start+0x200>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d00e      	beq.n	8007eb2 <HAL_TIM_PWM_Start+0x19e>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a1f      	ldr	r2, [pc, #124]	; (8007f18 <HAL_TIM_PWM_Start+0x204>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d009      	beq.n	8007eb2 <HAL_TIM_PWM_Start+0x19e>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a17      	ldr	r2, [pc, #92]	; (8007f00 <HAL_TIM_PWM_Start+0x1ec>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d004      	beq.n	8007eb2 <HAL_TIM_PWM_Start+0x19e>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a1b      	ldr	r2, [pc, #108]	; (8007f1c <HAL_TIM_PWM_Start+0x208>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d115      	bne.n	8007ede <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	689a      	ldr	r2, [r3, #8]
 8007eb8:	4b19      	ldr	r3, [pc, #100]	; (8007f20 <HAL_TIM_PWM_Start+0x20c>)
 8007eba:	4013      	ands	r3, r2
 8007ebc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2b06      	cmp	r3, #6
 8007ec2:	d015      	beq.n	8007ef0 <HAL_TIM_PWM_Start+0x1dc>
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007eca:	d011      	beq.n	8007ef0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f042 0201 	orr.w	r2, r2, #1
 8007eda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007edc:	e008      	b.n	8007ef0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f042 0201 	orr.w	r2, r2, #1
 8007eec:	601a      	str	r2, [r3, #0]
 8007eee:	e000      	b.n	8007ef2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ef0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	40010000 	.word	0x40010000
 8007f00:	40010400 	.word	0x40010400
 8007f04:	40014000 	.word	0x40014000
 8007f08:	40014400 	.word	0x40014400
 8007f0c:	40014800 	.word	0x40014800
 8007f10:	40000400 	.word	0x40000400
 8007f14:	40000800 	.word	0x40000800
 8007f18:	40000c00 	.word	0x40000c00
 8007f1c:	40001800 	.word	0x40001800
 8007f20:	00010007 	.word	0x00010007

08007f24 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2200      	movs	r2, #0
 8007f34:	6839      	ldr	r1, [r7, #0]
 8007f36:	4618      	mov	r0, r3
 8007f38:	f000 ffdc 	bl	8008ef4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a3e      	ldr	r2, [pc, #248]	; (800803c <HAL_TIM_PWM_Stop+0x118>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d013      	beq.n	8007f6e <HAL_TIM_PWM_Stop+0x4a>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a3d      	ldr	r2, [pc, #244]	; (8008040 <HAL_TIM_PWM_Stop+0x11c>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d00e      	beq.n	8007f6e <HAL_TIM_PWM_Stop+0x4a>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a3b      	ldr	r2, [pc, #236]	; (8008044 <HAL_TIM_PWM_Stop+0x120>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d009      	beq.n	8007f6e <HAL_TIM_PWM_Stop+0x4a>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a3a      	ldr	r2, [pc, #232]	; (8008048 <HAL_TIM_PWM_Stop+0x124>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d004      	beq.n	8007f6e <HAL_TIM_PWM_Stop+0x4a>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a38      	ldr	r2, [pc, #224]	; (800804c <HAL_TIM_PWM_Stop+0x128>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d101      	bne.n	8007f72 <HAL_TIM_PWM_Stop+0x4e>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e000      	b.n	8007f74 <HAL_TIM_PWM_Stop+0x50>
 8007f72:	2300      	movs	r3, #0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d017      	beq.n	8007fa8 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6a1a      	ldr	r2, [r3, #32]
 8007f7e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007f82:	4013      	ands	r3, r2
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d10f      	bne.n	8007fa8 <HAL_TIM_PWM_Stop+0x84>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6a1a      	ldr	r2, [r3, #32]
 8007f8e:	f240 4344 	movw	r3, #1092	; 0x444
 8007f92:	4013      	ands	r3, r2
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d107      	bne.n	8007fa8 <HAL_TIM_PWM_Stop+0x84>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007fa6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	6a1a      	ldr	r2, [r3, #32]
 8007fae:	f241 1311 	movw	r3, #4369	; 0x1111
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d10f      	bne.n	8007fd8 <HAL_TIM_PWM_Stop+0xb4>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6a1a      	ldr	r2, [r3, #32]
 8007fbe:	f240 4344 	movw	r3, #1092	; 0x444
 8007fc2:	4013      	ands	r3, r2
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d107      	bne.n	8007fd8 <HAL_TIM_PWM_Stop+0xb4>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f022 0201 	bic.w	r2, r2, #1
 8007fd6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d104      	bne.n	8007fe8 <HAL_TIM_PWM_Stop+0xc4>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fe6:	e023      	b.n	8008030 <HAL_TIM_PWM_Stop+0x10c>
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	2b04      	cmp	r3, #4
 8007fec:	d104      	bne.n	8007ff8 <HAL_TIM_PWM_Stop+0xd4>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ff6:	e01b      	b.n	8008030 <HAL_TIM_PWM_Stop+0x10c>
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	2b08      	cmp	r3, #8
 8007ffc:	d104      	bne.n	8008008 <HAL_TIM_PWM_Stop+0xe4>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2201      	movs	r2, #1
 8008002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008006:	e013      	b.n	8008030 <HAL_TIM_PWM_Stop+0x10c>
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	2b0c      	cmp	r3, #12
 800800c:	d104      	bne.n	8008018 <HAL_TIM_PWM_Stop+0xf4>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2201      	movs	r2, #1
 8008012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008016:	e00b      	b.n	8008030 <HAL_TIM_PWM_Stop+0x10c>
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	2b10      	cmp	r3, #16
 800801c:	d104      	bne.n	8008028 <HAL_TIM_PWM_Stop+0x104>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008026:	e003      	b.n	8008030 <HAL_TIM_PWM_Stop+0x10c>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	3708      	adds	r7, #8
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}
 800803a:	bf00      	nop
 800803c:	40010000 	.word	0x40010000
 8008040:	40010400 	.word	0x40010400
 8008044:	40014000 	.word	0x40014000
 8008048:	40014400 	.word	0x40014400
 800804c:	40014800 	.word	0x40014800

08008050 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b082      	sub	sp, #8
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	f003 0302 	and.w	r3, r3, #2
 8008062:	2b02      	cmp	r3, #2
 8008064:	d122      	bne.n	80080ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b02      	cmp	r3, #2
 8008072:	d11b      	bne.n	80080ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f06f 0202 	mvn.w	r2, #2
 800807c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	f003 0303 	and.w	r3, r3, #3
 800808e:	2b00      	cmp	r3, #0
 8008090:	d003      	beq.n	800809a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 fb0a 	bl	80086ac <HAL_TIM_IC_CaptureCallback>
 8008098:	e005      	b.n	80080a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 fafc 	bl	8008698 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 fb0d 	bl	80086c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	f003 0304 	and.w	r3, r3, #4
 80080b6:	2b04      	cmp	r3, #4
 80080b8:	d122      	bne.n	8008100 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	f003 0304 	and.w	r3, r3, #4
 80080c4:	2b04      	cmp	r3, #4
 80080c6:	d11b      	bne.n	8008100 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f06f 0204 	mvn.w	r2, #4
 80080d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2202      	movs	r2, #2
 80080d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d003      	beq.n	80080ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fae0 	bl	80086ac <HAL_TIM_IC_CaptureCallback>
 80080ec:	e005      	b.n	80080fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fad2 	bl	8008698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fae3 	bl	80086c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	f003 0308 	and.w	r3, r3, #8
 800810a:	2b08      	cmp	r3, #8
 800810c:	d122      	bne.n	8008154 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	f003 0308 	and.w	r3, r3, #8
 8008118:	2b08      	cmp	r3, #8
 800811a:	d11b      	bne.n	8008154 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f06f 0208 	mvn.w	r2, #8
 8008124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2204      	movs	r2, #4
 800812a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	69db      	ldr	r3, [r3, #28]
 8008132:	f003 0303 	and.w	r3, r3, #3
 8008136:	2b00      	cmp	r3, #0
 8008138:	d003      	beq.n	8008142 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 fab6 	bl	80086ac <HAL_TIM_IC_CaptureCallback>
 8008140:	e005      	b.n	800814e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 faa8 	bl	8008698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f000 fab9 	bl	80086c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	691b      	ldr	r3, [r3, #16]
 800815a:	f003 0310 	and.w	r3, r3, #16
 800815e:	2b10      	cmp	r3, #16
 8008160:	d122      	bne.n	80081a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	f003 0310 	and.w	r3, r3, #16
 800816c:	2b10      	cmp	r3, #16
 800816e:	d11b      	bne.n	80081a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f06f 0210 	mvn.w	r2, #16
 8008178:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2208      	movs	r2, #8
 800817e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	69db      	ldr	r3, [r3, #28]
 8008186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800818a:	2b00      	cmp	r3, #0
 800818c:	d003      	beq.n	8008196 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 fa8c 	bl	80086ac <HAL_TIM_IC_CaptureCallback>
 8008194:	e005      	b.n	80081a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 fa7e 	bl	8008698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f000 fa8f 	bl	80086c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	f003 0301 	and.w	r3, r3, #1
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	d10e      	bne.n	80081d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	f003 0301 	and.w	r3, r3, #1
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d107      	bne.n	80081d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f06f 0201 	mvn.w	r2, #1
 80081cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7f9 fbf2 	bl	80019b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081de:	2b80      	cmp	r3, #128	; 0x80
 80081e0:	d10e      	bne.n	8008200 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081ec:	2b80      	cmp	r3, #128	; 0x80
 80081ee:	d107      	bne.n	8008200 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80081f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 ffb0 	bl	8009160 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800820a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800820e:	d10e      	bne.n	800822e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800821a:	2b80      	cmp	r3, #128	; 0x80
 800821c:	d107      	bne.n	800822e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008226:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 ffa3 	bl	8009174 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008238:	2b40      	cmp	r3, #64	; 0x40
 800823a:	d10e      	bne.n	800825a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008246:	2b40      	cmp	r3, #64	; 0x40
 8008248:	d107      	bne.n	800825a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f000 fa3d 	bl	80086d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	691b      	ldr	r3, [r3, #16]
 8008260:	f003 0320 	and.w	r3, r3, #32
 8008264:	2b20      	cmp	r3, #32
 8008266:	d10e      	bne.n	8008286 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68db      	ldr	r3, [r3, #12]
 800826e:	f003 0320 	and.w	r3, r3, #32
 8008272:	2b20      	cmp	r3, #32
 8008274:	d107      	bne.n	8008286 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f06f 0220 	mvn.w	r2, #32
 800827e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 ff63 	bl	800914c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008286:	bf00      	nop
 8008288:	3708      	adds	r7, #8
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}
	...

08008290 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d101      	bne.n	80082aa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80082a6:	2302      	movs	r3, #2
 80082a8:	e0fd      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x216>
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2201      	movs	r2, #1
 80082ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2b14      	cmp	r3, #20
 80082b6:	f200 80f0 	bhi.w	800849a <HAL_TIM_PWM_ConfigChannel+0x20a>
 80082ba:	a201      	add	r2, pc, #4	; (adr r2, 80082c0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80082bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c0:	08008315 	.word	0x08008315
 80082c4:	0800849b 	.word	0x0800849b
 80082c8:	0800849b 	.word	0x0800849b
 80082cc:	0800849b 	.word	0x0800849b
 80082d0:	08008355 	.word	0x08008355
 80082d4:	0800849b 	.word	0x0800849b
 80082d8:	0800849b 	.word	0x0800849b
 80082dc:	0800849b 	.word	0x0800849b
 80082e0:	08008397 	.word	0x08008397
 80082e4:	0800849b 	.word	0x0800849b
 80082e8:	0800849b 	.word	0x0800849b
 80082ec:	0800849b 	.word	0x0800849b
 80082f0:	080083d7 	.word	0x080083d7
 80082f4:	0800849b 	.word	0x0800849b
 80082f8:	0800849b 	.word	0x0800849b
 80082fc:	0800849b 	.word	0x0800849b
 8008300:	08008419 	.word	0x08008419
 8008304:	0800849b 	.word	0x0800849b
 8008308:	0800849b 	.word	0x0800849b
 800830c:	0800849b 	.word	0x0800849b
 8008310:	08008459 	.word	0x08008459
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68b9      	ldr	r1, [r7, #8]
 800831a:	4618      	mov	r0, r3
 800831c:	f000 fa7e 	bl	800881c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	699a      	ldr	r2, [r3, #24]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f042 0208 	orr.w	r2, r2, #8
 800832e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	699a      	ldr	r2, [r3, #24]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f022 0204 	bic.w	r2, r2, #4
 800833e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	6999      	ldr	r1, [r3, #24]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	691a      	ldr	r2, [r3, #16]
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	430a      	orrs	r2, r1
 8008350:	619a      	str	r2, [r3, #24]
      break;
 8008352:	e0a3      	b.n	800849c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68b9      	ldr	r1, [r7, #8]
 800835a:	4618      	mov	r0, r3
 800835c:	f000 faee 	bl	800893c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	699a      	ldr	r2, [r3, #24]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800836e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	699a      	ldr	r2, [r3, #24]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800837e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	6999      	ldr	r1, [r3, #24]
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	691b      	ldr	r3, [r3, #16]
 800838a:	021a      	lsls	r2, r3, #8
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	430a      	orrs	r2, r1
 8008392:	619a      	str	r2, [r3, #24]
      break;
 8008394:	e082      	b.n	800849c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68b9      	ldr	r1, [r7, #8]
 800839c:	4618      	mov	r0, r3
 800839e:	f000 fb57 	bl	8008a50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	69da      	ldr	r2, [r3, #28]
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f042 0208 	orr.w	r2, r2, #8
 80083b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	69da      	ldr	r2, [r3, #28]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f022 0204 	bic.w	r2, r2, #4
 80083c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69d9      	ldr	r1, [r3, #28]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	691a      	ldr	r2, [r3, #16]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	430a      	orrs	r2, r1
 80083d2:	61da      	str	r2, [r3, #28]
      break;
 80083d4:	e062      	b.n	800849c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68b9      	ldr	r1, [r7, #8]
 80083dc:	4618      	mov	r0, r3
 80083de:	f000 fbbd 	bl	8008b5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	69da      	ldr	r2, [r3, #28]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69da      	ldr	r2, [r3, #28]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	69d9      	ldr	r1, [r3, #28]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	021a      	lsls	r2, r3, #8
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	430a      	orrs	r2, r1
 8008414:	61da      	str	r2, [r3, #28]
      break;
 8008416:	e041      	b.n	800849c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	68b9      	ldr	r1, [r7, #8]
 800841e:	4618      	mov	r0, r3
 8008420:	f000 fc04 	bl	8008c2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f042 0208 	orr.w	r2, r2, #8
 8008432:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f022 0204 	bic.w	r2, r2, #4
 8008442:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	691a      	ldr	r2, [r3, #16]
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	430a      	orrs	r2, r1
 8008454:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008456:	e021      	b.n	800849c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68b9      	ldr	r1, [r7, #8]
 800845e:	4618      	mov	r0, r3
 8008460:	f000 fc46 	bl	8008cf0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008472:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008482:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	691b      	ldr	r3, [r3, #16]
 800848e:	021a      	lsls	r2, r3, #8
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	430a      	orrs	r2, r1
 8008496:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008498:	e000      	b.n	800849c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800849a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2200      	movs	r2, #0
 80084a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3710      	adds	r7, #16
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}
 80084ae:	bf00      	nop

080084b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
 80084b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d101      	bne.n	80084c8 <HAL_TIM_ConfigClockSource+0x18>
 80084c4:	2302      	movs	r3, #2
 80084c6:	e0db      	b.n	8008680 <HAL_TIM_ConfigClockSource+0x1d0>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2202      	movs	r2, #2
 80084d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80084e0:	68fa      	ldr	r2, [r7, #12]
 80084e2:	4b69      	ldr	r3, [pc, #420]	; (8008688 <HAL_TIM_ConfigClockSource+0x1d8>)
 80084e4:	4013      	ands	r3, r2
 80084e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80084ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	68fa      	ldr	r2, [r7, #12]
 80084f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a63      	ldr	r2, [pc, #396]	; (800868c <HAL_TIM_ConfigClockSource+0x1dc>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	f000 80a9 	beq.w	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
 8008504:	4a61      	ldr	r2, [pc, #388]	; (800868c <HAL_TIM_ConfigClockSource+0x1dc>)
 8008506:	4293      	cmp	r3, r2
 8008508:	f200 80ae 	bhi.w	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 800850c:	4a60      	ldr	r2, [pc, #384]	; (8008690 <HAL_TIM_ConfigClockSource+0x1e0>)
 800850e:	4293      	cmp	r3, r2
 8008510:	f000 80a1 	beq.w	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
 8008514:	4a5e      	ldr	r2, [pc, #376]	; (8008690 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008516:	4293      	cmp	r3, r2
 8008518:	f200 80a6 	bhi.w	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 800851c:	4a5d      	ldr	r2, [pc, #372]	; (8008694 <HAL_TIM_ConfigClockSource+0x1e4>)
 800851e:	4293      	cmp	r3, r2
 8008520:	f000 8099 	beq.w	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
 8008524:	4a5b      	ldr	r2, [pc, #364]	; (8008694 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008526:	4293      	cmp	r3, r2
 8008528:	f200 809e 	bhi.w	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 800852c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008530:	f000 8091 	beq.w	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
 8008534:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008538:	f200 8096 	bhi.w	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 800853c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008540:	f000 8089 	beq.w	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
 8008544:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008548:	f200 808e 	bhi.w	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 800854c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008550:	d03e      	beq.n	80085d0 <HAL_TIM_ConfigClockSource+0x120>
 8008552:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008556:	f200 8087 	bhi.w	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 800855a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800855e:	f000 8085 	beq.w	800866c <HAL_TIM_ConfigClockSource+0x1bc>
 8008562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008566:	d87f      	bhi.n	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 8008568:	2b70      	cmp	r3, #112	; 0x70
 800856a:	d01a      	beq.n	80085a2 <HAL_TIM_ConfigClockSource+0xf2>
 800856c:	2b70      	cmp	r3, #112	; 0x70
 800856e:	d87b      	bhi.n	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 8008570:	2b60      	cmp	r3, #96	; 0x60
 8008572:	d050      	beq.n	8008616 <HAL_TIM_ConfigClockSource+0x166>
 8008574:	2b60      	cmp	r3, #96	; 0x60
 8008576:	d877      	bhi.n	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 8008578:	2b50      	cmp	r3, #80	; 0x50
 800857a:	d03c      	beq.n	80085f6 <HAL_TIM_ConfigClockSource+0x146>
 800857c:	2b50      	cmp	r3, #80	; 0x50
 800857e:	d873      	bhi.n	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 8008580:	2b40      	cmp	r3, #64	; 0x40
 8008582:	d058      	beq.n	8008636 <HAL_TIM_ConfigClockSource+0x186>
 8008584:	2b40      	cmp	r3, #64	; 0x40
 8008586:	d86f      	bhi.n	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 8008588:	2b30      	cmp	r3, #48	; 0x30
 800858a:	d064      	beq.n	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
 800858c:	2b30      	cmp	r3, #48	; 0x30
 800858e:	d86b      	bhi.n	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 8008590:	2b20      	cmp	r3, #32
 8008592:	d060      	beq.n	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
 8008594:	2b20      	cmp	r3, #32
 8008596:	d867      	bhi.n	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
 8008598:	2b00      	cmp	r3, #0
 800859a:	d05c      	beq.n	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
 800859c:	2b10      	cmp	r3, #16
 800859e:	d05a      	beq.n	8008656 <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80085a0:	e062      	b.n	8008668 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6818      	ldr	r0, [r3, #0]
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	6899      	ldr	r1, [r3, #8]
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	685a      	ldr	r2, [r3, #4]
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	f000 fc7f 	bl	8008eb4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80085c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	68fa      	ldr	r2, [r7, #12]
 80085cc:	609a      	str	r2, [r3, #8]
      break;
 80085ce:	e04e      	b.n	800866e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6818      	ldr	r0, [r3, #0]
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	6899      	ldr	r1, [r3, #8]
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	685a      	ldr	r2, [r3, #4]
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	f000 fc68 	bl	8008eb4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689a      	ldr	r2, [r3, #8]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80085f2:	609a      	str	r2, [r3, #8]
      break;
 80085f4:	e03b      	b.n	800866e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6818      	ldr	r0, [r3, #0]
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	6859      	ldr	r1, [r3, #4]
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	68db      	ldr	r3, [r3, #12]
 8008602:	461a      	mov	r2, r3
 8008604:	f000 fbd8 	bl	8008db8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2150      	movs	r1, #80	; 0x50
 800860e:	4618      	mov	r0, r3
 8008610:	f000 fc32 	bl	8008e78 <TIM_ITRx_SetConfig>
      break;
 8008614:	e02b      	b.n	800866e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6818      	ldr	r0, [r3, #0]
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	6859      	ldr	r1, [r3, #4]
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	461a      	mov	r2, r3
 8008624:	f000 fbf7 	bl	8008e16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2160      	movs	r1, #96	; 0x60
 800862e:	4618      	mov	r0, r3
 8008630:	f000 fc22 	bl	8008e78 <TIM_ITRx_SetConfig>
      break;
 8008634:	e01b      	b.n	800866e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6818      	ldr	r0, [r3, #0]
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	6859      	ldr	r1, [r3, #4]
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	461a      	mov	r2, r3
 8008644:	f000 fbb8 	bl	8008db8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2140      	movs	r1, #64	; 0x40
 800864e:	4618      	mov	r0, r3
 8008650:	f000 fc12 	bl	8008e78 <TIM_ITRx_SetConfig>
      break;
 8008654:	e00b      	b.n	800866e <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4619      	mov	r1, r3
 8008660:	4610      	mov	r0, r2
 8008662:	f000 fc09 	bl	8008e78 <TIM_ITRx_SetConfig>
        break;
 8008666:	e002      	b.n	800866e <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008668:	bf00      	nop
 800866a:	e000      	b.n	800866e <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800866c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2201      	movs	r2, #1
 8008672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2200      	movs	r2, #0
 800867a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3710      	adds	r7, #16
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}
 8008688:	ffceff88 	.word	0xffceff88
 800868c:	00100040 	.word	0x00100040
 8008690:	00100030 	.word	0x00100030
 8008694:	00100020 	.word	0x00100020

08008698 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008698:	b480      	push	{r7}
 800869a:	b083      	sub	sp, #12
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80086a0:	bf00      	nop
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80086b4:	bf00      	nop
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80086c8:	bf00      	nop
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b083      	sub	sp, #12
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086dc:	bf00      	nop
 80086de:	370c      	adds	r7, #12
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b085      	sub	sp, #20
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a40      	ldr	r2, [pc, #256]	; (80087fc <TIM_Base_SetConfig+0x114>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d013      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008706:	d00f      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a3d      	ldr	r2, [pc, #244]	; (8008800 <TIM_Base_SetConfig+0x118>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d00b      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a3c      	ldr	r2, [pc, #240]	; (8008804 <TIM_Base_SetConfig+0x11c>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d007      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4a3b      	ldr	r2, [pc, #236]	; (8008808 <TIM_Base_SetConfig+0x120>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d003      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	4a3a      	ldr	r2, [pc, #232]	; (800880c <TIM_Base_SetConfig+0x124>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d108      	bne.n	800873a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800872e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	4313      	orrs	r3, r2
 8008738:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a2f      	ldr	r2, [pc, #188]	; (80087fc <TIM_Base_SetConfig+0x114>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d01f      	beq.n	8008782 <TIM_Base_SetConfig+0x9a>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008748:	d01b      	beq.n	8008782 <TIM_Base_SetConfig+0x9a>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a2c      	ldr	r2, [pc, #176]	; (8008800 <TIM_Base_SetConfig+0x118>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d017      	beq.n	8008782 <TIM_Base_SetConfig+0x9a>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a2b      	ldr	r2, [pc, #172]	; (8008804 <TIM_Base_SetConfig+0x11c>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d013      	beq.n	8008782 <TIM_Base_SetConfig+0x9a>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a2a      	ldr	r2, [pc, #168]	; (8008808 <TIM_Base_SetConfig+0x120>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d00f      	beq.n	8008782 <TIM_Base_SetConfig+0x9a>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a29      	ldr	r2, [pc, #164]	; (800880c <TIM_Base_SetConfig+0x124>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d00b      	beq.n	8008782 <TIM_Base_SetConfig+0x9a>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	4a28      	ldr	r2, [pc, #160]	; (8008810 <TIM_Base_SetConfig+0x128>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d007      	beq.n	8008782 <TIM_Base_SetConfig+0x9a>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	4a27      	ldr	r2, [pc, #156]	; (8008814 <TIM_Base_SetConfig+0x12c>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d003      	beq.n	8008782 <TIM_Base_SetConfig+0x9a>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	4a26      	ldr	r2, [pc, #152]	; (8008818 <TIM_Base_SetConfig+0x130>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d108      	bne.n	8008794 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008788:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	68db      	ldr	r3, [r3, #12]
 800878e:	68fa      	ldr	r2, [r7, #12]
 8008790:	4313      	orrs	r3, r2
 8008792:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	695b      	ldr	r3, [r3, #20]
 800879e:	4313      	orrs	r3, r2
 80087a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	689a      	ldr	r2, [r3, #8]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a10      	ldr	r2, [pc, #64]	; (80087fc <TIM_Base_SetConfig+0x114>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d00f      	beq.n	80087e0 <TIM_Base_SetConfig+0xf8>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4a12      	ldr	r2, [pc, #72]	; (800880c <TIM_Base_SetConfig+0x124>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d00b      	beq.n	80087e0 <TIM_Base_SetConfig+0xf8>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a11      	ldr	r2, [pc, #68]	; (8008810 <TIM_Base_SetConfig+0x128>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d007      	beq.n	80087e0 <TIM_Base_SetConfig+0xf8>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a10      	ldr	r2, [pc, #64]	; (8008814 <TIM_Base_SetConfig+0x12c>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d003      	beq.n	80087e0 <TIM_Base_SetConfig+0xf8>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a0f      	ldr	r2, [pc, #60]	; (8008818 <TIM_Base_SetConfig+0x130>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d103      	bne.n	80087e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	691a      	ldr	r2, [r3, #16]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	615a      	str	r2, [r3, #20]
}
 80087ee:	bf00      	nop
 80087f0:	3714      	adds	r7, #20
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop
 80087fc:	40010000 	.word	0x40010000
 8008800:	40000400 	.word	0x40000400
 8008804:	40000800 	.word	0x40000800
 8008808:	40000c00 	.word	0x40000c00
 800880c:	40010400 	.word	0x40010400
 8008810:	40014000 	.word	0x40014000
 8008814:	40014400 	.word	0x40014400
 8008818:	40014800 	.word	0x40014800

0800881c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800881c:	b480      	push	{r7}
 800881e:	b087      	sub	sp, #28
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6a1b      	ldr	r3, [r3, #32]
 800882a:	f023 0201 	bic.w	r2, r3, #1
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6a1b      	ldr	r3, [r3, #32]
 8008836:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	699b      	ldr	r3, [r3, #24]
 8008842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	4b37      	ldr	r3, [pc, #220]	; (8008924 <TIM_OC1_SetConfig+0x108>)
 8008848:	4013      	ands	r3, r2
 800884a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f023 0303 	bic.w	r3, r3, #3
 8008852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	68fa      	ldr	r2, [r7, #12]
 800885a:	4313      	orrs	r3, r2
 800885c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	f023 0302 	bic.w	r3, r3, #2
 8008864:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	697a      	ldr	r2, [r7, #20]
 800886c:	4313      	orrs	r3, r2
 800886e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	4a2d      	ldr	r2, [pc, #180]	; (8008928 <TIM_OC1_SetConfig+0x10c>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d00f      	beq.n	8008898 <TIM_OC1_SetConfig+0x7c>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	4a2c      	ldr	r2, [pc, #176]	; (800892c <TIM_OC1_SetConfig+0x110>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d00b      	beq.n	8008898 <TIM_OC1_SetConfig+0x7c>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	4a2b      	ldr	r2, [pc, #172]	; (8008930 <TIM_OC1_SetConfig+0x114>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d007      	beq.n	8008898 <TIM_OC1_SetConfig+0x7c>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	4a2a      	ldr	r2, [pc, #168]	; (8008934 <TIM_OC1_SetConfig+0x118>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d003      	beq.n	8008898 <TIM_OC1_SetConfig+0x7c>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a29      	ldr	r2, [pc, #164]	; (8008938 <TIM_OC1_SetConfig+0x11c>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d10c      	bne.n	80088b2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	f023 0308 	bic.w	r3, r3, #8
 800889e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	f023 0304 	bic.w	r3, r3, #4
 80088b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4a1c      	ldr	r2, [pc, #112]	; (8008928 <TIM_OC1_SetConfig+0x10c>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d00f      	beq.n	80088da <TIM_OC1_SetConfig+0xbe>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a1b      	ldr	r2, [pc, #108]	; (800892c <TIM_OC1_SetConfig+0x110>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d00b      	beq.n	80088da <TIM_OC1_SetConfig+0xbe>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	4a1a      	ldr	r2, [pc, #104]	; (8008930 <TIM_OC1_SetConfig+0x114>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d007      	beq.n	80088da <TIM_OC1_SetConfig+0xbe>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	4a19      	ldr	r2, [pc, #100]	; (8008934 <TIM_OC1_SetConfig+0x118>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d003      	beq.n	80088da <TIM_OC1_SetConfig+0xbe>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a18      	ldr	r2, [pc, #96]	; (8008938 <TIM_OC1_SetConfig+0x11c>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d111      	bne.n	80088fe <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	695b      	ldr	r3, [r3, #20]
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	4313      	orrs	r3, r2
 80088f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	699b      	ldr	r3, [r3, #24]
 80088f8:	693a      	ldr	r2, [r7, #16]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	693a      	ldr	r2, [r7, #16]
 8008902:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	68fa      	ldr	r2, [r7, #12]
 8008908:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	697a      	ldr	r2, [r7, #20]
 8008916:	621a      	str	r2, [r3, #32]
}
 8008918:	bf00      	nop
 800891a:	371c      	adds	r7, #28
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr
 8008924:	fffeff8f 	.word	0xfffeff8f
 8008928:	40010000 	.word	0x40010000
 800892c:	40010400 	.word	0x40010400
 8008930:	40014000 	.word	0x40014000
 8008934:	40014400 	.word	0x40014400
 8008938:	40014800 	.word	0x40014800

0800893c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800893c:	b480      	push	{r7}
 800893e:	b087      	sub	sp, #28
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6a1b      	ldr	r3, [r3, #32]
 800894a:	f023 0210 	bic.w	r2, r3, #16
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6a1b      	ldr	r3, [r3, #32]
 8008956:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	699b      	ldr	r3, [r3, #24]
 8008962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	4b34      	ldr	r3, [pc, #208]	; (8008a38 <TIM_OC2_SetConfig+0xfc>)
 8008968:	4013      	ands	r3, r2
 800896a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008972:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	021b      	lsls	r3, r3, #8
 800897a:	68fa      	ldr	r2, [r7, #12]
 800897c:	4313      	orrs	r3, r2
 800897e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	f023 0320 	bic.w	r3, r3, #32
 8008986:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	011b      	lsls	r3, r3, #4
 800898e:	697a      	ldr	r2, [r7, #20]
 8008990:	4313      	orrs	r3, r2
 8008992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a29      	ldr	r2, [pc, #164]	; (8008a3c <TIM_OC2_SetConfig+0x100>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d003      	beq.n	80089a4 <TIM_OC2_SetConfig+0x68>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	4a28      	ldr	r2, [pc, #160]	; (8008a40 <TIM_OC2_SetConfig+0x104>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d10d      	bne.n	80089c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	011b      	lsls	r3, r3, #4
 80089b2:	697a      	ldr	r2, [r7, #20]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a1e      	ldr	r2, [pc, #120]	; (8008a3c <TIM_OC2_SetConfig+0x100>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d00f      	beq.n	80089e8 <TIM_OC2_SetConfig+0xac>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a1d      	ldr	r2, [pc, #116]	; (8008a40 <TIM_OC2_SetConfig+0x104>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d00b      	beq.n	80089e8 <TIM_OC2_SetConfig+0xac>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a1c      	ldr	r2, [pc, #112]	; (8008a44 <TIM_OC2_SetConfig+0x108>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d007      	beq.n	80089e8 <TIM_OC2_SetConfig+0xac>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	4a1b      	ldr	r2, [pc, #108]	; (8008a48 <TIM_OC2_SetConfig+0x10c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d003      	beq.n	80089e8 <TIM_OC2_SetConfig+0xac>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	4a1a      	ldr	r2, [pc, #104]	; (8008a4c <TIM_OC2_SetConfig+0x110>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d113      	bne.n	8008a10 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	695b      	ldr	r3, [r3, #20]
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	693a      	ldr	r2, [r7, #16]
 8008a00:	4313      	orrs	r3, r2
 8008a02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	699b      	ldr	r3, [r3, #24]
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	693a      	ldr	r2, [r7, #16]
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	68fa      	ldr	r2, [r7, #12]
 8008a1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	685a      	ldr	r2, [r3, #4]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	697a      	ldr	r2, [r7, #20]
 8008a28:	621a      	str	r2, [r3, #32]
}
 8008a2a:	bf00      	nop
 8008a2c:	371c      	adds	r7, #28
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop
 8008a38:	feff8fff 	.word	0xfeff8fff
 8008a3c:	40010000 	.word	0x40010000
 8008a40:	40010400 	.word	0x40010400
 8008a44:	40014000 	.word	0x40014000
 8008a48:	40014400 	.word	0x40014400
 8008a4c:	40014800 	.word	0x40014800

08008a50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b087      	sub	sp, #28
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6a1b      	ldr	r3, [r3, #32]
 8008a5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a1b      	ldr	r3, [r3, #32]
 8008a6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	69db      	ldr	r3, [r3, #28]
 8008a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f023 0303 	bic.w	r3, r3, #3
 8008a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	021b      	lsls	r3, r3, #8
 8008aa0:	697a      	ldr	r2, [r7, #20]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a27      	ldr	r2, [pc, #156]	; (8008b48 <TIM_OC3_SetConfig+0xf8>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d003      	beq.n	8008ab6 <TIM_OC3_SetConfig+0x66>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a26      	ldr	r2, [pc, #152]	; (8008b4c <TIM_OC3_SetConfig+0xfc>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d10d      	bne.n	8008ad2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008abc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	021b      	lsls	r3, r3, #8
 8008ac4:	697a      	ldr	r2, [r7, #20]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ad0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a1c      	ldr	r2, [pc, #112]	; (8008b48 <TIM_OC3_SetConfig+0xf8>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d00f      	beq.n	8008afa <TIM_OC3_SetConfig+0xaa>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a1b      	ldr	r2, [pc, #108]	; (8008b4c <TIM_OC3_SetConfig+0xfc>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d00b      	beq.n	8008afa <TIM_OC3_SetConfig+0xaa>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	4a1a      	ldr	r2, [pc, #104]	; (8008b50 <TIM_OC3_SetConfig+0x100>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d007      	beq.n	8008afa <TIM_OC3_SetConfig+0xaa>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4a19      	ldr	r2, [pc, #100]	; (8008b54 <TIM_OC3_SetConfig+0x104>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d003      	beq.n	8008afa <TIM_OC3_SetConfig+0xaa>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a18      	ldr	r2, [pc, #96]	; (8008b58 <TIM_OC3_SetConfig+0x108>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d113      	bne.n	8008b22 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	695b      	ldr	r3, [r3, #20]
 8008b0e:	011b      	lsls	r3, r3, #4
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	011b      	lsls	r3, r3, #4
 8008b1c:	693a      	ldr	r2, [r7, #16]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	693a      	ldr	r2, [r7, #16]
 8008b26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	685a      	ldr	r2, [r3, #4]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	621a      	str	r2, [r3, #32]
}
 8008b3c:	bf00      	nop
 8008b3e:	371c      	adds	r7, #28
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr
 8008b48:	40010000 	.word	0x40010000
 8008b4c:	40010400 	.word	0x40010400
 8008b50:	40014000 	.word	0x40014000
 8008b54:	40014400 	.word	0x40014400
 8008b58:	40014800 	.word	0x40014800

08008b5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b087      	sub	sp, #28
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
 8008b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6a1b      	ldr	r3, [r3, #32]
 8008b6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a1b      	ldr	r3, [r3, #32]
 8008b76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	69db      	ldr	r3, [r3, #28]
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	021b      	lsls	r3, r3, #8
 8008b9a:	68fa      	ldr	r2, [r7, #12]
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ba6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	031b      	lsls	r3, r3, #12
 8008bae:	693a      	ldr	r2, [r7, #16]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4a18      	ldr	r2, [pc, #96]	; (8008c18 <TIM_OC4_SetConfig+0xbc>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d00f      	beq.n	8008bdc <TIM_OC4_SetConfig+0x80>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	4a17      	ldr	r2, [pc, #92]	; (8008c1c <TIM_OC4_SetConfig+0xc0>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d00b      	beq.n	8008bdc <TIM_OC4_SetConfig+0x80>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	4a16      	ldr	r2, [pc, #88]	; (8008c20 <TIM_OC4_SetConfig+0xc4>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d007      	beq.n	8008bdc <TIM_OC4_SetConfig+0x80>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	4a15      	ldr	r2, [pc, #84]	; (8008c24 <TIM_OC4_SetConfig+0xc8>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d003      	beq.n	8008bdc <TIM_OC4_SetConfig+0x80>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	4a14      	ldr	r2, [pc, #80]	; (8008c28 <TIM_OC4_SetConfig+0xcc>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d109      	bne.n	8008bf0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008be2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	695b      	ldr	r3, [r3, #20]
 8008be8:	019b      	lsls	r3, r3, #6
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	685a      	ldr	r2, [r3, #4]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	693a      	ldr	r2, [r7, #16]
 8008c08:	621a      	str	r2, [r3, #32]
}
 8008c0a:	bf00      	nop
 8008c0c:	371c      	adds	r7, #28
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr
 8008c16:	bf00      	nop
 8008c18:	40010000 	.word	0x40010000
 8008c1c:	40010400 	.word	0x40010400
 8008c20:	40014000 	.word	0x40014000
 8008c24:	40014400 	.word	0x40014400
 8008c28:	40014800 	.word	0x40014800

08008c2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b087      	sub	sp, #28
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008c6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	689b      	ldr	r3, [r3, #8]
 8008c72:	041b      	lsls	r3, r3, #16
 8008c74:	693a      	ldr	r2, [r7, #16]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a17      	ldr	r2, [pc, #92]	; (8008cdc <TIM_OC5_SetConfig+0xb0>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d00f      	beq.n	8008ca2 <TIM_OC5_SetConfig+0x76>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4a16      	ldr	r2, [pc, #88]	; (8008ce0 <TIM_OC5_SetConfig+0xb4>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d00b      	beq.n	8008ca2 <TIM_OC5_SetConfig+0x76>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a15      	ldr	r2, [pc, #84]	; (8008ce4 <TIM_OC5_SetConfig+0xb8>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d007      	beq.n	8008ca2 <TIM_OC5_SetConfig+0x76>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	4a14      	ldr	r2, [pc, #80]	; (8008ce8 <TIM_OC5_SetConfig+0xbc>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d003      	beq.n	8008ca2 <TIM_OC5_SetConfig+0x76>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	4a13      	ldr	r2, [pc, #76]	; (8008cec <TIM_OC5_SetConfig+0xc0>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d109      	bne.n	8008cb6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ca8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	695b      	ldr	r3, [r3, #20]
 8008cae:	021b      	lsls	r3, r3, #8
 8008cb0:	697a      	ldr	r2, [r7, #20]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	697a      	ldr	r2, [r7, #20]
 8008cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	621a      	str	r2, [r3, #32]
}
 8008cd0:	bf00      	nop
 8008cd2:	371c      	adds	r7, #28
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr
 8008cdc:	40010000 	.word	0x40010000
 8008ce0:	40010400 	.word	0x40010400
 8008ce4:	40014000 	.word	0x40014000
 8008ce8:	40014400 	.word	0x40014400
 8008cec:	40014800 	.word	0x40014800

08008cf0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b087      	sub	sp, #28
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
 8008cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6a1b      	ldr	r3, [r3, #32]
 8008cfe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6a1b      	ldr	r3, [r3, #32]
 8008d0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	021b      	lsls	r3, r3, #8
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	051b      	lsls	r3, r3, #20
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a18      	ldr	r2, [pc, #96]	; (8008da4 <TIM_OC6_SetConfig+0xb4>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d00f      	beq.n	8008d68 <TIM_OC6_SetConfig+0x78>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a17      	ldr	r2, [pc, #92]	; (8008da8 <TIM_OC6_SetConfig+0xb8>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d00b      	beq.n	8008d68 <TIM_OC6_SetConfig+0x78>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a16      	ldr	r2, [pc, #88]	; (8008dac <TIM_OC6_SetConfig+0xbc>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d007      	beq.n	8008d68 <TIM_OC6_SetConfig+0x78>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a15      	ldr	r2, [pc, #84]	; (8008db0 <TIM_OC6_SetConfig+0xc0>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d003      	beq.n	8008d68 <TIM_OC6_SetConfig+0x78>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a14      	ldr	r2, [pc, #80]	; (8008db4 <TIM_OC6_SetConfig+0xc4>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d109      	bne.n	8008d7c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	695b      	ldr	r3, [r3, #20]
 8008d74:	029b      	lsls	r3, r3, #10
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	697a      	ldr	r2, [r7, #20]
 8008d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	685a      	ldr	r2, [r3, #4]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	693a      	ldr	r2, [r7, #16]
 8008d94:	621a      	str	r2, [r3, #32]
}
 8008d96:	bf00      	nop
 8008d98:	371c      	adds	r7, #28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	40010000 	.word	0x40010000
 8008da8:	40010400 	.word	0x40010400
 8008dac:	40014000 	.word	0x40014000
 8008db0:	40014400 	.word	0x40014400
 8008db4:	40014800 	.word	0x40014800

08008db8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b087      	sub	sp, #28
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6a1b      	ldr	r3, [r3, #32]
 8008dc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6a1b      	ldr	r3, [r3, #32]
 8008dce:	f023 0201 	bic.w	r2, r3, #1
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	699b      	ldr	r3, [r3, #24]
 8008dda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008de2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	011b      	lsls	r3, r3, #4
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	f023 030a 	bic.w	r3, r3, #10
 8008df4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	693a      	ldr	r2, [r7, #16]
 8008e02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	621a      	str	r2, [r3, #32]
}
 8008e0a:	bf00      	nop
 8008e0c:	371c      	adds	r7, #28
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr

08008e16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e16:	b480      	push	{r7}
 8008e18:	b087      	sub	sp, #28
 8008e1a:	af00      	add	r7, sp, #0
 8008e1c:	60f8      	str	r0, [r7, #12]
 8008e1e:	60b9      	str	r1, [r7, #8]
 8008e20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6a1b      	ldr	r3, [r3, #32]
 8008e26:	f023 0210 	bic.w	r2, r3, #16
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	699b      	ldr	r3, [r3, #24]
 8008e32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	6a1b      	ldr	r3, [r3, #32]
 8008e38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	031b      	lsls	r3, r3, #12
 8008e46:	697a      	ldr	r2, [r7, #20]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008e52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	011b      	lsls	r3, r3, #4
 8008e58:	693a      	ldr	r2, [r7, #16]
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	697a      	ldr	r2, [r7, #20]
 8008e62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	693a      	ldr	r2, [r7, #16]
 8008e68:	621a      	str	r2, [r3, #32]
}
 8008e6a:	bf00      	nop
 8008e6c:	371c      	adds	r7, #28
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr
	...

08008e78 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b085      	sub	sp, #20
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	4b09      	ldr	r3, [pc, #36]	; (8008eb0 <TIM_ITRx_SetConfig+0x38>)
 8008e8c:	4013      	ands	r3, r2
 8008e8e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e90:	683a      	ldr	r2, [r7, #0]
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	4313      	orrs	r3, r2
 8008e96:	f043 0307 	orr.w	r3, r3, #7
 8008e9a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	68fa      	ldr	r2, [r7, #12]
 8008ea0:	609a      	str	r2, [r3, #8]
}
 8008ea2:	bf00      	nop
 8008ea4:	3714      	adds	r7, #20
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr
 8008eae:	bf00      	nop
 8008eb0:	ffcfff8f 	.word	0xffcfff8f

08008eb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b087      	sub	sp, #28
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	607a      	str	r2, [r7, #4]
 8008ec0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ece:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	021a      	lsls	r2, r3, #8
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	431a      	orrs	r2, r3
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	4313      	orrs	r3, r2
 8008edc:	697a      	ldr	r2, [r7, #20]
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	697a      	ldr	r2, [r7, #20]
 8008ee6:	609a      	str	r2, [r3, #8]
}
 8008ee8:	bf00      	nop
 8008eea:	371c      	adds	r7, #28
 8008eec:	46bd      	mov	sp, r7
 8008eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef2:	4770      	bx	lr

08008ef4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b087      	sub	sp, #28
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	60f8      	str	r0, [r7, #12]
 8008efc:	60b9      	str	r1, [r7, #8]
 8008efe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	f003 031f 	and.w	r3, r3, #31
 8008f06:	2201      	movs	r2, #1
 8008f08:	fa02 f303 	lsl.w	r3, r2, r3
 8008f0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	6a1a      	ldr	r2, [r3, #32]
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	43db      	mvns	r3, r3
 8008f16:	401a      	ands	r2, r3
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	6a1a      	ldr	r2, [r3, #32]
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	f003 031f 	and.w	r3, r3, #31
 8008f26:	6879      	ldr	r1, [r7, #4]
 8008f28:	fa01 f303 	lsl.w	r3, r1, r3
 8008f2c:	431a      	orrs	r2, r3
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	621a      	str	r2, [r3, #32]
}
 8008f32:	bf00      	nop
 8008f34:	371c      	adds	r7, #28
 8008f36:	46bd      	mov	sp, r7
 8008f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3c:	4770      	bx	lr
	...

08008f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b085      	sub	sp, #20
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d101      	bne.n	8008f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f54:	2302      	movs	r3, #2
 8008f56:	e068      	b.n	800902a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2202      	movs	r2, #2
 8008f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	689b      	ldr	r3, [r3, #8]
 8008f76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a2e      	ldr	r2, [pc, #184]	; (8009038 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d004      	beq.n	8008f8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a2d      	ldr	r2, [pc, #180]	; (800903c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d108      	bne.n	8008f9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008f92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	68fa      	ldr	r2, [r7, #12]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fa4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	4313      	orrs	r3, r2
 8008fae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a1e      	ldr	r2, [pc, #120]	; (8009038 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d01d      	beq.n	8008ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fca:	d018      	beq.n	8008ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a1b      	ldr	r2, [pc, #108]	; (8009040 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d013      	beq.n	8008ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a1a      	ldr	r2, [pc, #104]	; (8009044 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d00e      	beq.n	8008ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a18      	ldr	r2, [pc, #96]	; (8009048 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d009      	beq.n	8008ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a13      	ldr	r2, [pc, #76]	; (800903c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d004      	beq.n	8008ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a14      	ldr	r2, [pc, #80]	; (800904c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d10c      	bne.n	8009018 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009004:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	689b      	ldr	r3, [r3, #8]
 800900a:	68ba      	ldr	r2, [r7, #8]
 800900c:	4313      	orrs	r3, r2
 800900e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3714      	adds	r7, #20
 800902e:	46bd      	mov	sp, r7
 8009030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009034:	4770      	bx	lr
 8009036:	bf00      	nop
 8009038:	40010000 	.word	0x40010000
 800903c:	40010400 	.word	0x40010400
 8009040:	40000400 	.word	0x40000400
 8009044:	40000800 	.word	0x40000800
 8009048:	40000c00 	.word	0x40000c00
 800904c:	40001800 	.word	0x40001800

08009050 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009050:	b480      	push	{r7}
 8009052:	b085      	sub	sp, #20
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
 8009058:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800905a:	2300      	movs	r3, #0
 800905c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009068:	2302      	movs	r3, #2
 800906a:	e065      	b.n	8009138 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2201      	movs	r2, #1
 8009070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	4313      	orrs	r3, r2
 8009080:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	4313      	orrs	r3, r2
 800908e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	4313      	orrs	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	695b      	ldr	r3, [r3, #20]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090d2:	4313      	orrs	r3, r2
 80090d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	699b      	ldr	r3, [r3, #24]
 80090e0:	041b      	lsls	r3, r3, #16
 80090e2:	4313      	orrs	r3, r2
 80090e4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4a16      	ldr	r2, [pc, #88]	; (8009144 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d004      	beq.n	80090fa <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	4a14      	ldr	r2, [pc, #80]	; (8009148 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d115      	bne.n	8009126 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009104:	051b      	lsls	r3, r3, #20
 8009106:	4313      	orrs	r3, r2
 8009108:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	69db      	ldr	r3, [r3, #28]
 8009114:	4313      	orrs	r3, r2
 8009116:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	6a1b      	ldr	r3, [r3, #32]
 8009122:	4313      	orrs	r3, r2
 8009124:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	68fa      	ldr	r2, [r7, #12]
 800912c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009136:	2300      	movs	r3, #0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3714      	adds	r7, #20
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr
 8009144:	40010000 	.word	0x40010000
 8009148:	40010400 	.word	0x40010400

0800914c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009154:	bf00      	nop
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009168:	bf00      	nop
 800916a:	370c      	adds	r7, #12
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800917c:	bf00      	nop
 800917e:	370c      	adds	r7, #12
 8009180:	46bd      	mov	sp, r7
 8009182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009186:	4770      	bx	lr

08009188 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b082      	sub	sp, #8
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d101      	bne.n	800919a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009196:	2301      	movs	r3, #1
 8009198:	e042      	b.n	8009220 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d106      	bne.n	80091b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f7f8 fe51 	bl	8001e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2224      	movs	r2, #36	; 0x24
 80091b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f022 0201 	bic.w	r2, r2, #1
 80091c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f000 fcac 	bl	8009b28 <UART_SetConfig>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d101      	bne.n	80091da <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80091d6:	2301      	movs	r3, #1
 80091d8:	e022      	b.n	8009220 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d002      	beq.n	80091e8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f001 fa00 	bl	800a5e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	685a      	ldr	r2, [r3, #4]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80091f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	689a      	ldr	r2, [r3, #8]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009206:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f042 0201 	orr.w	r2, r2, #1
 8009216:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f001 fa87 	bl	800a72c <UART_CheckIdleState>
 800921e:	4603      	mov	r3, r0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b08a      	sub	sp, #40	; 0x28
 800922c:	af02      	add	r7, sp, #8
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	603b      	str	r3, [r7, #0]
 8009234:	4613      	mov	r3, r2
 8009236:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800923e:	2b20      	cmp	r3, #32
 8009240:	f040 8083 	bne.w	800934a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d002      	beq.n	8009250 <HAL_UART_Transmit+0x28>
 800924a:	88fb      	ldrh	r3, [r7, #6]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d101      	bne.n	8009254 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009250:	2301      	movs	r3, #1
 8009252:	e07b      	b.n	800934c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800925a:	2b01      	cmp	r3, #1
 800925c:	d101      	bne.n	8009262 <HAL_UART_Transmit+0x3a>
 800925e:	2302      	movs	r3, #2
 8009260:	e074      	b.n	800934c <HAL_UART_Transmit+0x124>
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2201      	movs	r2, #1
 8009266:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2200      	movs	r2, #0
 800926e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2221      	movs	r2, #33	; 0x21
 8009276:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800927a:	f7f9 f9f5 	bl	8002668 <HAL_GetTick>
 800927e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	88fa      	ldrh	r2, [r7, #6]
 8009284:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	88fa      	ldrh	r2, [r7, #6]
 800928c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009298:	d108      	bne.n	80092ac <HAL_UART_Transmit+0x84>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d104      	bne.n	80092ac <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80092a2:	2300      	movs	r3, #0
 80092a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	61bb      	str	r3, [r7, #24]
 80092aa:	e003      	b.n	80092b4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80092b0:	2300      	movs	r3, #0
 80092b2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2200      	movs	r2, #0
 80092b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80092bc:	e02c      	b.n	8009318 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	9300      	str	r3, [sp, #0]
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	2200      	movs	r2, #0
 80092c6:	2180      	movs	r1, #128	; 0x80
 80092c8:	68f8      	ldr	r0, [r7, #12]
 80092ca:	f001 fa7a 	bl	800a7c2 <UART_WaitOnFlagUntilTimeout>
 80092ce:	4603      	mov	r3, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d001      	beq.n	80092d8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80092d4:	2303      	movs	r3, #3
 80092d6:	e039      	b.n	800934c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d10b      	bne.n	80092f6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	881b      	ldrh	r3, [r3, #0]
 80092e2:	461a      	mov	r2, r3
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80092ec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80092ee:	69bb      	ldr	r3, [r7, #24]
 80092f0:	3302      	adds	r3, #2
 80092f2:	61bb      	str	r3, [r7, #24]
 80092f4:	e007      	b.n	8009306 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	781a      	ldrb	r2, [r3, #0]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	3301      	adds	r3, #1
 8009304:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800930c:	b29b      	uxth	r3, r3
 800930e:	3b01      	subs	r3, #1
 8009310:	b29a      	uxth	r2, r3
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800931e:	b29b      	uxth	r3, r3
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1cc      	bne.n	80092be <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	9300      	str	r3, [sp, #0]
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	2200      	movs	r2, #0
 800932c:	2140      	movs	r1, #64	; 0x40
 800932e:	68f8      	ldr	r0, [r7, #12]
 8009330:	f001 fa47 	bl	800a7c2 <UART_WaitOnFlagUntilTimeout>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d001      	beq.n	800933e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800933a:	2303      	movs	r3, #3
 800933c:	e006      	b.n	800934c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2220      	movs	r2, #32
 8009342:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8009346:	2300      	movs	r3, #0
 8009348:	e000      	b.n	800934c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800934a:	2302      	movs	r3, #2
  }
}
 800934c:	4618      	mov	r0, r3
 800934e:	3720      	adds	r7, #32
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b08a      	sub	sp, #40	; 0x28
 8009358:	af02      	add	r7, sp, #8
 800935a:	60f8      	str	r0, [r7, #12]
 800935c:	60b9      	str	r1, [r7, #8]
 800935e:	603b      	str	r3, [r7, #0]
 8009360:	4613      	mov	r3, r2
 8009362:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800936a:	2b20      	cmp	r3, #32
 800936c:	f040 80c0 	bne.w	80094f0 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d002      	beq.n	800937c <HAL_UART_Receive+0x28>
 8009376:	88fb      	ldrh	r3, [r7, #6]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d101      	bne.n	8009380 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	e0b8      	b.n	80094f2 <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009386:	2b01      	cmp	r3, #1
 8009388:	d101      	bne.n	800938e <HAL_UART_Receive+0x3a>
 800938a:	2302      	movs	r3, #2
 800938c:	e0b1      	b.n	80094f2 <HAL_UART_Receive+0x19e>
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	2201      	movs	r2, #1
 8009392:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2200      	movs	r2, #0
 800939a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2222      	movs	r2, #34	; 0x22
 80093a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2200      	movs	r2, #0
 80093aa:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80093ac:	f7f9 f95c 	bl	8002668 <HAL_GetTick>
 80093b0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	88fa      	ldrh	r2, [r7, #6]
 80093b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	88fa      	ldrh	r2, [r7, #6]
 80093be:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	689b      	ldr	r3, [r3, #8]
 80093c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093ca:	d10e      	bne.n	80093ea <HAL_UART_Receive+0x96>
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	691b      	ldr	r3, [r3, #16]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d105      	bne.n	80093e0 <HAL_UART_Receive+0x8c>
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80093da:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80093de:	e02d      	b.n	800943c <HAL_UART_Receive+0xe8>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	22ff      	movs	r2, #255	; 0xff
 80093e4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80093e8:	e028      	b.n	800943c <HAL_UART_Receive+0xe8>
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	689b      	ldr	r3, [r3, #8]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d10d      	bne.n	800940e <HAL_UART_Receive+0xba>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d104      	bne.n	8009404 <HAL_UART_Receive+0xb0>
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	22ff      	movs	r2, #255	; 0xff
 80093fe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009402:	e01b      	b.n	800943c <HAL_UART_Receive+0xe8>
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	227f      	movs	r2, #127	; 0x7f
 8009408:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800940c:	e016      	b.n	800943c <HAL_UART_Receive+0xe8>
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009416:	d10d      	bne.n	8009434 <HAL_UART_Receive+0xe0>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d104      	bne.n	800942a <HAL_UART_Receive+0xd6>
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	227f      	movs	r2, #127	; 0x7f
 8009424:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009428:	e008      	b.n	800943c <HAL_UART_Receive+0xe8>
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	223f      	movs	r2, #63	; 0x3f
 800942e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009432:	e003      	b.n	800943c <HAL_UART_Receive+0xe8>
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009442:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800944c:	d108      	bne.n	8009460 <HAL_UART_Receive+0x10c>
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	691b      	ldr	r3, [r3, #16]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d104      	bne.n	8009460 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 8009456:	2300      	movs	r3, #0
 8009458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	61bb      	str	r3, [r7, #24]
 800945e:	e003      	b.n	8009468 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009464:	2300      	movs	r3, #0
 8009466:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009470:	e032      	b.n	80094d8 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	9300      	str	r3, [sp, #0]
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	2200      	movs	r2, #0
 800947a:	2120      	movs	r1, #32
 800947c:	68f8      	ldr	r0, [r7, #12]
 800947e:	f001 f9a0 	bl	800a7c2 <UART_WaitOnFlagUntilTimeout>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d001      	beq.n	800948c <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8009488:	2303      	movs	r3, #3
 800948a:	e032      	b.n	80094f2 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d10c      	bne.n	80094ac <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009498:	b29a      	uxth	r2, r3
 800949a:	8a7b      	ldrh	r3, [r7, #18]
 800949c:	4013      	ands	r3, r2
 800949e:	b29a      	uxth	r2, r3
 80094a0:	69bb      	ldr	r3, [r7, #24]
 80094a2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80094a4:	69bb      	ldr	r3, [r7, #24]
 80094a6:	3302      	adds	r3, #2
 80094a8:	61bb      	str	r3, [r7, #24]
 80094aa:	e00c      	b.n	80094c6 <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b2:	b2da      	uxtb	r2, r3
 80094b4:	8a7b      	ldrh	r3, [r7, #18]
 80094b6:	b2db      	uxtb	r3, r3
 80094b8:	4013      	ands	r3, r2
 80094ba:	b2da      	uxtb	r2, r3
 80094bc:	69fb      	ldr	r3, [r7, #28]
 80094be:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	3301      	adds	r3, #1
 80094c4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	3b01      	subs	r3, #1
 80094d0:	b29a      	uxth	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80094de:	b29b      	uxth	r3, r3
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d1c6      	bne.n	8009472 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2220      	movs	r2, #32
 80094e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80094ec:	2300      	movs	r3, #0
 80094ee:	e000      	b.n	80094f2 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 80094f0:	2302      	movs	r3, #2
  }
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3720      	adds	r7, #32
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
	...

080094fc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	4613      	mov	r3, r2
 8009508:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009510:	2b20      	cmp	r3, #32
 8009512:	d131      	bne.n	8009578 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d002      	beq.n	8009520 <HAL_UART_Receive_IT+0x24>
 800951a:	88fb      	ldrh	r3, [r7, #6]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d101      	bne.n	8009524 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	e02a      	b.n	800957a <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800952a:	2b01      	cmp	r3, #1
 800952c:	d101      	bne.n	8009532 <HAL_UART_Receive_IT+0x36>
 800952e:	2302      	movs	r3, #2
 8009530:	e023      	b.n	800957a <HAL_UART_Receive_IT+0x7e>
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2201      	movs	r2, #1
 8009536:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2200      	movs	r2, #0
 800953e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a0f      	ldr	r2, [pc, #60]	; (8009584 <HAL_UART_Receive_IT+0x88>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d00e      	beq.n	8009568 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009554:	2b00      	cmp	r3, #0
 8009556:	d007      	beq.n	8009568 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009566:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009568:	88fb      	ldrh	r3, [r7, #6]
 800956a:	461a      	mov	r2, r3
 800956c:	68b9      	ldr	r1, [r7, #8]
 800956e:	68f8      	ldr	r0, [r7, #12]
 8009570:	f001 f9a8 	bl	800a8c4 <UART_Start_Receive_IT>
 8009574:	4603      	mov	r3, r0
 8009576:	e000      	b.n	800957a <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8009578:	2302      	movs	r3, #2
  }
}
 800957a:	4618      	mov	r0, r3
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	58000c00 	.word	0x58000c00

08009588 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b088      	sub	sp, #32
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	69db      	ldr	r3, [r3, #28]
 8009596:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	689b      	ldr	r3, [r3, #8]
 80095a6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80095a8:	69fa      	ldr	r2, [r7, #28]
 80095aa:	f640 030f 	movw	r3, #2063	; 0x80f
 80095ae:	4013      	ands	r3, r2
 80095b0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d118      	bne.n	80095ea <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	f003 0320 	and.w	r3, r3, #32
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d013      	beq.n	80095ea <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80095c2:	69bb      	ldr	r3, [r7, #24]
 80095c4:	f003 0320 	and.w	r3, r3, #32
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d104      	bne.n	80095d6 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d009      	beq.n	80095ea <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095da:	2b00      	cmp	r3, #0
 80095dc:	f000 8282 	beq.w	8009ae4 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	4798      	blx	r3
      }
      return;
 80095e8:	e27c      	b.n	8009ae4 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	f000 80ef 	beq.w	80097d0 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80095f2:	697a      	ldr	r2, [r7, #20]
 80095f4:	4b73      	ldr	r3, [pc, #460]	; (80097c4 <HAL_UART_IRQHandler+0x23c>)
 80095f6:	4013      	ands	r3, r2
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d105      	bne.n	8009608 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80095fc:	69ba      	ldr	r2, [r7, #24]
 80095fe:	4b72      	ldr	r3, [pc, #456]	; (80097c8 <HAL_UART_IRQHandler+0x240>)
 8009600:	4013      	ands	r3, r2
 8009602:	2b00      	cmp	r3, #0
 8009604:	f000 80e4 	beq.w	80097d0 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	f003 0301 	and.w	r3, r3, #1
 800960e:	2b00      	cmp	r3, #0
 8009610:	d010      	beq.n	8009634 <HAL_UART_IRQHandler+0xac>
 8009612:	69bb      	ldr	r3, [r7, #24]
 8009614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009618:	2b00      	cmp	r3, #0
 800961a:	d00b      	beq.n	8009634 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2201      	movs	r2, #1
 8009622:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800962a:	f043 0201 	orr.w	r2, r3, #1
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	f003 0302 	and.w	r3, r3, #2
 800963a:	2b00      	cmp	r3, #0
 800963c:	d010      	beq.n	8009660 <HAL_UART_IRQHandler+0xd8>
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	f003 0301 	and.w	r3, r3, #1
 8009644:	2b00      	cmp	r3, #0
 8009646:	d00b      	beq.n	8009660 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	2202      	movs	r2, #2
 800964e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009656:	f043 0204 	orr.w	r2, r3, #4
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009660:	69fb      	ldr	r3, [r7, #28]
 8009662:	f003 0304 	and.w	r3, r3, #4
 8009666:	2b00      	cmp	r3, #0
 8009668:	d010      	beq.n	800968c <HAL_UART_IRQHandler+0x104>
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	f003 0301 	and.w	r3, r3, #1
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00b      	beq.n	800968c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2204      	movs	r2, #4
 800967a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009682:	f043 0202 	orr.w	r2, r3, #2
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800968c:	69fb      	ldr	r3, [r7, #28]
 800968e:	f003 0308 	and.w	r3, r3, #8
 8009692:	2b00      	cmp	r3, #0
 8009694:	d015      	beq.n	80096c2 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009696:	69bb      	ldr	r3, [r7, #24]
 8009698:	f003 0320 	and.w	r3, r3, #32
 800969c:	2b00      	cmp	r3, #0
 800969e:	d104      	bne.n	80096aa <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80096a0:	697a      	ldr	r2, [r7, #20]
 80096a2:	4b48      	ldr	r3, [pc, #288]	; (80097c4 <HAL_UART_IRQHandler+0x23c>)
 80096a4:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d00b      	beq.n	80096c2 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2208      	movs	r2, #8
 80096b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096b8:	f043 0208 	orr.w	r2, r3, #8
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d011      	beq.n	80096f0 <HAL_UART_IRQHandler+0x168>
 80096cc:	69bb      	ldr	r3, [r7, #24]
 80096ce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00c      	beq.n	80096f0 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80096de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096e6:	f043 0220 	orr.w	r2, r3, #32
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	f000 81f6 	beq.w	8009ae8 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	f003 0320 	and.w	r3, r3, #32
 8009702:	2b00      	cmp	r3, #0
 8009704:	d011      	beq.n	800972a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	f003 0320 	and.w	r3, r3, #32
 800970c:	2b00      	cmp	r3, #0
 800970e:	d104      	bne.n	800971a <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009716:	2b00      	cmp	r3, #0
 8009718:	d007      	beq.n	800972a <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800971e:	2b00      	cmp	r3, #0
 8009720:	d003      	beq.n	800972a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009730:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800973c:	2b40      	cmp	r3, #64	; 0x40
 800973e:	d004      	beq.n	800974a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009746:	2b00      	cmp	r3, #0
 8009748:	d031      	beq.n	80097ae <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f001 f978 	bl	800aa40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800975a:	2b40      	cmp	r3, #64	; 0x40
 800975c:	d123      	bne.n	80097a6 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	689a      	ldr	r2, [r3, #8]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800976c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009772:	2b00      	cmp	r3, #0
 8009774:	d013      	beq.n	800979e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800977a:	4a14      	ldr	r2, [pc, #80]	; (80097cc <HAL_UART_IRQHandler+0x244>)
 800977c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009782:	4618      	mov	r0, r3
 8009784:	f7f9 fffc 	bl	8003780 <HAL_DMA_Abort_IT>
 8009788:	4603      	mov	r3, r0
 800978a:	2b00      	cmp	r3, #0
 800978c:	d017      	beq.n	80097be <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009792:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8009798:	4610      	mov	r0, r2
 800979a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800979c:	e00f      	b.n	80097be <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 f9ac 	bl	8009afc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097a4:	e00b      	b.n	80097be <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f9a8 	bl	8009afc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097ac:	e007      	b.n	80097be <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f000 f9a4 	bl	8009afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2200      	movs	r2, #0
 80097b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80097bc:	e194      	b.n	8009ae8 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097be:	bf00      	nop
    return;
 80097c0:	e192      	b.n	8009ae8 <HAL_UART_IRQHandler+0x560>
 80097c2:	bf00      	nop
 80097c4:	10000001 	.word	0x10000001
 80097c8:	04000120 	.word	0x04000120
 80097cc:	0800aaa5 	.word	0x0800aaa5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	f040 810f 	bne.w	80099f8 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80097da:	69fb      	ldr	r3, [r7, #28]
 80097dc:	f003 0310 	and.w	r3, r3, #16
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	f000 8109 	beq.w	80099f8 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80097e6:	69bb      	ldr	r3, [r7, #24]
 80097e8:	f003 0310 	and.w	r3, r3, #16
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	f000 8103 	beq.w	80099f8 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	2210      	movs	r2, #16
 80097f8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009804:	2b40      	cmp	r3, #64	; 0x40
 8009806:	f040 80bb 	bne.w	8009980 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a96      	ldr	r2, [pc, #600]	; (8009a6c <HAL_UART_IRQHandler+0x4e4>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d059      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a94      	ldr	r2, [pc, #592]	; (8009a70 <HAL_UART_IRQHandler+0x4e8>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d053      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a92      	ldr	r2, [pc, #584]	; (8009a74 <HAL_UART_IRQHandler+0x4ec>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d04d      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a90      	ldr	r2, [pc, #576]	; (8009a78 <HAL_UART_IRQHandler+0x4f0>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d047      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4a8e      	ldr	r2, [pc, #568]	; (8009a7c <HAL_UART_IRQHandler+0x4f4>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d041      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a8c      	ldr	r2, [pc, #560]	; (8009a80 <HAL_UART_IRQHandler+0x4f8>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d03b      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a8a      	ldr	r2, [pc, #552]	; (8009a84 <HAL_UART_IRQHandler+0x4fc>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d035      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a88      	ldr	r2, [pc, #544]	; (8009a88 <HAL_UART_IRQHandler+0x500>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d02f      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a86      	ldr	r2, [pc, #536]	; (8009a8c <HAL_UART_IRQHandler+0x504>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d029      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4a84      	ldr	r2, [pc, #528]	; (8009a90 <HAL_UART_IRQHandler+0x508>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d023      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a82      	ldr	r2, [pc, #520]	; (8009a94 <HAL_UART_IRQHandler+0x50c>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d01d      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a80      	ldr	r2, [pc, #512]	; (8009a98 <HAL_UART_IRQHandler+0x510>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d017      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a7e      	ldr	r2, [pc, #504]	; (8009a9c <HAL_UART_IRQHandler+0x514>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d011      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a7c      	ldr	r2, [pc, #496]	; (8009aa0 <HAL_UART_IRQHandler+0x518>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d00b      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4a7a      	ldr	r2, [pc, #488]	; (8009aa4 <HAL_UART_IRQHandler+0x51c>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d005      	beq.n	80098ca <HAL_UART_IRQHandler+0x342>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a78      	ldr	r2, [pc, #480]	; (8009aa8 <HAL_UART_IRQHandler+0x520>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d105      	bne.n	80098d6 <HAL_UART_IRQHandler+0x34e>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	e004      	b.n	80098e0 <HAL_UART_IRQHandler+0x358>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	b29b      	uxth	r3, r3
 80098e0:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80098e2:	893b      	ldrh	r3, [r7, #8]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f000 8101 	beq.w	8009aec <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80098f0:	893a      	ldrh	r2, [r7, #8]
 80098f2:	429a      	cmp	r2, r3
 80098f4:	f080 80fa 	bcs.w	8009aec <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	893a      	ldrh	r2, [r7, #8]
 80098fc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009904:	69db      	ldr	r3, [r3, #28]
 8009906:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800990a:	d02b      	beq.n	8009964 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800991a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	689a      	ldr	r2, [r3, #8]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f022 0201 	bic.w	r2, r2, #1
 800992a:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	689a      	ldr	r2, [r3, #8]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800993a:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2220      	movs	r2, #32
 8009940:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2200      	movs	r2, #0
 8009948:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	681a      	ldr	r2, [r3, #0]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f022 0210 	bic.w	r2, r2, #16
 8009958:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800995e:	4618      	mov	r0, r3
 8009960:	f7f9 fbf0 	bl	8003144 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009970:	b29b      	uxth	r3, r3
 8009972:	1ad3      	subs	r3, r2, r3
 8009974:	b29b      	uxth	r3, r3
 8009976:	4619      	mov	r1, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 f8c9 	bl	8009b10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800997e:	e0b5      	b.n	8009aec <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800998c:	b29b      	uxth	r3, r3
 800998e:	1ad3      	subs	r3, r2, r3
 8009990:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009998:	b29b      	uxth	r3, r3
 800999a:	2b00      	cmp	r3, #0
 800999c:	f000 80a8 	beq.w	8009af0 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 80099a0:	897b      	ldrh	r3, [r7, #10]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	f000 80a4 	beq.w	8009af0 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80099b6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	6899      	ldr	r1, [r3, #8]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681a      	ldr	r2, [r3, #0]
 80099c2:	4b3a      	ldr	r3, [pc, #232]	; (8009aac <HAL_UART_IRQHandler+0x524>)
 80099c4:	400b      	ands	r3, r1
 80099c6:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2220      	movs	r2, #32
 80099cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2200      	movs	r2, #0
 80099d4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f022 0210 	bic.w	r2, r2, #16
 80099ea:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80099ec:	897b      	ldrh	r3, [r7, #10]
 80099ee:	4619      	mov	r1, r3
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 f88d 	bl	8009b10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80099f6:	e07b      	b.n	8009af0 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80099f8:	69fb      	ldr	r3, [r7, #28]
 80099fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00d      	beq.n	8009a1e <HAL_UART_IRQHandler+0x496>
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d008      	beq.n	8009a1e <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009a14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f001 fb50 	bl	800b0bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a1c:	e06b      	b.n	8009af6 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009a1e:	69fb      	ldr	r3, [r7, #28]
 8009a20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d012      	beq.n	8009a4e <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009a28:	69bb      	ldr	r3, [r7, #24]
 8009a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d104      	bne.n	8009a3c <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d008      	beq.n	8009a4e <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d057      	beq.n	8009af4 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	4798      	blx	r3
    }
    return;
 8009a4c:	e052      	b.n	8009af4 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009a4e:	69fb      	ldr	r3, [r7, #28]
 8009a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d02b      	beq.n	8009ab0 <HAL_UART_IRQHandler+0x528>
 8009a58:	69bb      	ldr	r3, [r7, #24]
 8009a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d026      	beq.n	8009ab0 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f001 f834 	bl	800aad0 <UART_EndTransmit_IT>
    return;
 8009a68:	e045      	b.n	8009af6 <HAL_UART_IRQHandler+0x56e>
 8009a6a:	bf00      	nop
 8009a6c:	40020010 	.word	0x40020010
 8009a70:	40020028 	.word	0x40020028
 8009a74:	40020040 	.word	0x40020040
 8009a78:	40020058 	.word	0x40020058
 8009a7c:	40020070 	.word	0x40020070
 8009a80:	40020088 	.word	0x40020088
 8009a84:	400200a0 	.word	0x400200a0
 8009a88:	400200b8 	.word	0x400200b8
 8009a8c:	40020410 	.word	0x40020410
 8009a90:	40020428 	.word	0x40020428
 8009a94:	40020440 	.word	0x40020440
 8009a98:	40020458 	.word	0x40020458
 8009a9c:	40020470 	.word	0x40020470
 8009aa0:	40020488 	.word	0x40020488
 8009aa4:	400204a0 	.word	0x400204a0
 8009aa8:	400204b8 	.word	0x400204b8
 8009aac:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d008      	beq.n	8009acc <HAL_UART_IRQHandler+0x544>
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d003      	beq.n	8009acc <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f001 fb0d 	bl	800b0e4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009aca:	e014      	b.n	8009af6 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009acc:	69fb      	ldr	r3, [r7, #28]
 8009ace:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d00f      	beq.n	8009af6 <HAL_UART_IRQHandler+0x56e>
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	da0c      	bge.n	8009af6 <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f001 faf7 	bl	800b0d0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009ae2:	e008      	b.n	8009af6 <HAL_UART_IRQHandler+0x56e>
      return;
 8009ae4:	bf00      	nop
 8009ae6:	e006      	b.n	8009af6 <HAL_UART_IRQHandler+0x56e>
    return;
 8009ae8:	bf00      	nop
 8009aea:	e004      	b.n	8009af6 <HAL_UART_IRQHandler+0x56e>
      return;
 8009aec:	bf00      	nop
 8009aee:	e002      	b.n	8009af6 <HAL_UART_IRQHandler+0x56e>
      return;
 8009af0:	bf00      	nop
 8009af2:	e000      	b.n	8009af6 <HAL_UART_IRQHandler+0x56e>
    return;
 8009af4:	bf00      	nop
  }
}
 8009af6:	3720      	adds	r7, #32
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009b04:	bf00      	nop
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	460b      	mov	r3, r1
 8009b1a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b1c:	bf00      	nop
 8009b1e:	370c      	adds	r7, #12
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b28:	b5b0      	push	{r4, r5, r7, lr}
 8009b2a:	b08e      	sub	sp, #56	; 0x38
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b30:	2300      	movs	r3, #0
 8009b32:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	689a      	ldr	r2, [r3, #8]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	691b      	ldr	r3, [r3, #16]
 8009b3e:	431a      	orrs	r2, r3
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	695b      	ldr	r3, [r3, #20]
 8009b44:	431a      	orrs	r2, r3
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	69db      	ldr	r3, [r3, #28]
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	4bbf      	ldr	r3, [pc, #764]	; (8009e54 <UART_SetConfig+0x32c>)
 8009b56:	4013      	ands	r3, r2
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	6812      	ldr	r2, [r2, #0]
 8009b5c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009b5e:	430b      	orrs	r3, r1
 8009b60:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	68da      	ldr	r2, [r3, #12]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	430a      	orrs	r2, r1
 8009b76:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	699b      	ldr	r3, [r3, #24]
 8009b7c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4ab5      	ldr	r2, [pc, #724]	; (8009e58 <UART_SetConfig+0x330>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d004      	beq.n	8009b92 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6a1b      	ldr	r3, [r3, #32]
 8009b8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	689a      	ldr	r2, [r3, #8]
 8009b98:	4bb0      	ldr	r3, [pc, #704]	; (8009e5c <UART_SetConfig+0x334>)
 8009b9a:	4013      	ands	r3, r2
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	6812      	ldr	r2, [r2, #0]
 8009ba0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009ba2:	430b      	orrs	r3, r1
 8009ba4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bac:	f023 010f 	bic.w	r1, r3, #15
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	430a      	orrs	r2, r1
 8009bba:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4aa7      	ldr	r2, [pc, #668]	; (8009e60 <UART_SetConfig+0x338>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d176      	bne.n	8009cb4 <UART_SetConfig+0x18c>
 8009bc6:	4ba7      	ldr	r3, [pc, #668]	; (8009e64 <UART_SetConfig+0x33c>)
 8009bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009bce:	2b28      	cmp	r3, #40	; 0x28
 8009bd0:	d86c      	bhi.n	8009cac <UART_SetConfig+0x184>
 8009bd2:	a201      	add	r2, pc, #4	; (adr r2, 8009bd8 <UART_SetConfig+0xb0>)
 8009bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bd8:	08009c7d 	.word	0x08009c7d
 8009bdc:	08009cad 	.word	0x08009cad
 8009be0:	08009cad 	.word	0x08009cad
 8009be4:	08009cad 	.word	0x08009cad
 8009be8:	08009cad 	.word	0x08009cad
 8009bec:	08009cad 	.word	0x08009cad
 8009bf0:	08009cad 	.word	0x08009cad
 8009bf4:	08009cad 	.word	0x08009cad
 8009bf8:	08009c85 	.word	0x08009c85
 8009bfc:	08009cad 	.word	0x08009cad
 8009c00:	08009cad 	.word	0x08009cad
 8009c04:	08009cad 	.word	0x08009cad
 8009c08:	08009cad 	.word	0x08009cad
 8009c0c:	08009cad 	.word	0x08009cad
 8009c10:	08009cad 	.word	0x08009cad
 8009c14:	08009cad 	.word	0x08009cad
 8009c18:	08009c8d 	.word	0x08009c8d
 8009c1c:	08009cad 	.word	0x08009cad
 8009c20:	08009cad 	.word	0x08009cad
 8009c24:	08009cad 	.word	0x08009cad
 8009c28:	08009cad 	.word	0x08009cad
 8009c2c:	08009cad 	.word	0x08009cad
 8009c30:	08009cad 	.word	0x08009cad
 8009c34:	08009cad 	.word	0x08009cad
 8009c38:	08009c95 	.word	0x08009c95
 8009c3c:	08009cad 	.word	0x08009cad
 8009c40:	08009cad 	.word	0x08009cad
 8009c44:	08009cad 	.word	0x08009cad
 8009c48:	08009cad 	.word	0x08009cad
 8009c4c:	08009cad 	.word	0x08009cad
 8009c50:	08009cad 	.word	0x08009cad
 8009c54:	08009cad 	.word	0x08009cad
 8009c58:	08009c9d 	.word	0x08009c9d
 8009c5c:	08009cad 	.word	0x08009cad
 8009c60:	08009cad 	.word	0x08009cad
 8009c64:	08009cad 	.word	0x08009cad
 8009c68:	08009cad 	.word	0x08009cad
 8009c6c:	08009cad 	.word	0x08009cad
 8009c70:	08009cad 	.word	0x08009cad
 8009c74:	08009cad 	.word	0x08009cad
 8009c78:	08009ca5 	.word	0x08009ca5
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c82:	e222      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009c84:	2304      	movs	r3, #4
 8009c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c8a:	e21e      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009c8c:	2308      	movs	r3, #8
 8009c8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c92:	e21a      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009c94:	2310      	movs	r3, #16
 8009c96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c9a:	e216      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009c9c:	2320      	movs	r3, #32
 8009c9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ca2:	e212      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009ca4:	2340      	movs	r3, #64	; 0x40
 8009ca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009caa:	e20e      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009cac:	2380      	movs	r3, #128	; 0x80
 8009cae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cb2:	e20a      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a6b      	ldr	r2, [pc, #428]	; (8009e68 <UART_SetConfig+0x340>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d130      	bne.n	8009d20 <UART_SetConfig+0x1f8>
 8009cbe:	4b69      	ldr	r3, [pc, #420]	; (8009e64 <UART_SetConfig+0x33c>)
 8009cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cc2:	f003 0307 	and.w	r3, r3, #7
 8009cc6:	2b05      	cmp	r3, #5
 8009cc8:	d826      	bhi.n	8009d18 <UART_SetConfig+0x1f0>
 8009cca:	a201      	add	r2, pc, #4	; (adr r2, 8009cd0 <UART_SetConfig+0x1a8>)
 8009ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cd0:	08009ce9 	.word	0x08009ce9
 8009cd4:	08009cf1 	.word	0x08009cf1
 8009cd8:	08009cf9 	.word	0x08009cf9
 8009cdc:	08009d01 	.word	0x08009d01
 8009ce0:	08009d09 	.word	0x08009d09
 8009ce4:	08009d11 	.word	0x08009d11
 8009ce8:	2300      	movs	r3, #0
 8009cea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cee:	e1ec      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009cf0:	2304      	movs	r3, #4
 8009cf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cf6:	e1e8      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009cf8:	2308      	movs	r3, #8
 8009cfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cfe:	e1e4      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d00:	2310      	movs	r3, #16
 8009d02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d06:	e1e0      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d08:	2320      	movs	r3, #32
 8009d0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d0e:	e1dc      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d10:	2340      	movs	r3, #64	; 0x40
 8009d12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d16:	e1d8      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d18:	2380      	movs	r3, #128	; 0x80
 8009d1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d1e:	e1d4      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a51      	ldr	r2, [pc, #324]	; (8009e6c <UART_SetConfig+0x344>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d130      	bne.n	8009d8c <UART_SetConfig+0x264>
 8009d2a:	4b4e      	ldr	r3, [pc, #312]	; (8009e64 <UART_SetConfig+0x33c>)
 8009d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d2e:	f003 0307 	and.w	r3, r3, #7
 8009d32:	2b05      	cmp	r3, #5
 8009d34:	d826      	bhi.n	8009d84 <UART_SetConfig+0x25c>
 8009d36:	a201      	add	r2, pc, #4	; (adr r2, 8009d3c <UART_SetConfig+0x214>)
 8009d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d3c:	08009d55 	.word	0x08009d55
 8009d40:	08009d5d 	.word	0x08009d5d
 8009d44:	08009d65 	.word	0x08009d65
 8009d48:	08009d6d 	.word	0x08009d6d
 8009d4c:	08009d75 	.word	0x08009d75
 8009d50:	08009d7d 	.word	0x08009d7d
 8009d54:	2300      	movs	r3, #0
 8009d56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d5a:	e1b6      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d5c:	2304      	movs	r3, #4
 8009d5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d62:	e1b2      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d64:	2308      	movs	r3, #8
 8009d66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d6a:	e1ae      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d6c:	2310      	movs	r3, #16
 8009d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d72:	e1aa      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d74:	2320      	movs	r3, #32
 8009d76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d7a:	e1a6      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d7c:	2340      	movs	r3, #64	; 0x40
 8009d7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d82:	e1a2      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d84:	2380      	movs	r3, #128	; 0x80
 8009d86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d8a:	e19e      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a37      	ldr	r2, [pc, #220]	; (8009e70 <UART_SetConfig+0x348>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d130      	bne.n	8009df8 <UART_SetConfig+0x2d0>
 8009d96:	4b33      	ldr	r3, [pc, #204]	; (8009e64 <UART_SetConfig+0x33c>)
 8009d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d9a:	f003 0307 	and.w	r3, r3, #7
 8009d9e:	2b05      	cmp	r3, #5
 8009da0:	d826      	bhi.n	8009df0 <UART_SetConfig+0x2c8>
 8009da2:	a201      	add	r2, pc, #4	; (adr r2, 8009da8 <UART_SetConfig+0x280>)
 8009da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009da8:	08009dc1 	.word	0x08009dc1
 8009dac:	08009dc9 	.word	0x08009dc9
 8009db0:	08009dd1 	.word	0x08009dd1
 8009db4:	08009dd9 	.word	0x08009dd9
 8009db8:	08009de1 	.word	0x08009de1
 8009dbc:	08009de9 	.word	0x08009de9
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dc6:	e180      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009dc8:	2304      	movs	r3, #4
 8009dca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dce:	e17c      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009dd0:	2308      	movs	r3, #8
 8009dd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dd6:	e178      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009dd8:	2310      	movs	r3, #16
 8009dda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dde:	e174      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009de0:	2320      	movs	r3, #32
 8009de2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009de6:	e170      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009de8:	2340      	movs	r3, #64	; 0x40
 8009dea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dee:	e16c      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009df0:	2380      	movs	r3, #128	; 0x80
 8009df2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009df6:	e168      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a1d      	ldr	r2, [pc, #116]	; (8009e74 <UART_SetConfig+0x34c>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d142      	bne.n	8009e88 <UART_SetConfig+0x360>
 8009e02:	4b18      	ldr	r3, [pc, #96]	; (8009e64 <UART_SetConfig+0x33c>)
 8009e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e06:	f003 0307 	and.w	r3, r3, #7
 8009e0a:	2b05      	cmp	r3, #5
 8009e0c:	d838      	bhi.n	8009e80 <UART_SetConfig+0x358>
 8009e0e:	a201      	add	r2, pc, #4	; (adr r2, 8009e14 <UART_SetConfig+0x2ec>)
 8009e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e14:	08009e2d 	.word	0x08009e2d
 8009e18:	08009e35 	.word	0x08009e35
 8009e1c:	08009e3d 	.word	0x08009e3d
 8009e20:	08009e45 	.word	0x08009e45
 8009e24:	08009e4d 	.word	0x08009e4d
 8009e28:	08009e79 	.word	0x08009e79
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e32:	e14a      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009e34:	2304      	movs	r3, #4
 8009e36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e3a:	e146      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009e3c:	2308      	movs	r3, #8
 8009e3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e42:	e142      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009e44:	2310      	movs	r3, #16
 8009e46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e4a:	e13e      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009e4c:	2320      	movs	r3, #32
 8009e4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e52:	e13a      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009e54:	cfff69f3 	.word	0xcfff69f3
 8009e58:	58000c00 	.word	0x58000c00
 8009e5c:	11fff4ff 	.word	0x11fff4ff
 8009e60:	40011000 	.word	0x40011000
 8009e64:	58024400 	.word	0x58024400
 8009e68:	40004400 	.word	0x40004400
 8009e6c:	40004800 	.word	0x40004800
 8009e70:	40004c00 	.word	0x40004c00
 8009e74:	40005000 	.word	0x40005000
 8009e78:	2340      	movs	r3, #64	; 0x40
 8009e7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e7e:	e124      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009e80:	2380      	movs	r3, #128	; 0x80
 8009e82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e86:	e120      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4acc      	ldr	r2, [pc, #816]	; (800a1c0 <UART_SetConfig+0x698>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d176      	bne.n	8009f80 <UART_SetConfig+0x458>
 8009e92:	4bcc      	ldr	r3, [pc, #816]	; (800a1c4 <UART_SetConfig+0x69c>)
 8009e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e9a:	2b28      	cmp	r3, #40	; 0x28
 8009e9c:	d86c      	bhi.n	8009f78 <UART_SetConfig+0x450>
 8009e9e:	a201      	add	r2, pc, #4	; (adr r2, 8009ea4 <UART_SetConfig+0x37c>)
 8009ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea4:	08009f49 	.word	0x08009f49
 8009ea8:	08009f79 	.word	0x08009f79
 8009eac:	08009f79 	.word	0x08009f79
 8009eb0:	08009f79 	.word	0x08009f79
 8009eb4:	08009f79 	.word	0x08009f79
 8009eb8:	08009f79 	.word	0x08009f79
 8009ebc:	08009f79 	.word	0x08009f79
 8009ec0:	08009f79 	.word	0x08009f79
 8009ec4:	08009f51 	.word	0x08009f51
 8009ec8:	08009f79 	.word	0x08009f79
 8009ecc:	08009f79 	.word	0x08009f79
 8009ed0:	08009f79 	.word	0x08009f79
 8009ed4:	08009f79 	.word	0x08009f79
 8009ed8:	08009f79 	.word	0x08009f79
 8009edc:	08009f79 	.word	0x08009f79
 8009ee0:	08009f79 	.word	0x08009f79
 8009ee4:	08009f59 	.word	0x08009f59
 8009ee8:	08009f79 	.word	0x08009f79
 8009eec:	08009f79 	.word	0x08009f79
 8009ef0:	08009f79 	.word	0x08009f79
 8009ef4:	08009f79 	.word	0x08009f79
 8009ef8:	08009f79 	.word	0x08009f79
 8009efc:	08009f79 	.word	0x08009f79
 8009f00:	08009f79 	.word	0x08009f79
 8009f04:	08009f61 	.word	0x08009f61
 8009f08:	08009f79 	.word	0x08009f79
 8009f0c:	08009f79 	.word	0x08009f79
 8009f10:	08009f79 	.word	0x08009f79
 8009f14:	08009f79 	.word	0x08009f79
 8009f18:	08009f79 	.word	0x08009f79
 8009f1c:	08009f79 	.word	0x08009f79
 8009f20:	08009f79 	.word	0x08009f79
 8009f24:	08009f69 	.word	0x08009f69
 8009f28:	08009f79 	.word	0x08009f79
 8009f2c:	08009f79 	.word	0x08009f79
 8009f30:	08009f79 	.word	0x08009f79
 8009f34:	08009f79 	.word	0x08009f79
 8009f38:	08009f79 	.word	0x08009f79
 8009f3c:	08009f79 	.word	0x08009f79
 8009f40:	08009f79 	.word	0x08009f79
 8009f44:	08009f71 	.word	0x08009f71
 8009f48:	2301      	movs	r3, #1
 8009f4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f4e:	e0bc      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009f50:	2304      	movs	r3, #4
 8009f52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f56:	e0b8      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009f58:	2308      	movs	r3, #8
 8009f5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f5e:	e0b4      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009f60:	2310      	movs	r3, #16
 8009f62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f66:	e0b0      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009f68:	2320      	movs	r3, #32
 8009f6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f6e:	e0ac      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009f70:	2340      	movs	r3, #64	; 0x40
 8009f72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f76:	e0a8      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009f78:	2380      	movs	r3, #128	; 0x80
 8009f7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f7e:	e0a4      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4a90      	ldr	r2, [pc, #576]	; (800a1c8 <UART_SetConfig+0x6a0>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d130      	bne.n	8009fec <UART_SetConfig+0x4c4>
 8009f8a:	4b8e      	ldr	r3, [pc, #568]	; (800a1c4 <UART_SetConfig+0x69c>)
 8009f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f8e:	f003 0307 	and.w	r3, r3, #7
 8009f92:	2b05      	cmp	r3, #5
 8009f94:	d826      	bhi.n	8009fe4 <UART_SetConfig+0x4bc>
 8009f96:	a201      	add	r2, pc, #4	; (adr r2, 8009f9c <UART_SetConfig+0x474>)
 8009f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f9c:	08009fb5 	.word	0x08009fb5
 8009fa0:	08009fbd 	.word	0x08009fbd
 8009fa4:	08009fc5 	.word	0x08009fc5
 8009fa8:	08009fcd 	.word	0x08009fcd
 8009fac:	08009fd5 	.word	0x08009fd5
 8009fb0:	08009fdd 	.word	0x08009fdd
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fba:	e086      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009fbc:	2304      	movs	r3, #4
 8009fbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fc2:	e082      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009fc4:	2308      	movs	r3, #8
 8009fc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fca:	e07e      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009fcc:	2310      	movs	r3, #16
 8009fce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fd2:	e07a      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009fd4:	2320      	movs	r3, #32
 8009fd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fda:	e076      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009fdc:	2340      	movs	r3, #64	; 0x40
 8009fde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fe2:	e072      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009fe4:	2380      	movs	r3, #128	; 0x80
 8009fe6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fea:	e06e      	b.n	800a0ca <UART_SetConfig+0x5a2>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a76      	ldr	r2, [pc, #472]	; (800a1cc <UART_SetConfig+0x6a4>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d130      	bne.n	800a058 <UART_SetConfig+0x530>
 8009ff6:	4b73      	ldr	r3, [pc, #460]	; (800a1c4 <UART_SetConfig+0x69c>)
 8009ff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ffa:	f003 0307 	and.w	r3, r3, #7
 8009ffe:	2b05      	cmp	r3, #5
 800a000:	d826      	bhi.n	800a050 <UART_SetConfig+0x528>
 800a002:	a201      	add	r2, pc, #4	; (adr r2, 800a008 <UART_SetConfig+0x4e0>)
 800a004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a008:	0800a021 	.word	0x0800a021
 800a00c:	0800a029 	.word	0x0800a029
 800a010:	0800a031 	.word	0x0800a031
 800a014:	0800a039 	.word	0x0800a039
 800a018:	0800a041 	.word	0x0800a041
 800a01c:	0800a049 	.word	0x0800a049
 800a020:	2300      	movs	r3, #0
 800a022:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a026:	e050      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a028:	2304      	movs	r3, #4
 800a02a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a02e:	e04c      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a030:	2308      	movs	r3, #8
 800a032:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a036:	e048      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a038:	2310      	movs	r3, #16
 800a03a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a03e:	e044      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a040:	2320      	movs	r3, #32
 800a042:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a046:	e040      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a048:	2340      	movs	r3, #64	; 0x40
 800a04a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a04e:	e03c      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a050:	2380      	movs	r3, #128	; 0x80
 800a052:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a056:	e038      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a5c      	ldr	r2, [pc, #368]	; (800a1d0 <UART_SetConfig+0x6a8>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d130      	bne.n	800a0c4 <UART_SetConfig+0x59c>
 800a062:	4b58      	ldr	r3, [pc, #352]	; (800a1c4 <UART_SetConfig+0x69c>)
 800a064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a066:	f003 0307 	and.w	r3, r3, #7
 800a06a:	2b05      	cmp	r3, #5
 800a06c:	d826      	bhi.n	800a0bc <UART_SetConfig+0x594>
 800a06e:	a201      	add	r2, pc, #4	; (adr r2, 800a074 <UART_SetConfig+0x54c>)
 800a070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a074:	0800a08d 	.word	0x0800a08d
 800a078:	0800a095 	.word	0x0800a095
 800a07c:	0800a09d 	.word	0x0800a09d
 800a080:	0800a0a5 	.word	0x0800a0a5
 800a084:	0800a0ad 	.word	0x0800a0ad
 800a088:	0800a0b5 	.word	0x0800a0b5
 800a08c:	2302      	movs	r3, #2
 800a08e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a092:	e01a      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a094:	2304      	movs	r3, #4
 800a096:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a09a:	e016      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a09c:	2308      	movs	r3, #8
 800a09e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0a2:	e012      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a0a4:	2310      	movs	r3, #16
 800a0a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0aa:	e00e      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a0ac:	2320      	movs	r3, #32
 800a0ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0b2:	e00a      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a0b4:	2340      	movs	r3, #64	; 0x40
 800a0b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0ba:	e006      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a0bc:	2380      	movs	r3, #128	; 0x80
 800a0be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0c2:	e002      	b.n	800a0ca <UART_SetConfig+0x5a2>
 800a0c4:	2380      	movs	r3, #128	; 0x80
 800a0c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	4a40      	ldr	r2, [pc, #256]	; (800a1d0 <UART_SetConfig+0x6a8>)
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	f040 80ef 	bne.w	800a2b4 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a0d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a0da:	2b20      	cmp	r3, #32
 800a0dc:	dc46      	bgt.n	800a16c <UART_SetConfig+0x644>
 800a0de:	2b02      	cmp	r3, #2
 800a0e0:	f2c0 8081 	blt.w	800a1e6 <UART_SetConfig+0x6be>
 800a0e4:	3b02      	subs	r3, #2
 800a0e6:	2b1e      	cmp	r3, #30
 800a0e8:	d87d      	bhi.n	800a1e6 <UART_SetConfig+0x6be>
 800a0ea:	a201      	add	r2, pc, #4	; (adr r2, 800a0f0 <UART_SetConfig+0x5c8>)
 800a0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f0:	0800a173 	.word	0x0800a173
 800a0f4:	0800a1e7 	.word	0x0800a1e7
 800a0f8:	0800a17b 	.word	0x0800a17b
 800a0fc:	0800a1e7 	.word	0x0800a1e7
 800a100:	0800a1e7 	.word	0x0800a1e7
 800a104:	0800a1e7 	.word	0x0800a1e7
 800a108:	0800a18b 	.word	0x0800a18b
 800a10c:	0800a1e7 	.word	0x0800a1e7
 800a110:	0800a1e7 	.word	0x0800a1e7
 800a114:	0800a1e7 	.word	0x0800a1e7
 800a118:	0800a1e7 	.word	0x0800a1e7
 800a11c:	0800a1e7 	.word	0x0800a1e7
 800a120:	0800a1e7 	.word	0x0800a1e7
 800a124:	0800a1e7 	.word	0x0800a1e7
 800a128:	0800a19b 	.word	0x0800a19b
 800a12c:	0800a1e7 	.word	0x0800a1e7
 800a130:	0800a1e7 	.word	0x0800a1e7
 800a134:	0800a1e7 	.word	0x0800a1e7
 800a138:	0800a1e7 	.word	0x0800a1e7
 800a13c:	0800a1e7 	.word	0x0800a1e7
 800a140:	0800a1e7 	.word	0x0800a1e7
 800a144:	0800a1e7 	.word	0x0800a1e7
 800a148:	0800a1e7 	.word	0x0800a1e7
 800a14c:	0800a1e7 	.word	0x0800a1e7
 800a150:	0800a1e7 	.word	0x0800a1e7
 800a154:	0800a1e7 	.word	0x0800a1e7
 800a158:	0800a1e7 	.word	0x0800a1e7
 800a15c:	0800a1e7 	.word	0x0800a1e7
 800a160:	0800a1e7 	.word	0x0800a1e7
 800a164:	0800a1e7 	.word	0x0800a1e7
 800a168:	0800a1d9 	.word	0x0800a1d9
 800a16c:	2b40      	cmp	r3, #64	; 0x40
 800a16e:	d036      	beq.n	800a1de <UART_SetConfig+0x6b6>
 800a170:	e039      	b.n	800a1e6 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a172:	f7fc ffa9 	bl	80070c8 <HAL_RCCEx_GetD3PCLK1Freq>
 800a176:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a178:	e03b      	b.n	800a1f2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a17a:	f107 0314 	add.w	r3, r7, #20
 800a17e:	4618      	mov	r0, r3
 800a180:	f7fc ffb8 	bl	80070f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a188:	e033      	b.n	800a1f2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a18a:	f107 0308 	add.w	r3, r7, #8
 800a18e:	4618      	mov	r0, r3
 800a190:	f7fd f904 	bl	800739c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a198:	e02b      	b.n	800a1f2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a19a:	4b0a      	ldr	r3, [pc, #40]	; (800a1c4 <UART_SetConfig+0x69c>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f003 0320 	and.w	r3, r3, #32
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d009      	beq.n	800a1ba <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a1a6:	4b07      	ldr	r3, [pc, #28]	; (800a1c4 <UART_SetConfig+0x69c>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	08db      	lsrs	r3, r3, #3
 800a1ac:	f003 0303 	and.w	r3, r3, #3
 800a1b0:	4a08      	ldr	r2, [pc, #32]	; (800a1d4 <UART_SetConfig+0x6ac>)
 800a1b2:	fa22 f303 	lsr.w	r3, r2, r3
 800a1b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a1b8:	e01b      	b.n	800a1f2 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800a1ba:	4b06      	ldr	r3, [pc, #24]	; (800a1d4 <UART_SetConfig+0x6ac>)
 800a1bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1be:	e018      	b.n	800a1f2 <UART_SetConfig+0x6ca>
 800a1c0:	40011400 	.word	0x40011400
 800a1c4:	58024400 	.word	0x58024400
 800a1c8:	40007800 	.word	0x40007800
 800a1cc:	40007c00 	.word	0x40007c00
 800a1d0:	58000c00 	.word	0x58000c00
 800a1d4:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a1d8:	4bc4      	ldr	r3, [pc, #784]	; (800a4ec <UART_SetConfig+0x9c4>)
 800a1da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1dc:	e009      	b.n	800a1f2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a1e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1e4:	e005      	b.n	800a1f2 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a1f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a1f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f000 81da 	beq.w	800a5ae <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fe:	4abc      	ldr	r2, [pc, #752]	; (800a4f0 <UART_SetConfig+0x9c8>)
 800a200:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a204:	461a      	mov	r2, r3
 800a206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a208:	fbb3 f3f2 	udiv	r3, r3, r2
 800a20c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	685a      	ldr	r2, [r3, #4]
 800a212:	4613      	mov	r3, r2
 800a214:	005b      	lsls	r3, r3, #1
 800a216:	4413      	add	r3, r2
 800a218:	6a3a      	ldr	r2, [r7, #32]
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d305      	bcc.n	800a22a <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a224:	6a3a      	ldr	r2, [r7, #32]
 800a226:	429a      	cmp	r2, r3
 800a228:	d903      	bls.n	800a232 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800a22a:	2301      	movs	r3, #1
 800a22c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a230:	e1bd      	b.n	800a5ae <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a234:	4618      	mov	r0, r3
 800a236:	f04f 0100 	mov.w	r1, #0
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a23e:	4aac      	ldr	r2, [pc, #688]	; (800a4f0 <UART_SetConfig+0x9c8>)
 800a240:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a244:	b29a      	uxth	r2, r3
 800a246:	f04f 0300 	mov.w	r3, #0
 800a24a:	f7f6 f899 	bl	8000380 <__aeabi_uldivmod>
 800a24e:	4602      	mov	r2, r0
 800a250:	460b      	mov	r3, r1
 800a252:	4610      	mov	r0, r2
 800a254:	4619      	mov	r1, r3
 800a256:	f04f 0200 	mov.w	r2, #0
 800a25a:	f04f 0300 	mov.w	r3, #0
 800a25e:	020b      	lsls	r3, r1, #8
 800a260:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a264:	0202      	lsls	r2, r0, #8
 800a266:	6879      	ldr	r1, [r7, #4]
 800a268:	6849      	ldr	r1, [r1, #4]
 800a26a:	0849      	lsrs	r1, r1, #1
 800a26c:	4608      	mov	r0, r1
 800a26e:	f04f 0100 	mov.w	r1, #0
 800a272:	1814      	adds	r4, r2, r0
 800a274:	eb43 0501 	adc.w	r5, r3, r1
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	461a      	mov	r2, r3
 800a27e:	f04f 0300 	mov.w	r3, #0
 800a282:	4620      	mov	r0, r4
 800a284:	4629      	mov	r1, r5
 800a286:	f7f6 f87b 	bl	8000380 <__aeabi_uldivmod>
 800a28a:	4602      	mov	r2, r0
 800a28c:	460b      	mov	r3, r1
 800a28e:	4613      	mov	r3, r2
 800a290:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a294:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a298:	d308      	bcc.n	800a2ac <UART_SetConfig+0x784>
 800a29a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a2a0:	d204      	bcs.n	800a2ac <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2a8:	60da      	str	r2, [r3, #12]
 800a2aa:	e180      	b.n	800a5ae <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a2b2:	e17c      	b.n	800a5ae <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	69db      	ldr	r3, [r3, #28]
 800a2b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2bc:	f040 80bf 	bne.w	800a43e <UART_SetConfig+0x916>
  {
    switch (clocksource)
 800a2c0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a2c4:	2b20      	cmp	r3, #32
 800a2c6:	dc49      	bgt.n	800a35c <UART_SetConfig+0x834>
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	db7c      	blt.n	800a3c6 <UART_SetConfig+0x89e>
 800a2cc:	2b20      	cmp	r3, #32
 800a2ce:	d87a      	bhi.n	800a3c6 <UART_SetConfig+0x89e>
 800a2d0:	a201      	add	r2, pc, #4	; (adr r2, 800a2d8 <UART_SetConfig+0x7b0>)
 800a2d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2d6:	bf00      	nop
 800a2d8:	0800a363 	.word	0x0800a363
 800a2dc:	0800a36b 	.word	0x0800a36b
 800a2e0:	0800a3c7 	.word	0x0800a3c7
 800a2e4:	0800a3c7 	.word	0x0800a3c7
 800a2e8:	0800a373 	.word	0x0800a373
 800a2ec:	0800a3c7 	.word	0x0800a3c7
 800a2f0:	0800a3c7 	.word	0x0800a3c7
 800a2f4:	0800a3c7 	.word	0x0800a3c7
 800a2f8:	0800a383 	.word	0x0800a383
 800a2fc:	0800a3c7 	.word	0x0800a3c7
 800a300:	0800a3c7 	.word	0x0800a3c7
 800a304:	0800a3c7 	.word	0x0800a3c7
 800a308:	0800a3c7 	.word	0x0800a3c7
 800a30c:	0800a3c7 	.word	0x0800a3c7
 800a310:	0800a3c7 	.word	0x0800a3c7
 800a314:	0800a3c7 	.word	0x0800a3c7
 800a318:	0800a393 	.word	0x0800a393
 800a31c:	0800a3c7 	.word	0x0800a3c7
 800a320:	0800a3c7 	.word	0x0800a3c7
 800a324:	0800a3c7 	.word	0x0800a3c7
 800a328:	0800a3c7 	.word	0x0800a3c7
 800a32c:	0800a3c7 	.word	0x0800a3c7
 800a330:	0800a3c7 	.word	0x0800a3c7
 800a334:	0800a3c7 	.word	0x0800a3c7
 800a338:	0800a3c7 	.word	0x0800a3c7
 800a33c:	0800a3c7 	.word	0x0800a3c7
 800a340:	0800a3c7 	.word	0x0800a3c7
 800a344:	0800a3c7 	.word	0x0800a3c7
 800a348:	0800a3c7 	.word	0x0800a3c7
 800a34c:	0800a3c7 	.word	0x0800a3c7
 800a350:	0800a3c7 	.word	0x0800a3c7
 800a354:	0800a3c7 	.word	0x0800a3c7
 800a358:	0800a3b9 	.word	0x0800a3b9
 800a35c:	2b40      	cmp	r3, #64	; 0x40
 800a35e:	d02e      	beq.n	800a3be <UART_SetConfig+0x896>
 800a360:	e031      	b.n	800a3c6 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a362:	f7fb ff45 	bl	80061f0 <HAL_RCC_GetPCLK1Freq>
 800a366:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a368:	e033      	b.n	800a3d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a36a:	f7fb ff57 	bl	800621c <HAL_RCC_GetPCLK2Freq>
 800a36e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a370:	e02f      	b.n	800a3d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a372:	f107 0314 	add.w	r3, r7, #20
 800a376:	4618      	mov	r0, r3
 800a378:	f7fc febc 	bl	80070f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a37c:	69bb      	ldr	r3, [r7, #24]
 800a37e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a380:	e027      	b.n	800a3d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a382:	f107 0308 	add.w	r3, r7, #8
 800a386:	4618      	mov	r0, r3
 800a388:	f7fd f808 	bl	800739c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a390:	e01f      	b.n	800a3d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a392:	4b58      	ldr	r3, [pc, #352]	; (800a4f4 <UART_SetConfig+0x9cc>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f003 0320 	and.w	r3, r3, #32
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d009      	beq.n	800a3b2 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a39e:	4b55      	ldr	r3, [pc, #340]	; (800a4f4 <UART_SetConfig+0x9cc>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	08db      	lsrs	r3, r3, #3
 800a3a4:	f003 0303 	and.w	r3, r3, #3
 800a3a8:	4a53      	ldr	r2, [pc, #332]	; (800a4f8 <UART_SetConfig+0x9d0>)
 800a3aa:	fa22 f303 	lsr.w	r3, r2, r3
 800a3ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3b0:	e00f      	b.n	800a3d2 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800a3b2:	4b51      	ldr	r3, [pc, #324]	; (800a4f8 <UART_SetConfig+0x9d0>)
 800a3b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a3b6:	e00c      	b.n	800a3d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3b8:	4b4c      	ldr	r3, [pc, #304]	; (800a4ec <UART_SetConfig+0x9c4>)
 800a3ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a3bc:	e009      	b.n	800a3d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a3c4:	e005      	b.n	800a3d2 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a3d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a3d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	f000 80ea 	beq.w	800a5ae <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3de:	4a44      	ldr	r2, [pc, #272]	; (800a4f0 <UART_SetConfig+0x9c8>)
 800a3e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3ec:	005a      	lsls	r2, r3, #1
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	085b      	lsrs	r3, r3, #1
 800a3f4:	441a      	add	r2, r3
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	685b      	ldr	r3, [r3, #4]
 800a3fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3fe:	b29b      	uxth	r3, r3
 800a400:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a404:	2b0f      	cmp	r3, #15
 800a406:	d916      	bls.n	800a436 <UART_SetConfig+0x90e>
 800a408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a40a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a40e:	d212      	bcs.n	800a436 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a412:	b29b      	uxth	r3, r3
 800a414:	f023 030f 	bic.w	r3, r3, #15
 800a418:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a41c:	085b      	lsrs	r3, r3, #1
 800a41e:	b29b      	uxth	r3, r3
 800a420:	f003 0307 	and.w	r3, r3, #7
 800a424:	b29a      	uxth	r2, r3
 800a426:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a428:	4313      	orrs	r3, r2
 800a42a:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a432:	60da      	str	r2, [r3, #12]
 800a434:	e0bb      	b.n	800a5ae <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a436:	2301      	movs	r3, #1
 800a438:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a43c:	e0b7      	b.n	800a5ae <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a43e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a442:	2b20      	cmp	r3, #32
 800a444:	dc4a      	bgt.n	800a4dc <UART_SetConfig+0x9b4>
 800a446:	2b00      	cmp	r3, #0
 800a448:	f2c0 8086 	blt.w	800a558 <UART_SetConfig+0xa30>
 800a44c:	2b20      	cmp	r3, #32
 800a44e:	f200 8083 	bhi.w	800a558 <UART_SetConfig+0xa30>
 800a452:	a201      	add	r2, pc, #4	; (adr r2, 800a458 <UART_SetConfig+0x930>)
 800a454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a458:	0800a4e3 	.word	0x0800a4e3
 800a45c:	0800a4fd 	.word	0x0800a4fd
 800a460:	0800a559 	.word	0x0800a559
 800a464:	0800a559 	.word	0x0800a559
 800a468:	0800a505 	.word	0x0800a505
 800a46c:	0800a559 	.word	0x0800a559
 800a470:	0800a559 	.word	0x0800a559
 800a474:	0800a559 	.word	0x0800a559
 800a478:	0800a515 	.word	0x0800a515
 800a47c:	0800a559 	.word	0x0800a559
 800a480:	0800a559 	.word	0x0800a559
 800a484:	0800a559 	.word	0x0800a559
 800a488:	0800a559 	.word	0x0800a559
 800a48c:	0800a559 	.word	0x0800a559
 800a490:	0800a559 	.word	0x0800a559
 800a494:	0800a559 	.word	0x0800a559
 800a498:	0800a525 	.word	0x0800a525
 800a49c:	0800a559 	.word	0x0800a559
 800a4a0:	0800a559 	.word	0x0800a559
 800a4a4:	0800a559 	.word	0x0800a559
 800a4a8:	0800a559 	.word	0x0800a559
 800a4ac:	0800a559 	.word	0x0800a559
 800a4b0:	0800a559 	.word	0x0800a559
 800a4b4:	0800a559 	.word	0x0800a559
 800a4b8:	0800a559 	.word	0x0800a559
 800a4bc:	0800a559 	.word	0x0800a559
 800a4c0:	0800a559 	.word	0x0800a559
 800a4c4:	0800a559 	.word	0x0800a559
 800a4c8:	0800a559 	.word	0x0800a559
 800a4cc:	0800a559 	.word	0x0800a559
 800a4d0:	0800a559 	.word	0x0800a559
 800a4d4:	0800a559 	.word	0x0800a559
 800a4d8:	0800a54b 	.word	0x0800a54b
 800a4dc:	2b40      	cmp	r3, #64	; 0x40
 800a4de:	d037      	beq.n	800a550 <UART_SetConfig+0xa28>
 800a4e0:	e03a      	b.n	800a558 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4e2:	f7fb fe85 	bl	80061f0 <HAL_RCC_GetPCLK1Freq>
 800a4e6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a4e8:	e03c      	b.n	800a564 <UART_SetConfig+0xa3c>
 800a4ea:	bf00      	nop
 800a4ec:	003d0900 	.word	0x003d0900
 800a4f0:	0800c244 	.word	0x0800c244
 800a4f4:	58024400 	.word	0x58024400
 800a4f8:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a4fc:	f7fb fe8e 	bl	800621c <HAL_RCC_GetPCLK2Freq>
 800a500:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a502:	e02f      	b.n	800a564 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a504:	f107 0314 	add.w	r3, r7, #20
 800a508:	4618      	mov	r0, r3
 800a50a:	f7fc fdf3 	bl	80070f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a50e:	69bb      	ldr	r3, [r7, #24]
 800a510:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a512:	e027      	b.n	800a564 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a514:	f107 0308 	add.w	r3, r7, #8
 800a518:	4618      	mov	r0, r3
 800a51a:	f7fc ff3f 	bl	800739c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a522:	e01f      	b.n	800a564 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a524:	4b2c      	ldr	r3, [pc, #176]	; (800a5d8 <UART_SetConfig+0xab0>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 0320 	and.w	r3, r3, #32
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d009      	beq.n	800a544 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a530:	4b29      	ldr	r3, [pc, #164]	; (800a5d8 <UART_SetConfig+0xab0>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	08db      	lsrs	r3, r3, #3
 800a536:	f003 0303 	and.w	r3, r3, #3
 800a53a:	4a28      	ldr	r2, [pc, #160]	; (800a5dc <UART_SetConfig+0xab4>)
 800a53c:	fa22 f303 	lsr.w	r3, r2, r3
 800a540:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a542:	e00f      	b.n	800a564 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800a544:	4b25      	ldr	r3, [pc, #148]	; (800a5dc <UART_SetConfig+0xab4>)
 800a546:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a548:	e00c      	b.n	800a564 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a54a:	4b25      	ldr	r3, [pc, #148]	; (800a5e0 <UART_SetConfig+0xab8>)
 800a54c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a54e:	e009      	b.n	800a564 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a550:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a554:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a556:	e005      	b.n	800a564 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800a558:	2300      	movs	r3, #0
 800a55a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a562:	bf00      	nop
    }

    if (pclk != 0U)
 800a564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a566:	2b00      	cmp	r3, #0
 800a568:	d021      	beq.n	800a5ae <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a56e:	4a1d      	ldr	r2, [pc, #116]	; (800a5e4 <UART_SetConfig+0xabc>)
 800a570:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a574:	461a      	mov	r2, r3
 800a576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a578:	fbb3 f2f2 	udiv	r2, r3, r2
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	085b      	lsrs	r3, r3, #1
 800a582:	441a      	add	r2, r3
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	fbb2 f3f3 	udiv	r3, r2, r3
 800a58c:	b29b      	uxth	r3, r3
 800a58e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a592:	2b0f      	cmp	r3, #15
 800a594:	d908      	bls.n	800a5a8 <UART_SetConfig+0xa80>
 800a596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a59c:	d204      	bcs.n	800a5a8 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5a4:	60da      	str	r2, [r3, #12]
 800a5a6:	e002      	b.n	800a5ae <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2201      	movs	r2, #1
 800a5b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2201      	movs	r2, #1
 800a5ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a5ca:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3738      	adds	r7, #56	; 0x38
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bdb0      	pop	{r4, r5, r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	58024400 	.word	0x58024400
 800a5dc:	03d09000 	.word	0x03d09000
 800a5e0:	003d0900 	.word	0x003d0900
 800a5e4:	0800c244 	.word	0x0800c244

0800a5e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b083      	sub	sp, #12
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5f4:	f003 0301 	and.w	r3, r3, #1
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d00a      	beq.n	800a612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	430a      	orrs	r2, r1
 800a610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a616:	f003 0302 	and.w	r3, r3, #2
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d00a      	beq.n	800a634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	430a      	orrs	r2, r1
 800a632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a638:	f003 0304 	and.w	r3, r3, #4
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00a      	beq.n	800a656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	685b      	ldr	r3, [r3, #4]
 800a646:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	430a      	orrs	r2, r1
 800a654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a65a:	f003 0308 	and.w	r3, r3, #8
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d00a      	beq.n	800a678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	430a      	orrs	r2, r1
 800a676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a67c:	f003 0310 	and.w	r3, r3, #16
 800a680:	2b00      	cmp	r3, #0
 800a682:	d00a      	beq.n	800a69a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	689b      	ldr	r3, [r3, #8]
 800a68a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	430a      	orrs	r2, r1
 800a698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a69e:	f003 0320 	and.w	r3, r3, #32
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d00a      	beq.n	800a6bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	430a      	orrs	r2, r1
 800a6ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d01a      	beq.n	800a6fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	430a      	orrs	r2, r1
 800a6dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a6e6:	d10a      	bne.n	800a6fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	430a      	orrs	r2, r1
 800a6fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00a      	beq.n	800a720 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	430a      	orrs	r2, r1
 800a71e:	605a      	str	r2, [r3, #4]
  }
}
 800a720:	bf00      	nop
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b086      	sub	sp, #24
 800a730:	af02      	add	r7, sp, #8
 800a732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a73c:	f7f7 ff94 	bl	8002668 <HAL_GetTick>
 800a740:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 0308 	and.w	r3, r3, #8
 800a74c:	2b08      	cmp	r3, #8
 800a74e:	d10e      	bne.n	800a76e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a750:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a754:	9300      	str	r3, [sp, #0]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	2200      	movs	r2, #0
 800a75a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 f82f 	bl	800a7c2 <UART_WaitOnFlagUntilTimeout>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d001      	beq.n	800a76e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a76a:	2303      	movs	r3, #3
 800a76c:	e025      	b.n	800a7ba <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f003 0304 	and.w	r3, r3, #4
 800a778:	2b04      	cmp	r3, #4
 800a77a:	d10e      	bne.n	800a79a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a77c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a780:	9300      	str	r3, [sp, #0]
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2200      	movs	r2, #0
 800a786:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	f000 f819 	bl	800a7c2 <UART_WaitOnFlagUntilTimeout>
 800a790:	4603      	mov	r3, r0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d001      	beq.n	800a79a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e00f      	b.n	800a7ba <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2220      	movs	r2, #32
 800a79e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2220      	movs	r2, #32
 800a7a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3710      	adds	r7, #16
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}

0800a7c2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a7c2:	b580      	push	{r7, lr}
 800a7c4:	b084      	sub	sp, #16
 800a7c6:	af00      	add	r7, sp, #0
 800a7c8:	60f8      	str	r0, [r7, #12]
 800a7ca:	60b9      	str	r1, [r7, #8]
 800a7cc:	603b      	str	r3, [r7, #0]
 800a7ce:	4613      	mov	r3, r2
 800a7d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7d2:	e062      	b.n	800a89a <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a7d4:	69bb      	ldr	r3, [r7, #24]
 800a7d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7da:	d05e      	beq.n	800a89a <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a7dc:	f7f7 ff44 	bl	8002668 <HAL_GetTick>
 800a7e0:	4602      	mov	r2, r0
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	1ad3      	subs	r3, r2, r3
 800a7e6:	69ba      	ldr	r2, [r7, #24]
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d302      	bcc.n	800a7f2 <UART_WaitOnFlagUntilTimeout+0x30>
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d11d      	bne.n	800a82e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a800:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	689a      	ldr	r2, [r3, #8]
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	f022 0201 	bic.w	r2, r2, #1
 800a810:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2220      	movs	r2, #32
 800a816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	2220      	movs	r2, #32
 800a81e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2200      	movs	r2, #0
 800a826:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a82a:	2303      	movs	r3, #3
 800a82c:	e045      	b.n	800a8ba <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f003 0304 	and.w	r3, r3, #4
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d02e      	beq.n	800a89a <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	69db      	ldr	r3, [r3, #28]
 800a842:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a846:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a84a:	d126      	bne.n	800a89a <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a854:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	681a      	ldr	r2, [r3, #0]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a864:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	689a      	ldr	r2, [r3, #8]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f022 0201 	bic.w	r2, r2, #1
 800a874:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	2220      	movs	r2, #32
 800a87a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	2220      	movs	r2, #32
 800a882:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2220      	movs	r2, #32
 800a88a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2200      	movs	r2, #0
 800a892:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a896:	2303      	movs	r3, #3
 800a898:	e00f      	b.n	800a8ba <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	69da      	ldr	r2, [r3, #28]
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	4013      	ands	r3, r2
 800a8a4:	68ba      	ldr	r2, [r7, #8]
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	bf0c      	ite	eq
 800a8aa:	2301      	moveq	r3, #1
 800a8ac:	2300      	movne	r3, #0
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	79fb      	ldrb	r3, [r7, #7]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d08d      	beq.n	800a7d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a8b8:	2300      	movs	r3, #0
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3710      	adds	r7, #16
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}
	...

0800a8c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	60f8      	str	r0, [r7, #12]
 800a8cc:	60b9      	str	r1, [r7, #8]
 800a8ce:	4613      	mov	r3, r2
 800a8d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	68ba      	ldr	r2, [r7, #8]
 800a8d6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	88fa      	ldrh	r2, [r7, #6]
 800a8dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	88fa      	ldrh	r2, [r7, #6]
 800a8e4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	689b      	ldr	r3, [r3, #8]
 800a8f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8f6:	d10e      	bne.n	800a916 <UART_Start_Receive_IT+0x52>
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	691b      	ldr	r3, [r3, #16]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d105      	bne.n	800a90c <UART_Start_Receive_IT+0x48>
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a906:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a90a:	e02d      	b.n	800a968 <UART_Start_Receive_IT+0xa4>
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	22ff      	movs	r2, #255	; 0xff
 800a910:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a914:	e028      	b.n	800a968 <UART_Start_Receive_IT+0xa4>
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	689b      	ldr	r3, [r3, #8]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d10d      	bne.n	800a93a <UART_Start_Receive_IT+0x76>
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	691b      	ldr	r3, [r3, #16]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d104      	bne.n	800a930 <UART_Start_Receive_IT+0x6c>
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	22ff      	movs	r2, #255	; 0xff
 800a92a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a92e:	e01b      	b.n	800a968 <UART_Start_Receive_IT+0xa4>
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	227f      	movs	r2, #127	; 0x7f
 800a934:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a938:	e016      	b.n	800a968 <UART_Start_Receive_IT+0xa4>
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	689b      	ldr	r3, [r3, #8]
 800a93e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a942:	d10d      	bne.n	800a960 <UART_Start_Receive_IT+0x9c>
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	691b      	ldr	r3, [r3, #16]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d104      	bne.n	800a956 <UART_Start_Receive_IT+0x92>
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	227f      	movs	r2, #127	; 0x7f
 800a950:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a954:	e008      	b.n	800a968 <UART_Start_Receive_IT+0xa4>
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	223f      	movs	r2, #63	; 0x3f
 800a95a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a95e:	e003      	b.n	800a968 <UART_Start_Receive_IT+0xa4>
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	2200      	movs	r2, #0
 800a964:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	2200      	movs	r2, #0
 800a96c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	2222      	movs	r2, #34	; 0x22
 800a974:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	689a      	ldr	r2, [r3, #8]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f042 0201 	orr.w	r2, r2, #1
 800a986:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a98c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a990:	d12a      	bne.n	800a9e8 <UART_Start_Receive_IT+0x124>
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a998:	88fa      	ldrh	r2, [r7, #6]
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d324      	bcc.n	800a9e8 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9a6:	d107      	bne.n	800a9b8 <UART_Start_Receive_IT+0xf4>
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	691b      	ldr	r3, [r3, #16]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d103      	bne.n	800a9b8 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	4a1f      	ldr	r2, [pc, #124]	; (800aa30 <UART_Start_Receive_IT+0x16c>)
 800a9b4:	671a      	str	r2, [r3, #112]	; 0x70
 800a9b6:	e002      	b.n	800a9be <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	4a1e      	ldr	r2, [pc, #120]	; (800aa34 <UART_Start_Receive_IT+0x170>)
 800a9bc:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	681a      	ldr	r2, [r3, #0]
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a9d4:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	689a      	ldr	r2, [r3, #8]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a9e4:	609a      	str	r2, [r3, #8]
 800a9e6:	e01b      	b.n	800aa20 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9f0:	d107      	bne.n	800aa02 <UART_Start_Receive_IT+0x13e>
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	691b      	ldr	r3, [r3, #16]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d103      	bne.n	800aa02 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	4a0e      	ldr	r2, [pc, #56]	; (800aa38 <UART_Start_Receive_IT+0x174>)
 800a9fe:	671a      	str	r2, [r3, #112]	; 0x70
 800aa00:	e002      	b.n	800aa08 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	4a0d      	ldr	r2, [pc, #52]	; (800aa3c <UART_Start_Receive_IT+0x178>)
 800aa06:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	681a      	ldr	r2, [r3, #0]
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800aa1e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800aa20:	2300      	movs	r3, #0
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	3714      	adds	r7, #20
 800aa26:	46bd      	mov	sp, r7
 800aa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2c:	4770      	bx	lr
 800aa2e:	bf00      	nop
 800aa30:	0800aeb9 	.word	0x0800aeb9
 800aa34:	0800acb5 	.word	0x0800acb5
 800aa38:	0800abdd 	.word	0x0800abdd
 800aa3c:	0800ab05 	.word	0x0800ab05

0800aa40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b083      	sub	sp, #12
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800aa56:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	6899      	ldr	r1, [r3, #8]
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	4b0f      	ldr	r3, [pc, #60]	; (800aaa0 <UART_EndRxTransfer+0x60>)
 800aa64:	400b      	ands	r3, r1
 800aa66:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d107      	bne.n	800aa80 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	681a      	ldr	r2, [r3, #0]
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f022 0210 	bic.w	r2, r2, #16
 800aa7e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2220      	movs	r2, #32
 800aa84:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2200      	movs	r2, #0
 800aa92:	671a      	str	r2, [r3, #112]	; 0x70
}
 800aa94:	bf00      	nop
 800aa96:	370c      	adds	r7, #12
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9e:	4770      	bx	lr
 800aaa0:	effffffe 	.word	0xeffffffe

0800aaa4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aab0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2200      	movs	r2, #0
 800aab6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	2200      	movs	r2, #0
 800aabe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f7ff f81a 	bl	8009afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aac8:	bf00      	nop
 800aaca:	3710      	adds	r7, #16
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b082      	sub	sp, #8
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	681a      	ldr	r2, [r3, #0]
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aae6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2220      	movs	r2, #32
 800aaec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f7f6 fef6 	bl	80018e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aafc:	bf00      	nop
 800aafe:	3708      	adds	r7, #8
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bd80      	pop	{r7, pc}

0800ab04 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b084      	sub	sp, #16
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ab12:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab1a:	2b22      	cmp	r3, #34	; 0x22
 800ab1c:	d152      	bne.n	800abc4 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab24:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ab26:	89bb      	ldrh	r3, [r7, #12]
 800ab28:	b2d9      	uxtb	r1, r3
 800ab2a:	89fb      	ldrh	r3, [r7, #14]
 800ab2c:	b2da      	uxtb	r2, r3
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab32:	400a      	ands	r2, r1
 800ab34:	b2d2      	uxtb	r2, r2
 800ab36:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab3c:	1c5a      	adds	r2, r3, #1
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	3b01      	subs	r3, #1
 800ab4c:	b29a      	uxth	r2, r3
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d139      	bne.n	800abd4 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	681a      	ldr	r2, [r3, #0]
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ab6e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	689a      	ldr	r2, [r3, #8]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f022 0201 	bic.w	r2, r2, #1
 800ab7e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2220      	movs	r2, #32
 800ab84:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d10f      	bne.n	800abb6 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	681a      	ldr	r2, [r3, #0]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f022 0210 	bic.w	r2, r2, #16
 800aba4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800abac:	4619      	mov	r1, r3
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f7fe ffae 	bl	8009b10 <HAL_UARTEx_RxEventCallback>
 800abb4:	e002      	b.n	800abbc <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f7f6 fd6e 	bl	8001698 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800abc2:	e007      	b.n	800abd4 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	699a      	ldr	r2, [r3, #24]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f042 0208 	orr.w	r2, r2, #8
 800abd2:	619a      	str	r2, [r3, #24]
}
 800abd4:	bf00      	nop
 800abd6:	3710      	adds	r7, #16
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800abea:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abf2:	2b22      	cmp	r3, #34	; 0x22
 800abf4:	d152      	bne.n	800ac9c <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abfc:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac02:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800ac04:	89ba      	ldrh	r2, [r7, #12]
 800ac06:	89fb      	ldrh	r3, [r7, #14]
 800ac08:	4013      	ands	r3, r2
 800ac0a:	b29a      	uxth	r2, r3
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac14:	1c9a      	adds	r2, r3, #2
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ac20:	b29b      	uxth	r3, r3
 800ac22:	3b01      	subs	r3, #1
 800ac24:	b29a      	uxth	r2, r3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d139      	bne.n	800acac <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	681a      	ldr	r2, [r3, #0]
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ac46:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	689a      	ldr	r2, [r3, #8]
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f022 0201 	bic.w	r2, r2, #1
 800ac56:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2220      	movs	r2, #32
 800ac5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2200      	movs	r2, #0
 800ac64:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ac6a:	2b01      	cmp	r3, #1
 800ac6c:	d10f      	bne.n	800ac8e <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	681a      	ldr	r2, [r3, #0]
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f022 0210 	bic.w	r2, r2, #16
 800ac7c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ac84:	4619      	mov	r1, r3
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f7fe ff42 	bl	8009b10 <HAL_UARTEx_RxEventCallback>
 800ac8c:	e002      	b.n	800ac94 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f7f6 fd02 	bl	8001698 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2200      	movs	r2, #0
 800ac98:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ac9a:	e007      	b.n	800acac <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	699a      	ldr	r2, [r3, #24]
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f042 0208 	orr.w	r2, r2, #8
 800acaa:	619a      	str	r2, [r3, #24]
}
 800acac:	bf00      	nop
 800acae:	3710      	adds	r7, #16
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b088      	sub	sp, #32
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800acc2:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	69db      	ldr	r3, [r3, #28]
 800acca:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	689b      	ldr	r3, [r3, #8]
 800acda:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ace2:	2b22      	cmp	r3, #34	; 0x22
 800ace4:	f040 80d8 	bne.w	800ae98 <UART_RxISR_8BIT_FIFOEN+0x1e4>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800acee:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800acf0:	e0a8      	b.n	800ae44 <UART_RxISR_8BIT_FIFOEN+0x190>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acf8:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800acfa:	89bb      	ldrh	r3, [r7, #12]
 800acfc:	b2d9      	uxtb	r1, r3
 800acfe:	8b7b      	ldrh	r3, [r7, #26]
 800ad00:	b2da      	uxtb	r2, r3
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad06:	400a      	ands	r2, r1
 800ad08:	b2d2      	uxtb	r2, r2
 800ad0a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad10:	1c5a      	adds	r2, r3, #1
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ad1c:	b29b      	uxth	r3, r3
 800ad1e:	3b01      	subs	r3, #1
 800ad20:	b29a      	uxth	r2, r3
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	69db      	ldr	r3, [r3, #28]
 800ad2e:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ad30:	69fb      	ldr	r3, [r7, #28]
 800ad32:	f003 0307 	and.w	r3, r3, #7
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d04d      	beq.n	800add6 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ad3a:	69fb      	ldr	r3, [r7, #28]
 800ad3c:	f003 0301 	and.w	r3, r3, #1
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d010      	beq.n	800ad66 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d00b      	beq.n	800ad66 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	2201      	movs	r2, #1
 800ad54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad5c:	f043 0201 	orr.w	r2, r3, #1
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad66:	69fb      	ldr	r3, [r7, #28]
 800ad68:	f003 0302 	and.w	r3, r3, #2
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d010      	beq.n	800ad92 <UART_RxISR_8BIT_FIFOEN+0xde>
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	f003 0301 	and.w	r3, r3, #1
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d00b      	beq.n	800ad92 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	2202      	movs	r2, #2
 800ad80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad88:	f043 0204 	orr.w	r2, r3, #4
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad92:	69fb      	ldr	r3, [r7, #28]
 800ad94:	f003 0304 	and.w	r3, r3, #4
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d010      	beq.n	800adbe <UART_RxISR_8BIT_FIFOEN+0x10a>
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	f003 0301 	and.w	r3, r3, #1
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d00b      	beq.n	800adbe <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	2204      	movs	r2, #4
 800adac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800adb4:	f043 0202 	orr.w	r2, r3, #2
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d006      	beq.n	800add6 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f7fe fe97 	bl	8009afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2200      	movs	r2, #0
 800add2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800addc:	b29b      	uxth	r3, r3
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d130      	bne.n	800ae44 <UART_RxISR_8BIT_FIFOEN+0x190>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	681a      	ldr	r2, [r3, #0]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800adf0:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	6899      	ldr	r1, [r3, #8]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	4b2c      	ldr	r3, [pc, #176]	; (800aeb0 <UART_RxISR_8BIT_FIFOEN+0x1fc>)
 800adfe:	400b      	ands	r3, r1
 800ae00:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2220      	movs	r2, #32
 800ae06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae14:	2b01      	cmp	r3, #1
 800ae16:	d10f      	bne.n	800ae38 <UART_RxISR_8BIT_FIFOEN+0x184>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	681a      	ldr	r2, [r3, #0]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f022 0210 	bic.w	r2, r2, #16
 800ae26:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ae2e:	4619      	mov	r1, r3
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f7fe fe6d 	bl	8009b10 <HAL_UARTEx_RxEventCallback>
 800ae36:	e002      	b.n	800ae3e <UART_RxISR_8BIT_FIFOEN+0x18a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f7f6 fc2d 	bl	8001698 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2200      	movs	r2, #0
 800ae42:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ae44:	89fb      	ldrh	r3, [r7, #14]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d005      	beq.n	800ae56 <UART_RxISR_8BIT_FIFOEN+0x1a2>
 800ae4a:	69fb      	ldr	r3, [r7, #28]
 800ae4c:	f003 0320 	and.w	r3, r3, #32
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	f47f af4e 	bne.w	800acf2 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ae5c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ae5e:	897b      	ldrh	r3, [r7, #10]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d021      	beq.n	800aea8 <UART_RxISR_8BIT_FIFOEN+0x1f4>
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ae6a:	897a      	ldrh	r2, [r7, #10]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d21b      	bcs.n	800aea8 <UART_RxISR_8BIT_FIFOEN+0x1f4>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	689a      	ldr	r2, [r3, #8]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800ae7e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	4a0c      	ldr	r2, [pc, #48]	; (800aeb4 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800ae84:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f042 0220 	orr.w	r2, r2, #32
 800ae94:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ae96:	e007      	b.n	800aea8 <UART_RxISR_8BIT_FIFOEN+0x1f4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	699a      	ldr	r2, [r3, #24]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f042 0208 	orr.w	r2, r2, #8
 800aea6:	619a      	str	r2, [r3, #24]
}
 800aea8:	bf00      	nop
 800aeaa:	3720      	adds	r7, #32
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}
 800aeb0:	effffffe 	.word	0xeffffffe
 800aeb4:	0800ab05 	.word	0x0800ab05

0800aeb8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b08a      	sub	sp, #40	; 0x28
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800aec6:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	69db      	ldr	r3, [r3, #28]
 800aece:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	689b      	ldr	r3, [r3, #8]
 800aede:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aee6:	2b22      	cmp	r3, #34	; 0x22
 800aee8:	f040 80d8 	bne.w	800b09c <UART_RxISR_16BIT_FIFOEN+0x1e4>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800aef2:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aef4:	e0a8      	b.n	800b048 <UART_RxISR_16BIT_FIFOEN+0x190>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aefc:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af02:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800af04:	8aba      	ldrh	r2, [r7, #20]
 800af06:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800af08:	4013      	ands	r3, r2
 800af0a:	b29a      	uxth	r2, r3
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af14:	1c9a      	adds	r2, r3, #2
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800af20:	b29b      	uxth	r3, r3
 800af22:	3b01      	subs	r3, #1
 800af24:	b29a      	uxth	r2, r3
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	69db      	ldr	r3, [r3, #28]
 800af32:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800af34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af36:	f003 0307 	and.w	r3, r3, #7
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d04d      	beq.n	800afda <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800af3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af40:	f003 0301 	and.w	r3, r3, #1
 800af44:	2b00      	cmp	r3, #0
 800af46:	d010      	beq.n	800af6a <UART_RxISR_16BIT_FIFOEN+0xb2>
 800af48:	69fb      	ldr	r3, [r7, #28]
 800af4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d00b      	beq.n	800af6a <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	2201      	movs	r2, #1
 800af58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af60:	f043 0201 	orr.w	r2, r3, #1
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af6c:	f003 0302 	and.w	r3, r3, #2
 800af70:	2b00      	cmp	r3, #0
 800af72:	d010      	beq.n	800af96 <UART_RxISR_16BIT_FIFOEN+0xde>
 800af74:	69bb      	ldr	r3, [r7, #24]
 800af76:	f003 0301 	and.w	r3, r3, #1
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d00b      	beq.n	800af96 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	2202      	movs	r2, #2
 800af84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af8c:	f043 0204 	orr.w	r2, r3, #4
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af98:	f003 0304 	and.w	r3, r3, #4
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d010      	beq.n	800afc2 <UART_RxISR_16BIT_FIFOEN+0x10a>
 800afa0:	69bb      	ldr	r3, [r7, #24]
 800afa2:	f003 0301 	and.w	r3, r3, #1
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d00b      	beq.n	800afc2 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	2204      	movs	r2, #4
 800afb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800afb8:	f043 0202 	orr.w	r2, r3, #2
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d006      	beq.n	800afda <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f7fe fd95 	bl	8009afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2200      	movs	r2, #0
 800afd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800afe0:	b29b      	uxth	r3, r3
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d130      	bne.n	800b048 <UART_RxISR_16BIT_FIFOEN+0x190>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	681a      	ldr	r2, [r3, #0]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aff4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	6899      	ldr	r1, [r3, #8]
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	4b2c      	ldr	r3, [pc, #176]	; (800b0b4 <UART_RxISR_16BIT_FIFOEN+0x1fc>)
 800b002:	400b      	ands	r3, r1
 800b004:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2220      	movs	r2, #32
 800b00a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2200      	movs	r2, #0
 800b012:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d10f      	bne.n	800b03c <UART_RxISR_16BIT_FIFOEN+0x184>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	681a      	ldr	r2, [r3, #0]
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f022 0210 	bic.w	r2, r2, #16
 800b02a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b032:	4619      	mov	r1, r3
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f7fe fd6b 	bl	8009b10 <HAL_UARTEx_RxEventCallback>
 800b03a:	e002      	b.n	800b042 <UART_RxISR_16BIT_FIFOEN+0x18a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f7f6 fb2b 	bl	8001698 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	2200      	movs	r2, #0
 800b046:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b048:	8afb      	ldrh	r3, [r7, #22]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d005      	beq.n	800b05a <UART_RxISR_16BIT_FIFOEN+0x1a2>
 800b04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b050:	f003 0320 	and.w	r3, r3, #32
 800b054:	2b00      	cmp	r3, #0
 800b056:	f47f af4e 	bne.w	800aef6 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b060:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b062:	89fb      	ldrh	r3, [r7, #14]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d021      	beq.n	800b0ac <UART_RxISR_16BIT_FIFOEN+0x1f4>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800b06e:	89fa      	ldrh	r2, [r7, #14]
 800b070:	429a      	cmp	r2, r3
 800b072:	d21b      	bcs.n	800b0ac <UART_RxISR_16BIT_FIFOEN+0x1f4>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	689a      	ldr	r2, [r3, #8]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800b082:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	4a0c      	ldr	r2, [pc, #48]	; (800b0b8 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800b088:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	681a      	ldr	r2, [r3, #0]
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f042 0220 	orr.w	r2, r2, #32
 800b098:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b09a:	e007      	b.n	800b0ac <UART_RxISR_16BIT_FIFOEN+0x1f4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	699a      	ldr	r2, [r3, #24]
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f042 0208 	orr.w	r2, r2, #8
 800b0aa:	619a      	str	r2, [r3, #24]
}
 800b0ac:	bf00      	nop
 800b0ae:	3728      	adds	r7, #40	; 0x28
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}
 800b0b4:	effffffe 	.word	0xeffffffe
 800b0b8:	0800abdd 	.word	0x0800abdd

0800b0bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b0bc:	b480      	push	{r7}
 800b0be:	b083      	sub	sp, #12
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b0c4:	bf00      	nop
 800b0c6:	370c      	adds	r7, #12
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ce:	4770      	bx	lr

0800b0d0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b083      	sub	sp, #12
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b0d8:	bf00      	nop
 800b0da:	370c      	adds	r7, #12
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e2:	4770      	bx	lr

0800b0e4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	b083      	sub	sp, #12
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b0ec:	bf00      	nop
 800b0ee:	370c      	adds	r7, #12
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr

0800b0f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b085      	sub	sp, #20
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b106:	2b01      	cmp	r3, #1
 800b108:	d101      	bne.n	800b10e <HAL_UARTEx_DisableFifoMode+0x16>
 800b10a:	2302      	movs	r3, #2
 800b10c:	e027      	b.n	800b15e <HAL_UARTEx_DisableFifoMode+0x66>
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2201      	movs	r2, #1
 800b112:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2224      	movs	r2, #36	; 0x24
 800b11a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f022 0201 	bic.w	r2, r2, #1
 800b134:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b13c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2200      	movs	r2, #0
 800b142:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	68fa      	ldr	r2, [r7, #12]
 800b14a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2220      	movs	r2, #32
 800b150:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2200      	movs	r2, #0
 800b158:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b15c:	2300      	movs	r3, #0
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3714      	adds	r7, #20
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr

0800b16a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b16a:	b580      	push	{r7, lr}
 800b16c:	b084      	sub	sp, #16
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]
 800b172:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b17a:	2b01      	cmp	r3, #1
 800b17c:	d101      	bne.n	800b182 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b17e:	2302      	movs	r3, #2
 800b180:	e02d      	b.n	800b1de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2201      	movs	r2, #1
 800b186:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2224      	movs	r2, #36	; 0x24
 800b18e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	681a      	ldr	r2, [r3, #0]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f022 0201 	bic.w	r2, r2, #1
 800b1a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	689b      	ldr	r3, [r3, #8]
 800b1b0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	683a      	ldr	r2, [r7, #0]
 800b1ba:	430a      	orrs	r2, r1
 800b1bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 f850 	bl	800b264 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	68fa      	ldr	r2, [r7, #12]
 800b1ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2220      	movs	r2, #32
 800b1d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3710      	adds	r7, #16
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}

0800b1e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b1e6:	b580      	push	{r7, lr}
 800b1e8:	b084      	sub	sp, #16
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	6078      	str	r0, [r7, #4]
 800b1ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b1f6:	2b01      	cmp	r3, #1
 800b1f8:	d101      	bne.n	800b1fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b1fa:	2302      	movs	r3, #2
 800b1fc:	e02d      	b.n	800b25a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2201      	movs	r2, #1
 800b202:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	2224      	movs	r2, #36	; 0x24
 800b20a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	681a      	ldr	r2, [r3, #0]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f022 0201 	bic.w	r2, r2, #1
 800b224:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	683a      	ldr	r2, [r7, #0]
 800b236:	430a      	orrs	r2, r1
 800b238:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 f812 	bl	800b264 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2220      	movs	r2, #32
 800b24c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2200      	movs	r2, #0
 800b254:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b258:	2300      	movs	r3, #0
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3710      	adds	r7, #16
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
	...

0800b264 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b264:	b480      	push	{r7}
 800b266:	b085      	sub	sp, #20
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b270:	2b00      	cmp	r3, #0
 800b272:	d108      	bne.n	800b286 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2201      	movs	r2, #1
 800b278:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b284:	e031      	b.n	800b2ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b286:	2310      	movs	r3, #16
 800b288:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b28a:	2310      	movs	r3, #16
 800b28c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	689b      	ldr	r3, [r3, #8]
 800b294:	0e5b      	lsrs	r3, r3, #25
 800b296:	b2db      	uxtb	r3, r3
 800b298:	f003 0307 	and.w	r3, r3, #7
 800b29c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	0f5b      	lsrs	r3, r3, #29
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	f003 0307 	and.w	r3, r3, #7
 800b2ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b2ae:	7bbb      	ldrb	r3, [r7, #14]
 800b2b0:	7b3a      	ldrb	r2, [r7, #12]
 800b2b2:	4911      	ldr	r1, [pc, #68]	; (800b2f8 <UARTEx_SetNbDataToProcess+0x94>)
 800b2b4:	5c8a      	ldrb	r2, [r1, r2]
 800b2b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b2ba:	7b3a      	ldrb	r2, [r7, #12]
 800b2bc:	490f      	ldr	r1, [pc, #60]	; (800b2fc <UARTEx_SetNbDataToProcess+0x98>)
 800b2be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b2c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800b2c4:	b29a      	uxth	r2, r3
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b2cc:	7bfb      	ldrb	r3, [r7, #15]
 800b2ce:	7b7a      	ldrb	r2, [r7, #13]
 800b2d0:	4909      	ldr	r1, [pc, #36]	; (800b2f8 <UARTEx_SetNbDataToProcess+0x94>)
 800b2d2:	5c8a      	ldrb	r2, [r1, r2]
 800b2d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b2d8:	7b7a      	ldrb	r2, [r7, #13]
 800b2da:	4908      	ldr	r1, [pc, #32]	; (800b2fc <UARTEx_SetNbDataToProcess+0x98>)
 800b2dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b2de:	fb93 f3f2 	sdiv	r3, r3, r2
 800b2e2:	b29a      	uxth	r2, r3
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b2ea:	bf00      	nop
 800b2ec:	3714      	adds	r7, #20
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f4:	4770      	bx	lr
 800b2f6:	bf00      	nop
 800b2f8:	0800c25c 	.word	0x0800c25c
 800b2fc:	0800c264 	.word	0x0800c264

0800b300 <__errno>:
 800b300:	4b01      	ldr	r3, [pc, #4]	; (800b308 <__errno+0x8>)
 800b302:	6818      	ldr	r0, [r3, #0]
 800b304:	4770      	bx	lr
 800b306:	bf00      	nop
 800b308:	20000010 	.word	0x20000010

0800b30c <__libc_init_array>:
 800b30c:	b570      	push	{r4, r5, r6, lr}
 800b30e:	4d0d      	ldr	r5, [pc, #52]	; (800b344 <__libc_init_array+0x38>)
 800b310:	4c0d      	ldr	r4, [pc, #52]	; (800b348 <__libc_init_array+0x3c>)
 800b312:	1b64      	subs	r4, r4, r5
 800b314:	10a4      	asrs	r4, r4, #2
 800b316:	2600      	movs	r6, #0
 800b318:	42a6      	cmp	r6, r4
 800b31a:	d109      	bne.n	800b330 <__libc_init_array+0x24>
 800b31c:	4d0b      	ldr	r5, [pc, #44]	; (800b34c <__libc_init_array+0x40>)
 800b31e:	4c0c      	ldr	r4, [pc, #48]	; (800b350 <__libc_init_array+0x44>)
 800b320:	f000 ff76 	bl	800c210 <_init>
 800b324:	1b64      	subs	r4, r4, r5
 800b326:	10a4      	asrs	r4, r4, #2
 800b328:	2600      	movs	r6, #0
 800b32a:	42a6      	cmp	r6, r4
 800b32c:	d105      	bne.n	800b33a <__libc_init_array+0x2e>
 800b32e:	bd70      	pop	{r4, r5, r6, pc}
 800b330:	f855 3b04 	ldr.w	r3, [r5], #4
 800b334:	4798      	blx	r3
 800b336:	3601      	adds	r6, #1
 800b338:	e7ee      	b.n	800b318 <__libc_init_array+0xc>
 800b33a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b33e:	4798      	blx	r3
 800b340:	3601      	adds	r6, #1
 800b342:	e7f2      	b.n	800b32a <__libc_init_array+0x1e>
 800b344:	0800c30c 	.word	0x0800c30c
 800b348:	0800c30c 	.word	0x0800c30c
 800b34c:	0800c30c 	.word	0x0800c30c
 800b350:	0800c310 	.word	0x0800c310

0800b354 <memset>:
 800b354:	4402      	add	r2, r0
 800b356:	4603      	mov	r3, r0
 800b358:	4293      	cmp	r3, r2
 800b35a:	d100      	bne.n	800b35e <memset+0xa>
 800b35c:	4770      	bx	lr
 800b35e:	f803 1b01 	strb.w	r1, [r3], #1
 800b362:	e7f9      	b.n	800b358 <memset+0x4>

0800b364 <iprintf>:
 800b364:	b40f      	push	{r0, r1, r2, r3}
 800b366:	4b0a      	ldr	r3, [pc, #40]	; (800b390 <iprintf+0x2c>)
 800b368:	b513      	push	{r0, r1, r4, lr}
 800b36a:	681c      	ldr	r4, [r3, #0]
 800b36c:	b124      	cbz	r4, 800b378 <iprintf+0x14>
 800b36e:	69a3      	ldr	r3, [r4, #24]
 800b370:	b913      	cbnz	r3, 800b378 <iprintf+0x14>
 800b372:	4620      	mov	r0, r4
 800b374:	f000 f866 	bl	800b444 <__sinit>
 800b378:	ab05      	add	r3, sp, #20
 800b37a:	9a04      	ldr	r2, [sp, #16]
 800b37c:	68a1      	ldr	r1, [r4, #8]
 800b37e:	9301      	str	r3, [sp, #4]
 800b380:	4620      	mov	r0, r4
 800b382:	f000 f983 	bl	800b68c <_vfiprintf_r>
 800b386:	b002      	add	sp, #8
 800b388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b38c:	b004      	add	sp, #16
 800b38e:	4770      	bx	lr
 800b390:	20000010 	.word	0x20000010

0800b394 <std>:
 800b394:	2300      	movs	r3, #0
 800b396:	b510      	push	{r4, lr}
 800b398:	4604      	mov	r4, r0
 800b39a:	e9c0 3300 	strd	r3, r3, [r0]
 800b39e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b3a2:	6083      	str	r3, [r0, #8]
 800b3a4:	8181      	strh	r1, [r0, #12]
 800b3a6:	6643      	str	r3, [r0, #100]	; 0x64
 800b3a8:	81c2      	strh	r2, [r0, #14]
 800b3aa:	6183      	str	r3, [r0, #24]
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	2208      	movs	r2, #8
 800b3b0:	305c      	adds	r0, #92	; 0x5c
 800b3b2:	f7ff ffcf 	bl	800b354 <memset>
 800b3b6:	4b05      	ldr	r3, [pc, #20]	; (800b3cc <std+0x38>)
 800b3b8:	6263      	str	r3, [r4, #36]	; 0x24
 800b3ba:	4b05      	ldr	r3, [pc, #20]	; (800b3d0 <std+0x3c>)
 800b3bc:	62a3      	str	r3, [r4, #40]	; 0x28
 800b3be:	4b05      	ldr	r3, [pc, #20]	; (800b3d4 <std+0x40>)
 800b3c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b3c2:	4b05      	ldr	r3, [pc, #20]	; (800b3d8 <std+0x44>)
 800b3c4:	6224      	str	r4, [r4, #32]
 800b3c6:	6323      	str	r3, [r4, #48]	; 0x30
 800b3c8:	bd10      	pop	{r4, pc}
 800b3ca:	bf00      	nop
 800b3cc:	0800bc35 	.word	0x0800bc35
 800b3d0:	0800bc57 	.word	0x0800bc57
 800b3d4:	0800bc8f 	.word	0x0800bc8f
 800b3d8:	0800bcb3 	.word	0x0800bcb3

0800b3dc <_cleanup_r>:
 800b3dc:	4901      	ldr	r1, [pc, #4]	; (800b3e4 <_cleanup_r+0x8>)
 800b3de:	f000 b8af 	b.w	800b540 <_fwalk_reent>
 800b3e2:	bf00      	nop
 800b3e4:	0800bf8d 	.word	0x0800bf8d

0800b3e8 <__sfmoreglue>:
 800b3e8:	b570      	push	{r4, r5, r6, lr}
 800b3ea:	1e4a      	subs	r2, r1, #1
 800b3ec:	2568      	movs	r5, #104	; 0x68
 800b3ee:	4355      	muls	r5, r2
 800b3f0:	460e      	mov	r6, r1
 800b3f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b3f6:	f000 f8c5 	bl	800b584 <_malloc_r>
 800b3fa:	4604      	mov	r4, r0
 800b3fc:	b140      	cbz	r0, 800b410 <__sfmoreglue+0x28>
 800b3fe:	2100      	movs	r1, #0
 800b400:	e9c0 1600 	strd	r1, r6, [r0]
 800b404:	300c      	adds	r0, #12
 800b406:	60a0      	str	r0, [r4, #8]
 800b408:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b40c:	f7ff ffa2 	bl	800b354 <memset>
 800b410:	4620      	mov	r0, r4
 800b412:	bd70      	pop	{r4, r5, r6, pc}

0800b414 <__sfp_lock_acquire>:
 800b414:	4801      	ldr	r0, [pc, #4]	; (800b41c <__sfp_lock_acquire+0x8>)
 800b416:	f000 b8b3 	b.w	800b580 <__retarget_lock_acquire_recursive>
 800b41a:	bf00      	nop
 800b41c:	200006ec 	.word	0x200006ec

0800b420 <__sfp_lock_release>:
 800b420:	4801      	ldr	r0, [pc, #4]	; (800b428 <__sfp_lock_release+0x8>)
 800b422:	f000 b8ae 	b.w	800b582 <__retarget_lock_release_recursive>
 800b426:	bf00      	nop
 800b428:	200006ec 	.word	0x200006ec

0800b42c <__sinit_lock_acquire>:
 800b42c:	4801      	ldr	r0, [pc, #4]	; (800b434 <__sinit_lock_acquire+0x8>)
 800b42e:	f000 b8a7 	b.w	800b580 <__retarget_lock_acquire_recursive>
 800b432:	bf00      	nop
 800b434:	200006e7 	.word	0x200006e7

0800b438 <__sinit_lock_release>:
 800b438:	4801      	ldr	r0, [pc, #4]	; (800b440 <__sinit_lock_release+0x8>)
 800b43a:	f000 b8a2 	b.w	800b582 <__retarget_lock_release_recursive>
 800b43e:	bf00      	nop
 800b440:	200006e7 	.word	0x200006e7

0800b444 <__sinit>:
 800b444:	b510      	push	{r4, lr}
 800b446:	4604      	mov	r4, r0
 800b448:	f7ff fff0 	bl	800b42c <__sinit_lock_acquire>
 800b44c:	69a3      	ldr	r3, [r4, #24]
 800b44e:	b11b      	cbz	r3, 800b458 <__sinit+0x14>
 800b450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b454:	f7ff bff0 	b.w	800b438 <__sinit_lock_release>
 800b458:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b45c:	6523      	str	r3, [r4, #80]	; 0x50
 800b45e:	4b13      	ldr	r3, [pc, #76]	; (800b4ac <__sinit+0x68>)
 800b460:	4a13      	ldr	r2, [pc, #76]	; (800b4b0 <__sinit+0x6c>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	62a2      	str	r2, [r4, #40]	; 0x28
 800b466:	42a3      	cmp	r3, r4
 800b468:	bf04      	itt	eq
 800b46a:	2301      	moveq	r3, #1
 800b46c:	61a3      	streq	r3, [r4, #24]
 800b46e:	4620      	mov	r0, r4
 800b470:	f000 f820 	bl	800b4b4 <__sfp>
 800b474:	6060      	str	r0, [r4, #4]
 800b476:	4620      	mov	r0, r4
 800b478:	f000 f81c 	bl	800b4b4 <__sfp>
 800b47c:	60a0      	str	r0, [r4, #8]
 800b47e:	4620      	mov	r0, r4
 800b480:	f000 f818 	bl	800b4b4 <__sfp>
 800b484:	2200      	movs	r2, #0
 800b486:	60e0      	str	r0, [r4, #12]
 800b488:	2104      	movs	r1, #4
 800b48a:	6860      	ldr	r0, [r4, #4]
 800b48c:	f7ff ff82 	bl	800b394 <std>
 800b490:	68a0      	ldr	r0, [r4, #8]
 800b492:	2201      	movs	r2, #1
 800b494:	2109      	movs	r1, #9
 800b496:	f7ff ff7d 	bl	800b394 <std>
 800b49a:	68e0      	ldr	r0, [r4, #12]
 800b49c:	2202      	movs	r2, #2
 800b49e:	2112      	movs	r1, #18
 800b4a0:	f7ff ff78 	bl	800b394 <std>
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	61a3      	str	r3, [r4, #24]
 800b4a8:	e7d2      	b.n	800b450 <__sinit+0xc>
 800b4aa:	bf00      	nop
 800b4ac:	0800c26c 	.word	0x0800c26c
 800b4b0:	0800b3dd 	.word	0x0800b3dd

0800b4b4 <__sfp>:
 800b4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4b6:	4607      	mov	r7, r0
 800b4b8:	f7ff ffac 	bl	800b414 <__sfp_lock_acquire>
 800b4bc:	4b1e      	ldr	r3, [pc, #120]	; (800b538 <__sfp+0x84>)
 800b4be:	681e      	ldr	r6, [r3, #0]
 800b4c0:	69b3      	ldr	r3, [r6, #24]
 800b4c2:	b913      	cbnz	r3, 800b4ca <__sfp+0x16>
 800b4c4:	4630      	mov	r0, r6
 800b4c6:	f7ff ffbd 	bl	800b444 <__sinit>
 800b4ca:	3648      	adds	r6, #72	; 0x48
 800b4cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b4d0:	3b01      	subs	r3, #1
 800b4d2:	d503      	bpl.n	800b4dc <__sfp+0x28>
 800b4d4:	6833      	ldr	r3, [r6, #0]
 800b4d6:	b30b      	cbz	r3, 800b51c <__sfp+0x68>
 800b4d8:	6836      	ldr	r6, [r6, #0]
 800b4da:	e7f7      	b.n	800b4cc <__sfp+0x18>
 800b4dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b4e0:	b9d5      	cbnz	r5, 800b518 <__sfp+0x64>
 800b4e2:	4b16      	ldr	r3, [pc, #88]	; (800b53c <__sfp+0x88>)
 800b4e4:	60e3      	str	r3, [r4, #12]
 800b4e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b4ea:	6665      	str	r5, [r4, #100]	; 0x64
 800b4ec:	f000 f847 	bl	800b57e <__retarget_lock_init_recursive>
 800b4f0:	f7ff ff96 	bl	800b420 <__sfp_lock_release>
 800b4f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b4f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b4fc:	6025      	str	r5, [r4, #0]
 800b4fe:	61a5      	str	r5, [r4, #24]
 800b500:	2208      	movs	r2, #8
 800b502:	4629      	mov	r1, r5
 800b504:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b508:	f7ff ff24 	bl	800b354 <memset>
 800b50c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b510:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b514:	4620      	mov	r0, r4
 800b516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b518:	3468      	adds	r4, #104	; 0x68
 800b51a:	e7d9      	b.n	800b4d0 <__sfp+0x1c>
 800b51c:	2104      	movs	r1, #4
 800b51e:	4638      	mov	r0, r7
 800b520:	f7ff ff62 	bl	800b3e8 <__sfmoreglue>
 800b524:	4604      	mov	r4, r0
 800b526:	6030      	str	r0, [r6, #0]
 800b528:	2800      	cmp	r0, #0
 800b52a:	d1d5      	bne.n	800b4d8 <__sfp+0x24>
 800b52c:	f7ff ff78 	bl	800b420 <__sfp_lock_release>
 800b530:	230c      	movs	r3, #12
 800b532:	603b      	str	r3, [r7, #0]
 800b534:	e7ee      	b.n	800b514 <__sfp+0x60>
 800b536:	bf00      	nop
 800b538:	0800c26c 	.word	0x0800c26c
 800b53c:	ffff0001 	.word	0xffff0001

0800b540 <_fwalk_reent>:
 800b540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b544:	4606      	mov	r6, r0
 800b546:	4688      	mov	r8, r1
 800b548:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b54c:	2700      	movs	r7, #0
 800b54e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b552:	f1b9 0901 	subs.w	r9, r9, #1
 800b556:	d505      	bpl.n	800b564 <_fwalk_reent+0x24>
 800b558:	6824      	ldr	r4, [r4, #0]
 800b55a:	2c00      	cmp	r4, #0
 800b55c:	d1f7      	bne.n	800b54e <_fwalk_reent+0xe>
 800b55e:	4638      	mov	r0, r7
 800b560:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b564:	89ab      	ldrh	r3, [r5, #12]
 800b566:	2b01      	cmp	r3, #1
 800b568:	d907      	bls.n	800b57a <_fwalk_reent+0x3a>
 800b56a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b56e:	3301      	adds	r3, #1
 800b570:	d003      	beq.n	800b57a <_fwalk_reent+0x3a>
 800b572:	4629      	mov	r1, r5
 800b574:	4630      	mov	r0, r6
 800b576:	47c0      	blx	r8
 800b578:	4307      	orrs	r7, r0
 800b57a:	3568      	adds	r5, #104	; 0x68
 800b57c:	e7e9      	b.n	800b552 <_fwalk_reent+0x12>

0800b57e <__retarget_lock_init_recursive>:
 800b57e:	4770      	bx	lr

0800b580 <__retarget_lock_acquire_recursive>:
 800b580:	4770      	bx	lr

0800b582 <__retarget_lock_release_recursive>:
 800b582:	4770      	bx	lr

0800b584 <_malloc_r>:
 800b584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b586:	1ccd      	adds	r5, r1, #3
 800b588:	f025 0503 	bic.w	r5, r5, #3
 800b58c:	3508      	adds	r5, #8
 800b58e:	2d0c      	cmp	r5, #12
 800b590:	bf38      	it	cc
 800b592:	250c      	movcc	r5, #12
 800b594:	2d00      	cmp	r5, #0
 800b596:	4606      	mov	r6, r0
 800b598:	db01      	blt.n	800b59e <_malloc_r+0x1a>
 800b59a:	42a9      	cmp	r1, r5
 800b59c:	d903      	bls.n	800b5a6 <_malloc_r+0x22>
 800b59e:	230c      	movs	r3, #12
 800b5a0:	6033      	str	r3, [r6, #0]
 800b5a2:	2000      	movs	r0, #0
 800b5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5a6:	f000 fda3 	bl	800c0f0 <__malloc_lock>
 800b5aa:	4921      	ldr	r1, [pc, #132]	; (800b630 <_malloc_r+0xac>)
 800b5ac:	680a      	ldr	r2, [r1, #0]
 800b5ae:	4614      	mov	r4, r2
 800b5b0:	b99c      	cbnz	r4, 800b5da <_malloc_r+0x56>
 800b5b2:	4f20      	ldr	r7, [pc, #128]	; (800b634 <_malloc_r+0xb0>)
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	b923      	cbnz	r3, 800b5c2 <_malloc_r+0x3e>
 800b5b8:	4621      	mov	r1, r4
 800b5ba:	4630      	mov	r0, r6
 800b5bc:	f000 fb2a 	bl	800bc14 <_sbrk_r>
 800b5c0:	6038      	str	r0, [r7, #0]
 800b5c2:	4629      	mov	r1, r5
 800b5c4:	4630      	mov	r0, r6
 800b5c6:	f000 fb25 	bl	800bc14 <_sbrk_r>
 800b5ca:	1c43      	adds	r3, r0, #1
 800b5cc:	d123      	bne.n	800b616 <_malloc_r+0x92>
 800b5ce:	230c      	movs	r3, #12
 800b5d0:	6033      	str	r3, [r6, #0]
 800b5d2:	4630      	mov	r0, r6
 800b5d4:	f000 fd92 	bl	800c0fc <__malloc_unlock>
 800b5d8:	e7e3      	b.n	800b5a2 <_malloc_r+0x1e>
 800b5da:	6823      	ldr	r3, [r4, #0]
 800b5dc:	1b5b      	subs	r3, r3, r5
 800b5de:	d417      	bmi.n	800b610 <_malloc_r+0x8c>
 800b5e0:	2b0b      	cmp	r3, #11
 800b5e2:	d903      	bls.n	800b5ec <_malloc_r+0x68>
 800b5e4:	6023      	str	r3, [r4, #0]
 800b5e6:	441c      	add	r4, r3
 800b5e8:	6025      	str	r5, [r4, #0]
 800b5ea:	e004      	b.n	800b5f6 <_malloc_r+0x72>
 800b5ec:	6863      	ldr	r3, [r4, #4]
 800b5ee:	42a2      	cmp	r2, r4
 800b5f0:	bf0c      	ite	eq
 800b5f2:	600b      	streq	r3, [r1, #0]
 800b5f4:	6053      	strne	r3, [r2, #4]
 800b5f6:	4630      	mov	r0, r6
 800b5f8:	f000 fd80 	bl	800c0fc <__malloc_unlock>
 800b5fc:	f104 000b 	add.w	r0, r4, #11
 800b600:	1d23      	adds	r3, r4, #4
 800b602:	f020 0007 	bic.w	r0, r0, #7
 800b606:	1ac2      	subs	r2, r0, r3
 800b608:	d0cc      	beq.n	800b5a4 <_malloc_r+0x20>
 800b60a:	1a1b      	subs	r3, r3, r0
 800b60c:	50a3      	str	r3, [r4, r2]
 800b60e:	e7c9      	b.n	800b5a4 <_malloc_r+0x20>
 800b610:	4622      	mov	r2, r4
 800b612:	6864      	ldr	r4, [r4, #4]
 800b614:	e7cc      	b.n	800b5b0 <_malloc_r+0x2c>
 800b616:	1cc4      	adds	r4, r0, #3
 800b618:	f024 0403 	bic.w	r4, r4, #3
 800b61c:	42a0      	cmp	r0, r4
 800b61e:	d0e3      	beq.n	800b5e8 <_malloc_r+0x64>
 800b620:	1a21      	subs	r1, r4, r0
 800b622:	4630      	mov	r0, r6
 800b624:	f000 faf6 	bl	800bc14 <_sbrk_r>
 800b628:	3001      	adds	r0, #1
 800b62a:	d1dd      	bne.n	800b5e8 <_malloc_r+0x64>
 800b62c:	e7cf      	b.n	800b5ce <_malloc_r+0x4a>
 800b62e:	bf00      	nop
 800b630:	20000098 	.word	0x20000098
 800b634:	2000009c 	.word	0x2000009c

0800b638 <__sfputc_r>:
 800b638:	6893      	ldr	r3, [r2, #8]
 800b63a:	3b01      	subs	r3, #1
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	b410      	push	{r4}
 800b640:	6093      	str	r3, [r2, #8]
 800b642:	da08      	bge.n	800b656 <__sfputc_r+0x1e>
 800b644:	6994      	ldr	r4, [r2, #24]
 800b646:	42a3      	cmp	r3, r4
 800b648:	db01      	blt.n	800b64e <__sfputc_r+0x16>
 800b64a:	290a      	cmp	r1, #10
 800b64c:	d103      	bne.n	800b656 <__sfputc_r+0x1e>
 800b64e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b652:	f000 bb33 	b.w	800bcbc <__swbuf_r>
 800b656:	6813      	ldr	r3, [r2, #0]
 800b658:	1c58      	adds	r0, r3, #1
 800b65a:	6010      	str	r0, [r2, #0]
 800b65c:	7019      	strb	r1, [r3, #0]
 800b65e:	4608      	mov	r0, r1
 800b660:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b664:	4770      	bx	lr

0800b666 <__sfputs_r>:
 800b666:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b668:	4606      	mov	r6, r0
 800b66a:	460f      	mov	r7, r1
 800b66c:	4614      	mov	r4, r2
 800b66e:	18d5      	adds	r5, r2, r3
 800b670:	42ac      	cmp	r4, r5
 800b672:	d101      	bne.n	800b678 <__sfputs_r+0x12>
 800b674:	2000      	movs	r0, #0
 800b676:	e007      	b.n	800b688 <__sfputs_r+0x22>
 800b678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b67c:	463a      	mov	r2, r7
 800b67e:	4630      	mov	r0, r6
 800b680:	f7ff ffda 	bl	800b638 <__sfputc_r>
 800b684:	1c43      	adds	r3, r0, #1
 800b686:	d1f3      	bne.n	800b670 <__sfputs_r+0xa>
 800b688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b68c <_vfiprintf_r>:
 800b68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b690:	460d      	mov	r5, r1
 800b692:	b09d      	sub	sp, #116	; 0x74
 800b694:	4614      	mov	r4, r2
 800b696:	4698      	mov	r8, r3
 800b698:	4606      	mov	r6, r0
 800b69a:	b118      	cbz	r0, 800b6a4 <_vfiprintf_r+0x18>
 800b69c:	6983      	ldr	r3, [r0, #24]
 800b69e:	b90b      	cbnz	r3, 800b6a4 <_vfiprintf_r+0x18>
 800b6a0:	f7ff fed0 	bl	800b444 <__sinit>
 800b6a4:	4b89      	ldr	r3, [pc, #548]	; (800b8cc <_vfiprintf_r+0x240>)
 800b6a6:	429d      	cmp	r5, r3
 800b6a8:	d11b      	bne.n	800b6e2 <_vfiprintf_r+0x56>
 800b6aa:	6875      	ldr	r5, [r6, #4]
 800b6ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6ae:	07d9      	lsls	r1, r3, #31
 800b6b0:	d405      	bmi.n	800b6be <_vfiprintf_r+0x32>
 800b6b2:	89ab      	ldrh	r3, [r5, #12]
 800b6b4:	059a      	lsls	r2, r3, #22
 800b6b6:	d402      	bmi.n	800b6be <_vfiprintf_r+0x32>
 800b6b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6ba:	f7ff ff61 	bl	800b580 <__retarget_lock_acquire_recursive>
 800b6be:	89ab      	ldrh	r3, [r5, #12]
 800b6c0:	071b      	lsls	r3, r3, #28
 800b6c2:	d501      	bpl.n	800b6c8 <_vfiprintf_r+0x3c>
 800b6c4:	692b      	ldr	r3, [r5, #16]
 800b6c6:	b9eb      	cbnz	r3, 800b704 <_vfiprintf_r+0x78>
 800b6c8:	4629      	mov	r1, r5
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	f000 fb5a 	bl	800bd84 <__swsetup_r>
 800b6d0:	b1c0      	cbz	r0, 800b704 <_vfiprintf_r+0x78>
 800b6d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6d4:	07dc      	lsls	r4, r3, #31
 800b6d6:	d50e      	bpl.n	800b6f6 <_vfiprintf_r+0x6a>
 800b6d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6dc:	b01d      	add	sp, #116	; 0x74
 800b6de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e2:	4b7b      	ldr	r3, [pc, #492]	; (800b8d0 <_vfiprintf_r+0x244>)
 800b6e4:	429d      	cmp	r5, r3
 800b6e6:	d101      	bne.n	800b6ec <_vfiprintf_r+0x60>
 800b6e8:	68b5      	ldr	r5, [r6, #8]
 800b6ea:	e7df      	b.n	800b6ac <_vfiprintf_r+0x20>
 800b6ec:	4b79      	ldr	r3, [pc, #484]	; (800b8d4 <_vfiprintf_r+0x248>)
 800b6ee:	429d      	cmp	r5, r3
 800b6f0:	bf08      	it	eq
 800b6f2:	68f5      	ldreq	r5, [r6, #12]
 800b6f4:	e7da      	b.n	800b6ac <_vfiprintf_r+0x20>
 800b6f6:	89ab      	ldrh	r3, [r5, #12]
 800b6f8:	0598      	lsls	r0, r3, #22
 800b6fa:	d4ed      	bmi.n	800b6d8 <_vfiprintf_r+0x4c>
 800b6fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6fe:	f7ff ff40 	bl	800b582 <__retarget_lock_release_recursive>
 800b702:	e7e9      	b.n	800b6d8 <_vfiprintf_r+0x4c>
 800b704:	2300      	movs	r3, #0
 800b706:	9309      	str	r3, [sp, #36]	; 0x24
 800b708:	2320      	movs	r3, #32
 800b70a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b70e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b712:	2330      	movs	r3, #48	; 0x30
 800b714:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b8d8 <_vfiprintf_r+0x24c>
 800b718:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b71c:	f04f 0901 	mov.w	r9, #1
 800b720:	4623      	mov	r3, r4
 800b722:	469a      	mov	sl, r3
 800b724:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b728:	b10a      	cbz	r2, 800b72e <_vfiprintf_r+0xa2>
 800b72a:	2a25      	cmp	r2, #37	; 0x25
 800b72c:	d1f9      	bne.n	800b722 <_vfiprintf_r+0x96>
 800b72e:	ebba 0b04 	subs.w	fp, sl, r4
 800b732:	d00b      	beq.n	800b74c <_vfiprintf_r+0xc0>
 800b734:	465b      	mov	r3, fp
 800b736:	4622      	mov	r2, r4
 800b738:	4629      	mov	r1, r5
 800b73a:	4630      	mov	r0, r6
 800b73c:	f7ff ff93 	bl	800b666 <__sfputs_r>
 800b740:	3001      	adds	r0, #1
 800b742:	f000 80aa 	beq.w	800b89a <_vfiprintf_r+0x20e>
 800b746:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b748:	445a      	add	r2, fp
 800b74a:	9209      	str	r2, [sp, #36]	; 0x24
 800b74c:	f89a 3000 	ldrb.w	r3, [sl]
 800b750:	2b00      	cmp	r3, #0
 800b752:	f000 80a2 	beq.w	800b89a <_vfiprintf_r+0x20e>
 800b756:	2300      	movs	r3, #0
 800b758:	f04f 32ff 	mov.w	r2, #4294967295
 800b75c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b760:	f10a 0a01 	add.w	sl, sl, #1
 800b764:	9304      	str	r3, [sp, #16]
 800b766:	9307      	str	r3, [sp, #28]
 800b768:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b76c:	931a      	str	r3, [sp, #104]	; 0x68
 800b76e:	4654      	mov	r4, sl
 800b770:	2205      	movs	r2, #5
 800b772:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b776:	4858      	ldr	r0, [pc, #352]	; (800b8d8 <_vfiprintf_r+0x24c>)
 800b778:	f7f4 fdb2 	bl	80002e0 <memchr>
 800b77c:	9a04      	ldr	r2, [sp, #16]
 800b77e:	b9d8      	cbnz	r0, 800b7b8 <_vfiprintf_r+0x12c>
 800b780:	06d1      	lsls	r1, r2, #27
 800b782:	bf44      	itt	mi
 800b784:	2320      	movmi	r3, #32
 800b786:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b78a:	0713      	lsls	r3, r2, #28
 800b78c:	bf44      	itt	mi
 800b78e:	232b      	movmi	r3, #43	; 0x2b
 800b790:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b794:	f89a 3000 	ldrb.w	r3, [sl]
 800b798:	2b2a      	cmp	r3, #42	; 0x2a
 800b79a:	d015      	beq.n	800b7c8 <_vfiprintf_r+0x13c>
 800b79c:	9a07      	ldr	r2, [sp, #28]
 800b79e:	4654      	mov	r4, sl
 800b7a0:	2000      	movs	r0, #0
 800b7a2:	f04f 0c0a 	mov.w	ip, #10
 800b7a6:	4621      	mov	r1, r4
 800b7a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7ac:	3b30      	subs	r3, #48	; 0x30
 800b7ae:	2b09      	cmp	r3, #9
 800b7b0:	d94e      	bls.n	800b850 <_vfiprintf_r+0x1c4>
 800b7b2:	b1b0      	cbz	r0, 800b7e2 <_vfiprintf_r+0x156>
 800b7b4:	9207      	str	r2, [sp, #28]
 800b7b6:	e014      	b.n	800b7e2 <_vfiprintf_r+0x156>
 800b7b8:	eba0 0308 	sub.w	r3, r0, r8
 800b7bc:	fa09 f303 	lsl.w	r3, r9, r3
 800b7c0:	4313      	orrs	r3, r2
 800b7c2:	9304      	str	r3, [sp, #16]
 800b7c4:	46a2      	mov	sl, r4
 800b7c6:	e7d2      	b.n	800b76e <_vfiprintf_r+0xe2>
 800b7c8:	9b03      	ldr	r3, [sp, #12]
 800b7ca:	1d19      	adds	r1, r3, #4
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	9103      	str	r1, [sp, #12]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	bfbb      	ittet	lt
 800b7d4:	425b      	neglt	r3, r3
 800b7d6:	f042 0202 	orrlt.w	r2, r2, #2
 800b7da:	9307      	strge	r3, [sp, #28]
 800b7dc:	9307      	strlt	r3, [sp, #28]
 800b7de:	bfb8      	it	lt
 800b7e0:	9204      	strlt	r2, [sp, #16]
 800b7e2:	7823      	ldrb	r3, [r4, #0]
 800b7e4:	2b2e      	cmp	r3, #46	; 0x2e
 800b7e6:	d10c      	bne.n	800b802 <_vfiprintf_r+0x176>
 800b7e8:	7863      	ldrb	r3, [r4, #1]
 800b7ea:	2b2a      	cmp	r3, #42	; 0x2a
 800b7ec:	d135      	bne.n	800b85a <_vfiprintf_r+0x1ce>
 800b7ee:	9b03      	ldr	r3, [sp, #12]
 800b7f0:	1d1a      	adds	r2, r3, #4
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	9203      	str	r2, [sp, #12]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	bfb8      	it	lt
 800b7fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800b7fe:	3402      	adds	r4, #2
 800b800:	9305      	str	r3, [sp, #20]
 800b802:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b8e8 <_vfiprintf_r+0x25c>
 800b806:	7821      	ldrb	r1, [r4, #0]
 800b808:	2203      	movs	r2, #3
 800b80a:	4650      	mov	r0, sl
 800b80c:	f7f4 fd68 	bl	80002e0 <memchr>
 800b810:	b140      	cbz	r0, 800b824 <_vfiprintf_r+0x198>
 800b812:	2340      	movs	r3, #64	; 0x40
 800b814:	eba0 000a 	sub.w	r0, r0, sl
 800b818:	fa03 f000 	lsl.w	r0, r3, r0
 800b81c:	9b04      	ldr	r3, [sp, #16]
 800b81e:	4303      	orrs	r3, r0
 800b820:	3401      	adds	r4, #1
 800b822:	9304      	str	r3, [sp, #16]
 800b824:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b828:	482c      	ldr	r0, [pc, #176]	; (800b8dc <_vfiprintf_r+0x250>)
 800b82a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b82e:	2206      	movs	r2, #6
 800b830:	f7f4 fd56 	bl	80002e0 <memchr>
 800b834:	2800      	cmp	r0, #0
 800b836:	d03f      	beq.n	800b8b8 <_vfiprintf_r+0x22c>
 800b838:	4b29      	ldr	r3, [pc, #164]	; (800b8e0 <_vfiprintf_r+0x254>)
 800b83a:	bb1b      	cbnz	r3, 800b884 <_vfiprintf_r+0x1f8>
 800b83c:	9b03      	ldr	r3, [sp, #12]
 800b83e:	3307      	adds	r3, #7
 800b840:	f023 0307 	bic.w	r3, r3, #7
 800b844:	3308      	adds	r3, #8
 800b846:	9303      	str	r3, [sp, #12]
 800b848:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b84a:	443b      	add	r3, r7
 800b84c:	9309      	str	r3, [sp, #36]	; 0x24
 800b84e:	e767      	b.n	800b720 <_vfiprintf_r+0x94>
 800b850:	fb0c 3202 	mla	r2, ip, r2, r3
 800b854:	460c      	mov	r4, r1
 800b856:	2001      	movs	r0, #1
 800b858:	e7a5      	b.n	800b7a6 <_vfiprintf_r+0x11a>
 800b85a:	2300      	movs	r3, #0
 800b85c:	3401      	adds	r4, #1
 800b85e:	9305      	str	r3, [sp, #20]
 800b860:	4619      	mov	r1, r3
 800b862:	f04f 0c0a 	mov.w	ip, #10
 800b866:	4620      	mov	r0, r4
 800b868:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b86c:	3a30      	subs	r2, #48	; 0x30
 800b86e:	2a09      	cmp	r2, #9
 800b870:	d903      	bls.n	800b87a <_vfiprintf_r+0x1ee>
 800b872:	2b00      	cmp	r3, #0
 800b874:	d0c5      	beq.n	800b802 <_vfiprintf_r+0x176>
 800b876:	9105      	str	r1, [sp, #20]
 800b878:	e7c3      	b.n	800b802 <_vfiprintf_r+0x176>
 800b87a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b87e:	4604      	mov	r4, r0
 800b880:	2301      	movs	r3, #1
 800b882:	e7f0      	b.n	800b866 <_vfiprintf_r+0x1da>
 800b884:	ab03      	add	r3, sp, #12
 800b886:	9300      	str	r3, [sp, #0]
 800b888:	462a      	mov	r2, r5
 800b88a:	4b16      	ldr	r3, [pc, #88]	; (800b8e4 <_vfiprintf_r+0x258>)
 800b88c:	a904      	add	r1, sp, #16
 800b88e:	4630      	mov	r0, r6
 800b890:	f3af 8000 	nop.w
 800b894:	4607      	mov	r7, r0
 800b896:	1c78      	adds	r0, r7, #1
 800b898:	d1d6      	bne.n	800b848 <_vfiprintf_r+0x1bc>
 800b89a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b89c:	07d9      	lsls	r1, r3, #31
 800b89e:	d405      	bmi.n	800b8ac <_vfiprintf_r+0x220>
 800b8a0:	89ab      	ldrh	r3, [r5, #12]
 800b8a2:	059a      	lsls	r2, r3, #22
 800b8a4:	d402      	bmi.n	800b8ac <_vfiprintf_r+0x220>
 800b8a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8a8:	f7ff fe6b 	bl	800b582 <__retarget_lock_release_recursive>
 800b8ac:	89ab      	ldrh	r3, [r5, #12]
 800b8ae:	065b      	lsls	r3, r3, #25
 800b8b0:	f53f af12 	bmi.w	800b6d8 <_vfiprintf_r+0x4c>
 800b8b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8b6:	e711      	b.n	800b6dc <_vfiprintf_r+0x50>
 800b8b8:	ab03      	add	r3, sp, #12
 800b8ba:	9300      	str	r3, [sp, #0]
 800b8bc:	462a      	mov	r2, r5
 800b8be:	4b09      	ldr	r3, [pc, #36]	; (800b8e4 <_vfiprintf_r+0x258>)
 800b8c0:	a904      	add	r1, sp, #16
 800b8c2:	4630      	mov	r0, r6
 800b8c4:	f000 f880 	bl	800b9c8 <_printf_i>
 800b8c8:	e7e4      	b.n	800b894 <_vfiprintf_r+0x208>
 800b8ca:	bf00      	nop
 800b8cc:	0800c290 	.word	0x0800c290
 800b8d0:	0800c2b0 	.word	0x0800c2b0
 800b8d4:	0800c270 	.word	0x0800c270
 800b8d8:	0800c2d0 	.word	0x0800c2d0
 800b8dc:	0800c2da 	.word	0x0800c2da
 800b8e0:	00000000 	.word	0x00000000
 800b8e4:	0800b667 	.word	0x0800b667
 800b8e8:	0800c2d6 	.word	0x0800c2d6

0800b8ec <_printf_common>:
 800b8ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f0:	4616      	mov	r6, r2
 800b8f2:	4699      	mov	r9, r3
 800b8f4:	688a      	ldr	r2, [r1, #8]
 800b8f6:	690b      	ldr	r3, [r1, #16]
 800b8f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	bfb8      	it	lt
 800b900:	4613      	movlt	r3, r2
 800b902:	6033      	str	r3, [r6, #0]
 800b904:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b908:	4607      	mov	r7, r0
 800b90a:	460c      	mov	r4, r1
 800b90c:	b10a      	cbz	r2, 800b912 <_printf_common+0x26>
 800b90e:	3301      	adds	r3, #1
 800b910:	6033      	str	r3, [r6, #0]
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	0699      	lsls	r1, r3, #26
 800b916:	bf42      	ittt	mi
 800b918:	6833      	ldrmi	r3, [r6, #0]
 800b91a:	3302      	addmi	r3, #2
 800b91c:	6033      	strmi	r3, [r6, #0]
 800b91e:	6825      	ldr	r5, [r4, #0]
 800b920:	f015 0506 	ands.w	r5, r5, #6
 800b924:	d106      	bne.n	800b934 <_printf_common+0x48>
 800b926:	f104 0a19 	add.w	sl, r4, #25
 800b92a:	68e3      	ldr	r3, [r4, #12]
 800b92c:	6832      	ldr	r2, [r6, #0]
 800b92e:	1a9b      	subs	r3, r3, r2
 800b930:	42ab      	cmp	r3, r5
 800b932:	dc26      	bgt.n	800b982 <_printf_common+0x96>
 800b934:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b938:	1e13      	subs	r3, r2, #0
 800b93a:	6822      	ldr	r2, [r4, #0]
 800b93c:	bf18      	it	ne
 800b93e:	2301      	movne	r3, #1
 800b940:	0692      	lsls	r2, r2, #26
 800b942:	d42b      	bmi.n	800b99c <_printf_common+0xb0>
 800b944:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b948:	4649      	mov	r1, r9
 800b94a:	4638      	mov	r0, r7
 800b94c:	47c0      	blx	r8
 800b94e:	3001      	adds	r0, #1
 800b950:	d01e      	beq.n	800b990 <_printf_common+0xa4>
 800b952:	6823      	ldr	r3, [r4, #0]
 800b954:	68e5      	ldr	r5, [r4, #12]
 800b956:	6832      	ldr	r2, [r6, #0]
 800b958:	f003 0306 	and.w	r3, r3, #6
 800b95c:	2b04      	cmp	r3, #4
 800b95e:	bf08      	it	eq
 800b960:	1aad      	subeq	r5, r5, r2
 800b962:	68a3      	ldr	r3, [r4, #8]
 800b964:	6922      	ldr	r2, [r4, #16]
 800b966:	bf0c      	ite	eq
 800b968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b96c:	2500      	movne	r5, #0
 800b96e:	4293      	cmp	r3, r2
 800b970:	bfc4      	itt	gt
 800b972:	1a9b      	subgt	r3, r3, r2
 800b974:	18ed      	addgt	r5, r5, r3
 800b976:	2600      	movs	r6, #0
 800b978:	341a      	adds	r4, #26
 800b97a:	42b5      	cmp	r5, r6
 800b97c:	d11a      	bne.n	800b9b4 <_printf_common+0xc8>
 800b97e:	2000      	movs	r0, #0
 800b980:	e008      	b.n	800b994 <_printf_common+0xa8>
 800b982:	2301      	movs	r3, #1
 800b984:	4652      	mov	r2, sl
 800b986:	4649      	mov	r1, r9
 800b988:	4638      	mov	r0, r7
 800b98a:	47c0      	blx	r8
 800b98c:	3001      	adds	r0, #1
 800b98e:	d103      	bne.n	800b998 <_printf_common+0xac>
 800b990:	f04f 30ff 	mov.w	r0, #4294967295
 800b994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b998:	3501      	adds	r5, #1
 800b99a:	e7c6      	b.n	800b92a <_printf_common+0x3e>
 800b99c:	18e1      	adds	r1, r4, r3
 800b99e:	1c5a      	adds	r2, r3, #1
 800b9a0:	2030      	movs	r0, #48	; 0x30
 800b9a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b9a6:	4422      	add	r2, r4
 800b9a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b9ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b9b0:	3302      	adds	r3, #2
 800b9b2:	e7c7      	b.n	800b944 <_printf_common+0x58>
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	4622      	mov	r2, r4
 800b9b8:	4649      	mov	r1, r9
 800b9ba:	4638      	mov	r0, r7
 800b9bc:	47c0      	blx	r8
 800b9be:	3001      	adds	r0, #1
 800b9c0:	d0e6      	beq.n	800b990 <_printf_common+0xa4>
 800b9c2:	3601      	adds	r6, #1
 800b9c4:	e7d9      	b.n	800b97a <_printf_common+0x8e>
	...

0800b9c8 <_printf_i>:
 800b9c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9cc:	460c      	mov	r4, r1
 800b9ce:	4691      	mov	r9, r2
 800b9d0:	7e27      	ldrb	r7, [r4, #24]
 800b9d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b9d4:	2f78      	cmp	r7, #120	; 0x78
 800b9d6:	4680      	mov	r8, r0
 800b9d8:	469a      	mov	sl, r3
 800b9da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b9de:	d807      	bhi.n	800b9f0 <_printf_i+0x28>
 800b9e0:	2f62      	cmp	r7, #98	; 0x62
 800b9e2:	d80a      	bhi.n	800b9fa <_printf_i+0x32>
 800b9e4:	2f00      	cmp	r7, #0
 800b9e6:	f000 80d8 	beq.w	800bb9a <_printf_i+0x1d2>
 800b9ea:	2f58      	cmp	r7, #88	; 0x58
 800b9ec:	f000 80a3 	beq.w	800bb36 <_printf_i+0x16e>
 800b9f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b9f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b9f8:	e03a      	b.n	800ba70 <_printf_i+0xa8>
 800b9fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b9fe:	2b15      	cmp	r3, #21
 800ba00:	d8f6      	bhi.n	800b9f0 <_printf_i+0x28>
 800ba02:	a001      	add	r0, pc, #4	; (adr r0, 800ba08 <_printf_i+0x40>)
 800ba04:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ba08:	0800ba61 	.word	0x0800ba61
 800ba0c:	0800ba75 	.word	0x0800ba75
 800ba10:	0800b9f1 	.word	0x0800b9f1
 800ba14:	0800b9f1 	.word	0x0800b9f1
 800ba18:	0800b9f1 	.word	0x0800b9f1
 800ba1c:	0800b9f1 	.word	0x0800b9f1
 800ba20:	0800ba75 	.word	0x0800ba75
 800ba24:	0800b9f1 	.word	0x0800b9f1
 800ba28:	0800b9f1 	.word	0x0800b9f1
 800ba2c:	0800b9f1 	.word	0x0800b9f1
 800ba30:	0800b9f1 	.word	0x0800b9f1
 800ba34:	0800bb81 	.word	0x0800bb81
 800ba38:	0800baa5 	.word	0x0800baa5
 800ba3c:	0800bb63 	.word	0x0800bb63
 800ba40:	0800b9f1 	.word	0x0800b9f1
 800ba44:	0800b9f1 	.word	0x0800b9f1
 800ba48:	0800bba3 	.word	0x0800bba3
 800ba4c:	0800b9f1 	.word	0x0800b9f1
 800ba50:	0800baa5 	.word	0x0800baa5
 800ba54:	0800b9f1 	.word	0x0800b9f1
 800ba58:	0800b9f1 	.word	0x0800b9f1
 800ba5c:	0800bb6b 	.word	0x0800bb6b
 800ba60:	680b      	ldr	r3, [r1, #0]
 800ba62:	1d1a      	adds	r2, r3, #4
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	600a      	str	r2, [r1, #0]
 800ba68:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ba6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba70:	2301      	movs	r3, #1
 800ba72:	e0a3      	b.n	800bbbc <_printf_i+0x1f4>
 800ba74:	6825      	ldr	r5, [r4, #0]
 800ba76:	6808      	ldr	r0, [r1, #0]
 800ba78:	062e      	lsls	r6, r5, #24
 800ba7a:	f100 0304 	add.w	r3, r0, #4
 800ba7e:	d50a      	bpl.n	800ba96 <_printf_i+0xce>
 800ba80:	6805      	ldr	r5, [r0, #0]
 800ba82:	600b      	str	r3, [r1, #0]
 800ba84:	2d00      	cmp	r5, #0
 800ba86:	da03      	bge.n	800ba90 <_printf_i+0xc8>
 800ba88:	232d      	movs	r3, #45	; 0x2d
 800ba8a:	426d      	negs	r5, r5
 800ba8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba90:	485e      	ldr	r0, [pc, #376]	; (800bc0c <_printf_i+0x244>)
 800ba92:	230a      	movs	r3, #10
 800ba94:	e019      	b.n	800baca <_printf_i+0x102>
 800ba96:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ba9a:	6805      	ldr	r5, [r0, #0]
 800ba9c:	600b      	str	r3, [r1, #0]
 800ba9e:	bf18      	it	ne
 800baa0:	b22d      	sxthne	r5, r5
 800baa2:	e7ef      	b.n	800ba84 <_printf_i+0xbc>
 800baa4:	680b      	ldr	r3, [r1, #0]
 800baa6:	6825      	ldr	r5, [r4, #0]
 800baa8:	1d18      	adds	r0, r3, #4
 800baaa:	6008      	str	r0, [r1, #0]
 800baac:	0628      	lsls	r0, r5, #24
 800baae:	d501      	bpl.n	800bab4 <_printf_i+0xec>
 800bab0:	681d      	ldr	r5, [r3, #0]
 800bab2:	e002      	b.n	800baba <_printf_i+0xf2>
 800bab4:	0669      	lsls	r1, r5, #25
 800bab6:	d5fb      	bpl.n	800bab0 <_printf_i+0xe8>
 800bab8:	881d      	ldrh	r5, [r3, #0]
 800baba:	4854      	ldr	r0, [pc, #336]	; (800bc0c <_printf_i+0x244>)
 800babc:	2f6f      	cmp	r7, #111	; 0x6f
 800babe:	bf0c      	ite	eq
 800bac0:	2308      	moveq	r3, #8
 800bac2:	230a      	movne	r3, #10
 800bac4:	2100      	movs	r1, #0
 800bac6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800baca:	6866      	ldr	r6, [r4, #4]
 800bacc:	60a6      	str	r6, [r4, #8]
 800bace:	2e00      	cmp	r6, #0
 800bad0:	bfa2      	ittt	ge
 800bad2:	6821      	ldrge	r1, [r4, #0]
 800bad4:	f021 0104 	bicge.w	r1, r1, #4
 800bad8:	6021      	strge	r1, [r4, #0]
 800bada:	b90d      	cbnz	r5, 800bae0 <_printf_i+0x118>
 800badc:	2e00      	cmp	r6, #0
 800bade:	d04d      	beq.n	800bb7c <_printf_i+0x1b4>
 800bae0:	4616      	mov	r6, r2
 800bae2:	fbb5 f1f3 	udiv	r1, r5, r3
 800bae6:	fb03 5711 	mls	r7, r3, r1, r5
 800baea:	5dc7      	ldrb	r7, [r0, r7]
 800baec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800baf0:	462f      	mov	r7, r5
 800baf2:	42bb      	cmp	r3, r7
 800baf4:	460d      	mov	r5, r1
 800baf6:	d9f4      	bls.n	800bae2 <_printf_i+0x11a>
 800baf8:	2b08      	cmp	r3, #8
 800bafa:	d10b      	bne.n	800bb14 <_printf_i+0x14c>
 800bafc:	6823      	ldr	r3, [r4, #0]
 800bafe:	07df      	lsls	r7, r3, #31
 800bb00:	d508      	bpl.n	800bb14 <_printf_i+0x14c>
 800bb02:	6923      	ldr	r3, [r4, #16]
 800bb04:	6861      	ldr	r1, [r4, #4]
 800bb06:	4299      	cmp	r1, r3
 800bb08:	bfde      	ittt	le
 800bb0a:	2330      	movle	r3, #48	; 0x30
 800bb0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb10:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb14:	1b92      	subs	r2, r2, r6
 800bb16:	6122      	str	r2, [r4, #16]
 800bb18:	f8cd a000 	str.w	sl, [sp]
 800bb1c:	464b      	mov	r3, r9
 800bb1e:	aa03      	add	r2, sp, #12
 800bb20:	4621      	mov	r1, r4
 800bb22:	4640      	mov	r0, r8
 800bb24:	f7ff fee2 	bl	800b8ec <_printf_common>
 800bb28:	3001      	adds	r0, #1
 800bb2a:	d14c      	bne.n	800bbc6 <_printf_i+0x1fe>
 800bb2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb30:	b004      	add	sp, #16
 800bb32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb36:	4835      	ldr	r0, [pc, #212]	; (800bc0c <_printf_i+0x244>)
 800bb38:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bb3c:	6823      	ldr	r3, [r4, #0]
 800bb3e:	680e      	ldr	r6, [r1, #0]
 800bb40:	061f      	lsls	r7, r3, #24
 800bb42:	f856 5b04 	ldr.w	r5, [r6], #4
 800bb46:	600e      	str	r6, [r1, #0]
 800bb48:	d514      	bpl.n	800bb74 <_printf_i+0x1ac>
 800bb4a:	07d9      	lsls	r1, r3, #31
 800bb4c:	bf44      	itt	mi
 800bb4e:	f043 0320 	orrmi.w	r3, r3, #32
 800bb52:	6023      	strmi	r3, [r4, #0]
 800bb54:	b91d      	cbnz	r5, 800bb5e <_printf_i+0x196>
 800bb56:	6823      	ldr	r3, [r4, #0]
 800bb58:	f023 0320 	bic.w	r3, r3, #32
 800bb5c:	6023      	str	r3, [r4, #0]
 800bb5e:	2310      	movs	r3, #16
 800bb60:	e7b0      	b.n	800bac4 <_printf_i+0xfc>
 800bb62:	6823      	ldr	r3, [r4, #0]
 800bb64:	f043 0320 	orr.w	r3, r3, #32
 800bb68:	6023      	str	r3, [r4, #0]
 800bb6a:	2378      	movs	r3, #120	; 0x78
 800bb6c:	4828      	ldr	r0, [pc, #160]	; (800bc10 <_printf_i+0x248>)
 800bb6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bb72:	e7e3      	b.n	800bb3c <_printf_i+0x174>
 800bb74:	065e      	lsls	r6, r3, #25
 800bb76:	bf48      	it	mi
 800bb78:	b2ad      	uxthmi	r5, r5
 800bb7a:	e7e6      	b.n	800bb4a <_printf_i+0x182>
 800bb7c:	4616      	mov	r6, r2
 800bb7e:	e7bb      	b.n	800baf8 <_printf_i+0x130>
 800bb80:	680b      	ldr	r3, [r1, #0]
 800bb82:	6826      	ldr	r6, [r4, #0]
 800bb84:	6960      	ldr	r0, [r4, #20]
 800bb86:	1d1d      	adds	r5, r3, #4
 800bb88:	600d      	str	r5, [r1, #0]
 800bb8a:	0635      	lsls	r5, r6, #24
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	d501      	bpl.n	800bb94 <_printf_i+0x1cc>
 800bb90:	6018      	str	r0, [r3, #0]
 800bb92:	e002      	b.n	800bb9a <_printf_i+0x1d2>
 800bb94:	0671      	lsls	r1, r6, #25
 800bb96:	d5fb      	bpl.n	800bb90 <_printf_i+0x1c8>
 800bb98:	8018      	strh	r0, [r3, #0]
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	6123      	str	r3, [r4, #16]
 800bb9e:	4616      	mov	r6, r2
 800bba0:	e7ba      	b.n	800bb18 <_printf_i+0x150>
 800bba2:	680b      	ldr	r3, [r1, #0]
 800bba4:	1d1a      	adds	r2, r3, #4
 800bba6:	600a      	str	r2, [r1, #0]
 800bba8:	681e      	ldr	r6, [r3, #0]
 800bbaa:	6862      	ldr	r2, [r4, #4]
 800bbac:	2100      	movs	r1, #0
 800bbae:	4630      	mov	r0, r6
 800bbb0:	f7f4 fb96 	bl	80002e0 <memchr>
 800bbb4:	b108      	cbz	r0, 800bbba <_printf_i+0x1f2>
 800bbb6:	1b80      	subs	r0, r0, r6
 800bbb8:	6060      	str	r0, [r4, #4]
 800bbba:	6863      	ldr	r3, [r4, #4]
 800bbbc:	6123      	str	r3, [r4, #16]
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bbc4:	e7a8      	b.n	800bb18 <_printf_i+0x150>
 800bbc6:	6923      	ldr	r3, [r4, #16]
 800bbc8:	4632      	mov	r2, r6
 800bbca:	4649      	mov	r1, r9
 800bbcc:	4640      	mov	r0, r8
 800bbce:	47d0      	blx	sl
 800bbd0:	3001      	adds	r0, #1
 800bbd2:	d0ab      	beq.n	800bb2c <_printf_i+0x164>
 800bbd4:	6823      	ldr	r3, [r4, #0]
 800bbd6:	079b      	lsls	r3, r3, #30
 800bbd8:	d413      	bmi.n	800bc02 <_printf_i+0x23a>
 800bbda:	68e0      	ldr	r0, [r4, #12]
 800bbdc:	9b03      	ldr	r3, [sp, #12]
 800bbde:	4298      	cmp	r0, r3
 800bbe0:	bfb8      	it	lt
 800bbe2:	4618      	movlt	r0, r3
 800bbe4:	e7a4      	b.n	800bb30 <_printf_i+0x168>
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	4632      	mov	r2, r6
 800bbea:	4649      	mov	r1, r9
 800bbec:	4640      	mov	r0, r8
 800bbee:	47d0      	blx	sl
 800bbf0:	3001      	adds	r0, #1
 800bbf2:	d09b      	beq.n	800bb2c <_printf_i+0x164>
 800bbf4:	3501      	adds	r5, #1
 800bbf6:	68e3      	ldr	r3, [r4, #12]
 800bbf8:	9903      	ldr	r1, [sp, #12]
 800bbfa:	1a5b      	subs	r3, r3, r1
 800bbfc:	42ab      	cmp	r3, r5
 800bbfe:	dcf2      	bgt.n	800bbe6 <_printf_i+0x21e>
 800bc00:	e7eb      	b.n	800bbda <_printf_i+0x212>
 800bc02:	2500      	movs	r5, #0
 800bc04:	f104 0619 	add.w	r6, r4, #25
 800bc08:	e7f5      	b.n	800bbf6 <_printf_i+0x22e>
 800bc0a:	bf00      	nop
 800bc0c:	0800c2e1 	.word	0x0800c2e1
 800bc10:	0800c2f2 	.word	0x0800c2f2

0800bc14 <_sbrk_r>:
 800bc14:	b538      	push	{r3, r4, r5, lr}
 800bc16:	4d06      	ldr	r5, [pc, #24]	; (800bc30 <_sbrk_r+0x1c>)
 800bc18:	2300      	movs	r3, #0
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	4608      	mov	r0, r1
 800bc1e:	602b      	str	r3, [r5, #0]
 800bc20:	f7f6 fbb0 	bl	8002384 <_sbrk>
 800bc24:	1c43      	adds	r3, r0, #1
 800bc26:	d102      	bne.n	800bc2e <_sbrk_r+0x1a>
 800bc28:	682b      	ldr	r3, [r5, #0]
 800bc2a:	b103      	cbz	r3, 800bc2e <_sbrk_r+0x1a>
 800bc2c:	6023      	str	r3, [r4, #0]
 800bc2e:	bd38      	pop	{r3, r4, r5, pc}
 800bc30:	200006f0 	.word	0x200006f0

0800bc34 <__sread>:
 800bc34:	b510      	push	{r4, lr}
 800bc36:	460c      	mov	r4, r1
 800bc38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc3c:	f000 fab4 	bl	800c1a8 <_read_r>
 800bc40:	2800      	cmp	r0, #0
 800bc42:	bfab      	itete	ge
 800bc44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc46:	89a3      	ldrhlt	r3, [r4, #12]
 800bc48:	181b      	addge	r3, r3, r0
 800bc4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc4e:	bfac      	ite	ge
 800bc50:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc52:	81a3      	strhlt	r3, [r4, #12]
 800bc54:	bd10      	pop	{r4, pc}

0800bc56 <__swrite>:
 800bc56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc5a:	461f      	mov	r7, r3
 800bc5c:	898b      	ldrh	r3, [r1, #12]
 800bc5e:	05db      	lsls	r3, r3, #23
 800bc60:	4605      	mov	r5, r0
 800bc62:	460c      	mov	r4, r1
 800bc64:	4616      	mov	r6, r2
 800bc66:	d505      	bpl.n	800bc74 <__swrite+0x1e>
 800bc68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc6c:	2302      	movs	r3, #2
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f000 f9c8 	bl	800c004 <_lseek_r>
 800bc74:	89a3      	ldrh	r3, [r4, #12]
 800bc76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc7e:	81a3      	strh	r3, [r4, #12]
 800bc80:	4632      	mov	r2, r6
 800bc82:	463b      	mov	r3, r7
 800bc84:	4628      	mov	r0, r5
 800bc86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc8a:	f000 b869 	b.w	800bd60 <_write_r>

0800bc8e <__sseek>:
 800bc8e:	b510      	push	{r4, lr}
 800bc90:	460c      	mov	r4, r1
 800bc92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc96:	f000 f9b5 	bl	800c004 <_lseek_r>
 800bc9a:	1c43      	adds	r3, r0, #1
 800bc9c:	89a3      	ldrh	r3, [r4, #12]
 800bc9e:	bf15      	itete	ne
 800bca0:	6560      	strne	r0, [r4, #84]	; 0x54
 800bca2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bca6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bcaa:	81a3      	strheq	r3, [r4, #12]
 800bcac:	bf18      	it	ne
 800bcae:	81a3      	strhne	r3, [r4, #12]
 800bcb0:	bd10      	pop	{r4, pc}

0800bcb2 <__sclose>:
 800bcb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcb6:	f000 b8d3 	b.w	800be60 <_close_r>
	...

0800bcbc <__swbuf_r>:
 800bcbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcbe:	460e      	mov	r6, r1
 800bcc0:	4614      	mov	r4, r2
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	b118      	cbz	r0, 800bcce <__swbuf_r+0x12>
 800bcc6:	6983      	ldr	r3, [r0, #24]
 800bcc8:	b90b      	cbnz	r3, 800bcce <__swbuf_r+0x12>
 800bcca:	f7ff fbbb 	bl	800b444 <__sinit>
 800bcce:	4b21      	ldr	r3, [pc, #132]	; (800bd54 <__swbuf_r+0x98>)
 800bcd0:	429c      	cmp	r4, r3
 800bcd2:	d12b      	bne.n	800bd2c <__swbuf_r+0x70>
 800bcd4:	686c      	ldr	r4, [r5, #4]
 800bcd6:	69a3      	ldr	r3, [r4, #24]
 800bcd8:	60a3      	str	r3, [r4, #8]
 800bcda:	89a3      	ldrh	r3, [r4, #12]
 800bcdc:	071a      	lsls	r2, r3, #28
 800bcde:	d52f      	bpl.n	800bd40 <__swbuf_r+0x84>
 800bce0:	6923      	ldr	r3, [r4, #16]
 800bce2:	b36b      	cbz	r3, 800bd40 <__swbuf_r+0x84>
 800bce4:	6923      	ldr	r3, [r4, #16]
 800bce6:	6820      	ldr	r0, [r4, #0]
 800bce8:	1ac0      	subs	r0, r0, r3
 800bcea:	6963      	ldr	r3, [r4, #20]
 800bcec:	b2f6      	uxtb	r6, r6
 800bcee:	4283      	cmp	r3, r0
 800bcf0:	4637      	mov	r7, r6
 800bcf2:	dc04      	bgt.n	800bcfe <__swbuf_r+0x42>
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	4628      	mov	r0, r5
 800bcf8:	f000 f948 	bl	800bf8c <_fflush_r>
 800bcfc:	bb30      	cbnz	r0, 800bd4c <__swbuf_r+0x90>
 800bcfe:	68a3      	ldr	r3, [r4, #8]
 800bd00:	3b01      	subs	r3, #1
 800bd02:	60a3      	str	r3, [r4, #8]
 800bd04:	6823      	ldr	r3, [r4, #0]
 800bd06:	1c5a      	adds	r2, r3, #1
 800bd08:	6022      	str	r2, [r4, #0]
 800bd0a:	701e      	strb	r6, [r3, #0]
 800bd0c:	6963      	ldr	r3, [r4, #20]
 800bd0e:	3001      	adds	r0, #1
 800bd10:	4283      	cmp	r3, r0
 800bd12:	d004      	beq.n	800bd1e <__swbuf_r+0x62>
 800bd14:	89a3      	ldrh	r3, [r4, #12]
 800bd16:	07db      	lsls	r3, r3, #31
 800bd18:	d506      	bpl.n	800bd28 <__swbuf_r+0x6c>
 800bd1a:	2e0a      	cmp	r6, #10
 800bd1c:	d104      	bne.n	800bd28 <__swbuf_r+0x6c>
 800bd1e:	4621      	mov	r1, r4
 800bd20:	4628      	mov	r0, r5
 800bd22:	f000 f933 	bl	800bf8c <_fflush_r>
 800bd26:	b988      	cbnz	r0, 800bd4c <__swbuf_r+0x90>
 800bd28:	4638      	mov	r0, r7
 800bd2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd2c:	4b0a      	ldr	r3, [pc, #40]	; (800bd58 <__swbuf_r+0x9c>)
 800bd2e:	429c      	cmp	r4, r3
 800bd30:	d101      	bne.n	800bd36 <__swbuf_r+0x7a>
 800bd32:	68ac      	ldr	r4, [r5, #8]
 800bd34:	e7cf      	b.n	800bcd6 <__swbuf_r+0x1a>
 800bd36:	4b09      	ldr	r3, [pc, #36]	; (800bd5c <__swbuf_r+0xa0>)
 800bd38:	429c      	cmp	r4, r3
 800bd3a:	bf08      	it	eq
 800bd3c:	68ec      	ldreq	r4, [r5, #12]
 800bd3e:	e7ca      	b.n	800bcd6 <__swbuf_r+0x1a>
 800bd40:	4621      	mov	r1, r4
 800bd42:	4628      	mov	r0, r5
 800bd44:	f000 f81e 	bl	800bd84 <__swsetup_r>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	d0cb      	beq.n	800bce4 <__swbuf_r+0x28>
 800bd4c:	f04f 37ff 	mov.w	r7, #4294967295
 800bd50:	e7ea      	b.n	800bd28 <__swbuf_r+0x6c>
 800bd52:	bf00      	nop
 800bd54:	0800c290 	.word	0x0800c290
 800bd58:	0800c2b0 	.word	0x0800c2b0
 800bd5c:	0800c270 	.word	0x0800c270

0800bd60 <_write_r>:
 800bd60:	b538      	push	{r3, r4, r5, lr}
 800bd62:	4d07      	ldr	r5, [pc, #28]	; (800bd80 <_write_r+0x20>)
 800bd64:	4604      	mov	r4, r0
 800bd66:	4608      	mov	r0, r1
 800bd68:	4611      	mov	r1, r2
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	602a      	str	r2, [r5, #0]
 800bd6e:	461a      	mov	r2, r3
 800bd70:	f7f6 fab7 	bl	80022e2 <_write>
 800bd74:	1c43      	adds	r3, r0, #1
 800bd76:	d102      	bne.n	800bd7e <_write_r+0x1e>
 800bd78:	682b      	ldr	r3, [r5, #0]
 800bd7a:	b103      	cbz	r3, 800bd7e <_write_r+0x1e>
 800bd7c:	6023      	str	r3, [r4, #0]
 800bd7e:	bd38      	pop	{r3, r4, r5, pc}
 800bd80:	200006f0 	.word	0x200006f0

0800bd84 <__swsetup_r>:
 800bd84:	4b32      	ldr	r3, [pc, #200]	; (800be50 <__swsetup_r+0xcc>)
 800bd86:	b570      	push	{r4, r5, r6, lr}
 800bd88:	681d      	ldr	r5, [r3, #0]
 800bd8a:	4606      	mov	r6, r0
 800bd8c:	460c      	mov	r4, r1
 800bd8e:	b125      	cbz	r5, 800bd9a <__swsetup_r+0x16>
 800bd90:	69ab      	ldr	r3, [r5, #24]
 800bd92:	b913      	cbnz	r3, 800bd9a <__swsetup_r+0x16>
 800bd94:	4628      	mov	r0, r5
 800bd96:	f7ff fb55 	bl	800b444 <__sinit>
 800bd9a:	4b2e      	ldr	r3, [pc, #184]	; (800be54 <__swsetup_r+0xd0>)
 800bd9c:	429c      	cmp	r4, r3
 800bd9e:	d10f      	bne.n	800bdc0 <__swsetup_r+0x3c>
 800bda0:	686c      	ldr	r4, [r5, #4]
 800bda2:	89a3      	ldrh	r3, [r4, #12]
 800bda4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bda8:	0719      	lsls	r1, r3, #28
 800bdaa:	d42c      	bmi.n	800be06 <__swsetup_r+0x82>
 800bdac:	06dd      	lsls	r5, r3, #27
 800bdae:	d411      	bmi.n	800bdd4 <__swsetup_r+0x50>
 800bdb0:	2309      	movs	r3, #9
 800bdb2:	6033      	str	r3, [r6, #0]
 800bdb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bdb8:	81a3      	strh	r3, [r4, #12]
 800bdba:	f04f 30ff 	mov.w	r0, #4294967295
 800bdbe:	e03e      	b.n	800be3e <__swsetup_r+0xba>
 800bdc0:	4b25      	ldr	r3, [pc, #148]	; (800be58 <__swsetup_r+0xd4>)
 800bdc2:	429c      	cmp	r4, r3
 800bdc4:	d101      	bne.n	800bdca <__swsetup_r+0x46>
 800bdc6:	68ac      	ldr	r4, [r5, #8]
 800bdc8:	e7eb      	b.n	800bda2 <__swsetup_r+0x1e>
 800bdca:	4b24      	ldr	r3, [pc, #144]	; (800be5c <__swsetup_r+0xd8>)
 800bdcc:	429c      	cmp	r4, r3
 800bdce:	bf08      	it	eq
 800bdd0:	68ec      	ldreq	r4, [r5, #12]
 800bdd2:	e7e6      	b.n	800bda2 <__swsetup_r+0x1e>
 800bdd4:	0758      	lsls	r0, r3, #29
 800bdd6:	d512      	bpl.n	800bdfe <__swsetup_r+0x7a>
 800bdd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bdda:	b141      	cbz	r1, 800bdee <__swsetup_r+0x6a>
 800bddc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bde0:	4299      	cmp	r1, r3
 800bde2:	d002      	beq.n	800bdea <__swsetup_r+0x66>
 800bde4:	4630      	mov	r0, r6
 800bde6:	f000 f98f 	bl	800c108 <_free_r>
 800bdea:	2300      	movs	r3, #0
 800bdec:	6363      	str	r3, [r4, #52]	; 0x34
 800bdee:	89a3      	ldrh	r3, [r4, #12]
 800bdf0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bdf4:	81a3      	strh	r3, [r4, #12]
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	6063      	str	r3, [r4, #4]
 800bdfa:	6923      	ldr	r3, [r4, #16]
 800bdfc:	6023      	str	r3, [r4, #0]
 800bdfe:	89a3      	ldrh	r3, [r4, #12]
 800be00:	f043 0308 	orr.w	r3, r3, #8
 800be04:	81a3      	strh	r3, [r4, #12]
 800be06:	6923      	ldr	r3, [r4, #16]
 800be08:	b94b      	cbnz	r3, 800be1e <__swsetup_r+0x9a>
 800be0a:	89a3      	ldrh	r3, [r4, #12]
 800be0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800be10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be14:	d003      	beq.n	800be1e <__swsetup_r+0x9a>
 800be16:	4621      	mov	r1, r4
 800be18:	4630      	mov	r0, r6
 800be1a:	f000 f929 	bl	800c070 <__smakebuf_r>
 800be1e:	89a0      	ldrh	r0, [r4, #12]
 800be20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be24:	f010 0301 	ands.w	r3, r0, #1
 800be28:	d00a      	beq.n	800be40 <__swsetup_r+0xbc>
 800be2a:	2300      	movs	r3, #0
 800be2c:	60a3      	str	r3, [r4, #8]
 800be2e:	6963      	ldr	r3, [r4, #20]
 800be30:	425b      	negs	r3, r3
 800be32:	61a3      	str	r3, [r4, #24]
 800be34:	6923      	ldr	r3, [r4, #16]
 800be36:	b943      	cbnz	r3, 800be4a <__swsetup_r+0xc6>
 800be38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800be3c:	d1ba      	bne.n	800bdb4 <__swsetup_r+0x30>
 800be3e:	bd70      	pop	{r4, r5, r6, pc}
 800be40:	0781      	lsls	r1, r0, #30
 800be42:	bf58      	it	pl
 800be44:	6963      	ldrpl	r3, [r4, #20]
 800be46:	60a3      	str	r3, [r4, #8]
 800be48:	e7f4      	b.n	800be34 <__swsetup_r+0xb0>
 800be4a:	2000      	movs	r0, #0
 800be4c:	e7f7      	b.n	800be3e <__swsetup_r+0xba>
 800be4e:	bf00      	nop
 800be50:	20000010 	.word	0x20000010
 800be54:	0800c290 	.word	0x0800c290
 800be58:	0800c2b0 	.word	0x0800c2b0
 800be5c:	0800c270 	.word	0x0800c270

0800be60 <_close_r>:
 800be60:	b538      	push	{r3, r4, r5, lr}
 800be62:	4d06      	ldr	r5, [pc, #24]	; (800be7c <_close_r+0x1c>)
 800be64:	2300      	movs	r3, #0
 800be66:	4604      	mov	r4, r0
 800be68:	4608      	mov	r0, r1
 800be6a:	602b      	str	r3, [r5, #0]
 800be6c:	f7f6 fa55 	bl	800231a <_close>
 800be70:	1c43      	adds	r3, r0, #1
 800be72:	d102      	bne.n	800be7a <_close_r+0x1a>
 800be74:	682b      	ldr	r3, [r5, #0]
 800be76:	b103      	cbz	r3, 800be7a <_close_r+0x1a>
 800be78:	6023      	str	r3, [r4, #0]
 800be7a:	bd38      	pop	{r3, r4, r5, pc}
 800be7c:	200006f0 	.word	0x200006f0

0800be80 <__sflush_r>:
 800be80:	898a      	ldrh	r2, [r1, #12]
 800be82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be86:	4605      	mov	r5, r0
 800be88:	0710      	lsls	r0, r2, #28
 800be8a:	460c      	mov	r4, r1
 800be8c:	d458      	bmi.n	800bf40 <__sflush_r+0xc0>
 800be8e:	684b      	ldr	r3, [r1, #4]
 800be90:	2b00      	cmp	r3, #0
 800be92:	dc05      	bgt.n	800bea0 <__sflush_r+0x20>
 800be94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800be96:	2b00      	cmp	r3, #0
 800be98:	dc02      	bgt.n	800bea0 <__sflush_r+0x20>
 800be9a:	2000      	movs	r0, #0
 800be9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bea0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bea2:	2e00      	cmp	r6, #0
 800bea4:	d0f9      	beq.n	800be9a <__sflush_r+0x1a>
 800bea6:	2300      	movs	r3, #0
 800bea8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800beac:	682f      	ldr	r7, [r5, #0]
 800beae:	602b      	str	r3, [r5, #0]
 800beb0:	d032      	beq.n	800bf18 <__sflush_r+0x98>
 800beb2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800beb4:	89a3      	ldrh	r3, [r4, #12]
 800beb6:	075a      	lsls	r2, r3, #29
 800beb8:	d505      	bpl.n	800bec6 <__sflush_r+0x46>
 800beba:	6863      	ldr	r3, [r4, #4]
 800bebc:	1ac0      	subs	r0, r0, r3
 800bebe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bec0:	b10b      	cbz	r3, 800bec6 <__sflush_r+0x46>
 800bec2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bec4:	1ac0      	subs	r0, r0, r3
 800bec6:	2300      	movs	r3, #0
 800bec8:	4602      	mov	r2, r0
 800beca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800becc:	6a21      	ldr	r1, [r4, #32]
 800bece:	4628      	mov	r0, r5
 800bed0:	47b0      	blx	r6
 800bed2:	1c43      	adds	r3, r0, #1
 800bed4:	89a3      	ldrh	r3, [r4, #12]
 800bed6:	d106      	bne.n	800bee6 <__sflush_r+0x66>
 800bed8:	6829      	ldr	r1, [r5, #0]
 800beda:	291d      	cmp	r1, #29
 800bedc:	d82c      	bhi.n	800bf38 <__sflush_r+0xb8>
 800bede:	4a2a      	ldr	r2, [pc, #168]	; (800bf88 <__sflush_r+0x108>)
 800bee0:	40ca      	lsrs	r2, r1
 800bee2:	07d6      	lsls	r6, r2, #31
 800bee4:	d528      	bpl.n	800bf38 <__sflush_r+0xb8>
 800bee6:	2200      	movs	r2, #0
 800bee8:	6062      	str	r2, [r4, #4]
 800beea:	04d9      	lsls	r1, r3, #19
 800beec:	6922      	ldr	r2, [r4, #16]
 800beee:	6022      	str	r2, [r4, #0]
 800bef0:	d504      	bpl.n	800befc <__sflush_r+0x7c>
 800bef2:	1c42      	adds	r2, r0, #1
 800bef4:	d101      	bne.n	800befa <__sflush_r+0x7a>
 800bef6:	682b      	ldr	r3, [r5, #0]
 800bef8:	b903      	cbnz	r3, 800befc <__sflush_r+0x7c>
 800befa:	6560      	str	r0, [r4, #84]	; 0x54
 800befc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800befe:	602f      	str	r7, [r5, #0]
 800bf00:	2900      	cmp	r1, #0
 800bf02:	d0ca      	beq.n	800be9a <__sflush_r+0x1a>
 800bf04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf08:	4299      	cmp	r1, r3
 800bf0a:	d002      	beq.n	800bf12 <__sflush_r+0x92>
 800bf0c:	4628      	mov	r0, r5
 800bf0e:	f000 f8fb 	bl	800c108 <_free_r>
 800bf12:	2000      	movs	r0, #0
 800bf14:	6360      	str	r0, [r4, #52]	; 0x34
 800bf16:	e7c1      	b.n	800be9c <__sflush_r+0x1c>
 800bf18:	6a21      	ldr	r1, [r4, #32]
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	47b0      	blx	r6
 800bf20:	1c41      	adds	r1, r0, #1
 800bf22:	d1c7      	bne.n	800beb4 <__sflush_r+0x34>
 800bf24:	682b      	ldr	r3, [r5, #0]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d0c4      	beq.n	800beb4 <__sflush_r+0x34>
 800bf2a:	2b1d      	cmp	r3, #29
 800bf2c:	d001      	beq.n	800bf32 <__sflush_r+0xb2>
 800bf2e:	2b16      	cmp	r3, #22
 800bf30:	d101      	bne.n	800bf36 <__sflush_r+0xb6>
 800bf32:	602f      	str	r7, [r5, #0]
 800bf34:	e7b1      	b.n	800be9a <__sflush_r+0x1a>
 800bf36:	89a3      	ldrh	r3, [r4, #12]
 800bf38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf3c:	81a3      	strh	r3, [r4, #12]
 800bf3e:	e7ad      	b.n	800be9c <__sflush_r+0x1c>
 800bf40:	690f      	ldr	r7, [r1, #16]
 800bf42:	2f00      	cmp	r7, #0
 800bf44:	d0a9      	beq.n	800be9a <__sflush_r+0x1a>
 800bf46:	0793      	lsls	r3, r2, #30
 800bf48:	680e      	ldr	r6, [r1, #0]
 800bf4a:	bf08      	it	eq
 800bf4c:	694b      	ldreq	r3, [r1, #20]
 800bf4e:	600f      	str	r7, [r1, #0]
 800bf50:	bf18      	it	ne
 800bf52:	2300      	movne	r3, #0
 800bf54:	eba6 0807 	sub.w	r8, r6, r7
 800bf58:	608b      	str	r3, [r1, #8]
 800bf5a:	f1b8 0f00 	cmp.w	r8, #0
 800bf5e:	dd9c      	ble.n	800be9a <__sflush_r+0x1a>
 800bf60:	6a21      	ldr	r1, [r4, #32]
 800bf62:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bf64:	4643      	mov	r3, r8
 800bf66:	463a      	mov	r2, r7
 800bf68:	4628      	mov	r0, r5
 800bf6a:	47b0      	blx	r6
 800bf6c:	2800      	cmp	r0, #0
 800bf6e:	dc06      	bgt.n	800bf7e <__sflush_r+0xfe>
 800bf70:	89a3      	ldrh	r3, [r4, #12]
 800bf72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf76:	81a3      	strh	r3, [r4, #12]
 800bf78:	f04f 30ff 	mov.w	r0, #4294967295
 800bf7c:	e78e      	b.n	800be9c <__sflush_r+0x1c>
 800bf7e:	4407      	add	r7, r0
 800bf80:	eba8 0800 	sub.w	r8, r8, r0
 800bf84:	e7e9      	b.n	800bf5a <__sflush_r+0xda>
 800bf86:	bf00      	nop
 800bf88:	20400001 	.word	0x20400001

0800bf8c <_fflush_r>:
 800bf8c:	b538      	push	{r3, r4, r5, lr}
 800bf8e:	690b      	ldr	r3, [r1, #16]
 800bf90:	4605      	mov	r5, r0
 800bf92:	460c      	mov	r4, r1
 800bf94:	b913      	cbnz	r3, 800bf9c <_fflush_r+0x10>
 800bf96:	2500      	movs	r5, #0
 800bf98:	4628      	mov	r0, r5
 800bf9a:	bd38      	pop	{r3, r4, r5, pc}
 800bf9c:	b118      	cbz	r0, 800bfa6 <_fflush_r+0x1a>
 800bf9e:	6983      	ldr	r3, [r0, #24]
 800bfa0:	b90b      	cbnz	r3, 800bfa6 <_fflush_r+0x1a>
 800bfa2:	f7ff fa4f 	bl	800b444 <__sinit>
 800bfa6:	4b14      	ldr	r3, [pc, #80]	; (800bff8 <_fflush_r+0x6c>)
 800bfa8:	429c      	cmp	r4, r3
 800bfaa:	d11b      	bne.n	800bfe4 <_fflush_r+0x58>
 800bfac:	686c      	ldr	r4, [r5, #4]
 800bfae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d0ef      	beq.n	800bf96 <_fflush_r+0xa>
 800bfb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bfb8:	07d0      	lsls	r0, r2, #31
 800bfba:	d404      	bmi.n	800bfc6 <_fflush_r+0x3a>
 800bfbc:	0599      	lsls	r1, r3, #22
 800bfbe:	d402      	bmi.n	800bfc6 <_fflush_r+0x3a>
 800bfc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bfc2:	f7ff fadd 	bl	800b580 <__retarget_lock_acquire_recursive>
 800bfc6:	4628      	mov	r0, r5
 800bfc8:	4621      	mov	r1, r4
 800bfca:	f7ff ff59 	bl	800be80 <__sflush_r>
 800bfce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bfd0:	07da      	lsls	r2, r3, #31
 800bfd2:	4605      	mov	r5, r0
 800bfd4:	d4e0      	bmi.n	800bf98 <_fflush_r+0xc>
 800bfd6:	89a3      	ldrh	r3, [r4, #12]
 800bfd8:	059b      	lsls	r3, r3, #22
 800bfda:	d4dd      	bmi.n	800bf98 <_fflush_r+0xc>
 800bfdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bfde:	f7ff fad0 	bl	800b582 <__retarget_lock_release_recursive>
 800bfe2:	e7d9      	b.n	800bf98 <_fflush_r+0xc>
 800bfe4:	4b05      	ldr	r3, [pc, #20]	; (800bffc <_fflush_r+0x70>)
 800bfe6:	429c      	cmp	r4, r3
 800bfe8:	d101      	bne.n	800bfee <_fflush_r+0x62>
 800bfea:	68ac      	ldr	r4, [r5, #8]
 800bfec:	e7df      	b.n	800bfae <_fflush_r+0x22>
 800bfee:	4b04      	ldr	r3, [pc, #16]	; (800c000 <_fflush_r+0x74>)
 800bff0:	429c      	cmp	r4, r3
 800bff2:	bf08      	it	eq
 800bff4:	68ec      	ldreq	r4, [r5, #12]
 800bff6:	e7da      	b.n	800bfae <_fflush_r+0x22>
 800bff8:	0800c290 	.word	0x0800c290
 800bffc:	0800c2b0 	.word	0x0800c2b0
 800c000:	0800c270 	.word	0x0800c270

0800c004 <_lseek_r>:
 800c004:	b538      	push	{r3, r4, r5, lr}
 800c006:	4d07      	ldr	r5, [pc, #28]	; (800c024 <_lseek_r+0x20>)
 800c008:	4604      	mov	r4, r0
 800c00a:	4608      	mov	r0, r1
 800c00c:	4611      	mov	r1, r2
 800c00e:	2200      	movs	r2, #0
 800c010:	602a      	str	r2, [r5, #0]
 800c012:	461a      	mov	r2, r3
 800c014:	f7f6 f9a8 	bl	8002368 <_lseek>
 800c018:	1c43      	adds	r3, r0, #1
 800c01a:	d102      	bne.n	800c022 <_lseek_r+0x1e>
 800c01c:	682b      	ldr	r3, [r5, #0]
 800c01e:	b103      	cbz	r3, 800c022 <_lseek_r+0x1e>
 800c020:	6023      	str	r3, [r4, #0]
 800c022:	bd38      	pop	{r3, r4, r5, pc}
 800c024:	200006f0 	.word	0x200006f0

0800c028 <__swhatbuf_r>:
 800c028:	b570      	push	{r4, r5, r6, lr}
 800c02a:	460e      	mov	r6, r1
 800c02c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c030:	2900      	cmp	r1, #0
 800c032:	b096      	sub	sp, #88	; 0x58
 800c034:	4614      	mov	r4, r2
 800c036:	461d      	mov	r5, r3
 800c038:	da07      	bge.n	800c04a <__swhatbuf_r+0x22>
 800c03a:	2300      	movs	r3, #0
 800c03c:	602b      	str	r3, [r5, #0]
 800c03e:	89b3      	ldrh	r3, [r6, #12]
 800c040:	061a      	lsls	r2, r3, #24
 800c042:	d410      	bmi.n	800c066 <__swhatbuf_r+0x3e>
 800c044:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c048:	e00e      	b.n	800c068 <__swhatbuf_r+0x40>
 800c04a:	466a      	mov	r2, sp
 800c04c:	f000 f8be 	bl	800c1cc <_fstat_r>
 800c050:	2800      	cmp	r0, #0
 800c052:	dbf2      	blt.n	800c03a <__swhatbuf_r+0x12>
 800c054:	9a01      	ldr	r2, [sp, #4]
 800c056:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c05a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c05e:	425a      	negs	r2, r3
 800c060:	415a      	adcs	r2, r3
 800c062:	602a      	str	r2, [r5, #0]
 800c064:	e7ee      	b.n	800c044 <__swhatbuf_r+0x1c>
 800c066:	2340      	movs	r3, #64	; 0x40
 800c068:	2000      	movs	r0, #0
 800c06a:	6023      	str	r3, [r4, #0]
 800c06c:	b016      	add	sp, #88	; 0x58
 800c06e:	bd70      	pop	{r4, r5, r6, pc}

0800c070 <__smakebuf_r>:
 800c070:	898b      	ldrh	r3, [r1, #12]
 800c072:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c074:	079d      	lsls	r5, r3, #30
 800c076:	4606      	mov	r6, r0
 800c078:	460c      	mov	r4, r1
 800c07a:	d507      	bpl.n	800c08c <__smakebuf_r+0x1c>
 800c07c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c080:	6023      	str	r3, [r4, #0]
 800c082:	6123      	str	r3, [r4, #16]
 800c084:	2301      	movs	r3, #1
 800c086:	6163      	str	r3, [r4, #20]
 800c088:	b002      	add	sp, #8
 800c08a:	bd70      	pop	{r4, r5, r6, pc}
 800c08c:	ab01      	add	r3, sp, #4
 800c08e:	466a      	mov	r2, sp
 800c090:	f7ff ffca 	bl	800c028 <__swhatbuf_r>
 800c094:	9900      	ldr	r1, [sp, #0]
 800c096:	4605      	mov	r5, r0
 800c098:	4630      	mov	r0, r6
 800c09a:	f7ff fa73 	bl	800b584 <_malloc_r>
 800c09e:	b948      	cbnz	r0, 800c0b4 <__smakebuf_r+0x44>
 800c0a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0a4:	059a      	lsls	r2, r3, #22
 800c0a6:	d4ef      	bmi.n	800c088 <__smakebuf_r+0x18>
 800c0a8:	f023 0303 	bic.w	r3, r3, #3
 800c0ac:	f043 0302 	orr.w	r3, r3, #2
 800c0b0:	81a3      	strh	r3, [r4, #12]
 800c0b2:	e7e3      	b.n	800c07c <__smakebuf_r+0xc>
 800c0b4:	4b0d      	ldr	r3, [pc, #52]	; (800c0ec <__smakebuf_r+0x7c>)
 800c0b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800c0b8:	89a3      	ldrh	r3, [r4, #12]
 800c0ba:	6020      	str	r0, [r4, #0]
 800c0bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0c0:	81a3      	strh	r3, [r4, #12]
 800c0c2:	9b00      	ldr	r3, [sp, #0]
 800c0c4:	6163      	str	r3, [r4, #20]
 800c0c6:	9b01      	ldr	r3, [sp, #4]
 800c0c8:	6120      	str	r0, [r4, #16]
 800c0ca:	b15b      	cbz	r3, 800c0e4 <__smakebuf_r+0x74>
 800c0cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0d0:	4630      	mov	r0, r6
 800c0d2:	f000 f88d 	bl	800c1f0 <_isatty_r>
 800c0d6:	b128      	cbz	r0, 800c0e4 <__smakebuf_r+0x74>
 800c0d8:	89a3      	ldrh	r3, [r4, #12]
 800c0da:	f023 0303 	bic.w	r3, r3, #3
 800c0de:	f043 0301 	orr.w	r3, r3, #1
 800c0e2:	81a3      	strh	r3, [r4, #12]
 800c0e4:	89a0      	ldrh	r0, [r4, #12]
 800c0e6:	4305      	orrs	r5, r0
 800c0e8:	81a5      	strh	r5, [r4, #12]
 800c0ea:	e7cd      	b.n	800c088 <__smakebuf_r+0x18>
 800c0ec:	0800b3dd 	.word	0x0800b3dd

0800c0f0 <__malloc_lock>:
 800c0f0:	4801      	ldr	r0, [pc, #4]	; (800c0f8 <__malloc_lock+0x8>)
 800c0f2:	f7ff ba45 	b.w	800b580 <__retarget_lock_acquire_recursive>
 800c0f6:	bf00      	nop
 800c0f8:	200006e8 	.word	0x200006e8

0800c0fc <__malloc_unlock>:
 800c0fc:	4801      	ldr	r0, [pc, #4]	; (800c104 <__malloc_unlock+0x8>)
 800c0fe:	f7ff ba40 	b.w	800b582 <__retarget_lock_release_recursive>
 800c102:	bf00      	nop
 800c104:	200006e8 	.word	0x200006e8

0800c108 <_free_r>:
 800c108:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c10a:	2900      	cmp	r1, #0
 800c10c:	d048      	beq.n	800c1a0 <_free_r+0x98>
 800c10e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c112:	9001      	str	r0, [sp, #4]
 800c114:	2b00      	cmp	r3, #0
 800c116:	f1a1 0404 	sub.w	r4, r1, #4
 800c11a:	bfb8      	it	lt
 800c11c:	18e4      	addlt	r4, r4, r3
 800c11e:	f7ff ffe7 	bl	800c0f0 <__malloc_lock>
 800c122:	4a20      	ldr	r2, [pc, #128]	; (800c1a4 <_free_r+0x9c>)
 800c124:	9801      	ldr	r0, [sp, #4]
 800c126:	6813      	ldr	r3, [r2, #0]
 800c128:	4615      	mov	r5, r2
 800c12a:	b933      	cbnz	r3, 800c13a <_free_r+0x32>
 800c12c:	6063      	str	r3, [r4, #4]
 800c12e:	6014      	str	r4, [r2, #0]
 800c130:	b003      	add	sp, #12
 800c132:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c136:	f7ff bfe1 	b.w	800c0fc <__malloc_unlock>
 800c13a:	42a3      	cmp	r3, r4
 800c13c:	d90b      	bls.n	800c156 <_free_r+0x4e>
 800c13e:	6821      	ldr	r1, [r4, #0]
 800c140:	1862      	adds	r2, r4, r1
 800c142:	4293      	cmp	r3, r2
 800c144:	bf04      	itt	eq
 800c146:	681a      	ldreq	r2, [r3, #0]
 800c148:	685b      	ldreq	r3, [r3, #4]
 800c14a:	6063      	str	r3, [r4, #4]
 800c14c:	bf04      	itt	eq
 800c14e:	1852      	addeq	r2, r2, r1
 800c150:	6022      	streq	r2, [r4, #0]
 800c152:	602c      	str	r4, [r5, #0]
 800c154:	e7ec      	b.n	800c130 <_free_r+0x28>
 800c156:	461a      	mov	r2, r3
 800c158:	685b      	ldr	r3, [r3, #4]
 800c15a:	b10b      	cbz	r3, 800c160 <_free_r+0x58>
 800c15c:	42a3      	cmp	r3, r4
 800c15e:	d9fa      	bls.n	800c156 <_free_r+0x4e>
 800c160:	6811      	ldr	r1, [r2, #0]
 800c162:	1855      	adds	r5, r2, r1
 800c164:	42a5      	cmp	r5, r4
 800c166:	d10b      	bne.n	800c180 <_free_r+0x78>
 800c168:	6824      	ldr	r4, [r4, #0]
 800c16a:	4421      	add	r1, r4
 800c16c:	1854      	adds	r4, r2, r1
 800c16e:	42a3      	cmp	r3, r4
 800c170:	6011      	str	r1, [r2, #0]
 800c172:	d1dd      	bne.n	800c130 <_free_r+0x28>
 800c174:	681c      	ldr	r4, [r3, #0]
 800c176:	685b      	ldr	r3, [r3, #4]
 800c178:	6053      	str	r3, [r2, #4]
 800c17a:	4421      	add	r1, r4
 800c17c:	6011      	str	r1, [r2, #0]
 800c17e:	e7d7      	b.n	800c130 <_free_r+0x28>
 800c180:	d902      	bls.n	800c188 <_free_r+0x80>
 800c182:	230c      	movs	r3, #12
 800c184:	6003      	str	r3, [r0, #0]
 800c186:	e7d3      	b.n	800c130 <_free_r+0x28>
 800c188:	6825      	ldr	r5, [r4, #0]
 800c18a:	1961      	adds	r1, r4, r5
 800c18c:	428b      	cmp	r3, r1
 800c18e:	bf04      	itt	eq
 800c190:	6819      	ldreq	r1, [r3, #0]
 800c192:	685b      	ldreq	r3, [r3, #4]
 800c194:	6063      	str	r3, [r4, #4]
 800c196:	bf04      	itt	eq
 800c198:	1949      	addeq	r1, r1, r5
 800c19a:	6021      	streq	r1, [r4, #0]
 800c19c:	6054      	str	r4, [r2, #4]
 800c19e:	e7c7      	b.n	800c130 <_free_r+0x28>
 800c1a0:	b003      	add	sp, #12
 800c1a2:	bd30      	pop	{r4, r5, pc}
 800c1a4:	20000098 	.word	0x20000098

0800c1a8 <_read_r>:
 800c1a8:	b538      	push	{r3, r4, r5, lr}
 800c1aa:	4d07      	ldr	r5, [pc, #28]	; (800c1c8 <_read_r+0x20>)
 800c1ac:	4604      	mov	r4, r0
 800c1ae:	4608      	mov	r0, r1
 800c1b0:	4611      	mov	r1, r2
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	602a      	str	r2, [r5, #0]
 800c1b6:	461a      	mov	r2, r3
 800c1b8:	f7f6 f876 	bl	80022a8 <_read>
 800c1bc:	1c43      	adds	r3, r0, #1
 800c1be:	d102      	bne.n	800c1c6 <_read_r+0x1e>
 800c1c0:	682b      	ldr	r3, [r5, #0]
 800c1c2:	b103      	cbz	r3, 800c1c6 <_read_r+0x1e>
 800c1c4:	6023      	str	r3, [r4, #0]
 800c1c6:	bd38      	pop	{r3, r4, r5, pc}
 800c1c8:	200006f0 	.word	0x200006f0

0800c1cc <_fstat_r>:
 800c1cc:	b538      	push	{r3, r4, r5, lr}
 800c1ce:	4d07      	ldr	r5, [pc, #28]	; (800c1ec <_fstat_r+0x20>)
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	4604      	mov	r4, r0
 800c1d4:	4608      	mov	r0, r1
 800c1d6:	4611      	mov	r1, r2
 800c1d8:	602b      	str	r3, [r5, #0]
 800c1da:	f7f6 f8aa 	bl	8002332 <_fstat>
 800c1de:	1c43      	adds	r3, r0, #1
 800c1e0:	d102      	bne.n	800c1e8 <_fstat_r+0x1c>
 800c1e2:	682b      	ldr	r3, [r5, #0]
 800c1e4:	b103      	cbz	r3, 800c1e8 <_fstat_r+0x1c>
 800c1e6:	6023      	str	r3, [r4, #0]
 800c1e8:	bd38      	pop	{r3, r4, r5, pc}
 800c1ea:	bf00      	nop
 800c1ec:	200006f0 	.word	0x200006f0

0800c1f0 <_isatty_r>:
 800c1f0:	b538      	push	{r3, r4, r5, lr}
 800c1f2:	4d06      	ldr	r5, [pc, #24]	; (800c20c <_isatty_r+0x1c>)
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	4608      	mov	r0, r1
 800c1fa:	602b      	str	r3, [r5, #0]
 800c1fc:	f7f6 f8a9 	bl	8002352 <_isatty>
 800c200:	1c43      	adds	r3, r0, #1
 800c202:	d102      	bne.n	800c20a <_isatty_r+0x1a>
 800c204:	682b      	ldr	r3, [r5, #0]
 800c206:	b103      	cbz	r3, 800c20a <_isatty_r+0x1a>
 800c208:	6023      	str	r3, [r4, #0]
 800c20a:	bd38      	pop	{r3, r4, r5, pc}
 800c20c:	200006f0 	.word	0x200006f0

0800c210 <_init>:
 800c210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c212:	bf00      	nop
 800c214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c216:	bc08      	pop	{r3}
 800c218:	469e      	mov	lr, r3
 800c21a:	4770      	bx	lr

0800c21c <_fini>:
 800c21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c21e:	bf00      	nop
 800c220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c222:	bc08      	pop	{r3}
 800c224:	469e      	mov	lr, r3
 800c226:	4770      	bx	lr
