Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Sep 26 02:29:22 2025
| Host         : LAPTOP-1P7N3FS9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALU_Top_timing_summary_routed.rpt -pb ALU_Top_timing_summary_routed.pb -rpx ALU_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.413        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.413        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.806ns (70.085%)  route 0.771ns (29.915%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  x1/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.887    x1/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    x1/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[17]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    x1/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.785ns (69.839%)  route 0.771ns (30.161%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.866 r  x1/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.866    x1/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    x1/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[19]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    x1/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.711ns (68.940%)  route 0.771ns (31.060%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 r  x1/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.792    x1/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    x1/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[18]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    x1/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.695ns (68.738%)  route 0.771ns (31.262%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.776 r  x1/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.776    x1/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    x1/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[16]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    x1/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.692ns (68.700%)  route 0.771ns (31.300%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.773 r  x1/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.773    x1/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  x1/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    x1/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  x1/clkdiv_reg[13]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    x1/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.671ns (68.431%)  route 0.771ns (31.569%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.752 r  x1/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.752    x1/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  x1/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    x1/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  x1/clkdiv_reg[15]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    x1/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 1.597ns (67.444%)  route 0.771ns (32.556%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.678 r  x1/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.678    x1/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  x1/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    x1/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  x1/clkdiv_reg[14]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    x1/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.581ns (67.223%)  route 0.771ns (32.777%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.662 r  x1/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.662    x1/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  x1/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    x1/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  x1/clkdiv_reg[12]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    x1/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.578ns (67.181%)  route 0.771ns (32.819%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.659 r  x1/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.659    x1/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x1/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[9]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    x1/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.557ns (66.885%)  route 0.771ns (33.115%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.707     5.310    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  x1/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.528    x1/clkdiv_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.325    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.638 r  x1/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.638    x1/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.588    15.011    x1/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[11]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    x1/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  7.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.940 r  x1/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    x1/clkdiv_reg[0]_i_1_n_7
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    x1/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.976 r  x1/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.976    x1/clkdiv_reg[0]_i_1_n_6
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    x1/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.016 r  x1/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.016    x1/clkdiv_reg[0]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    x1/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.249ns (47.712%)  route 0.273ns (52.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    x1/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  x1/clkdiv_reg[19]/Q
                         net (fo=18, routed)          0.273     1.927    x1/sel0[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.035 r  x1/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    x1/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    x1/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  x1/clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    x1/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.352ns (67.099%)  route 0.173ns (32.901%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.036 r  x1/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    x1/clkdiv_reg[0]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    x1/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.392ns (69.430%)  route 0.173ns (30.570%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.022 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.076 r  x1/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.076    x1/clkdiv_reg[4]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  x1/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    x1/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x1/clkdiv_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.628    x1/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.403ns (70.014%)  route 0.173ns (29.986%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.022 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.087 r  x1/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.087    x1/clkdiv_reg[4]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  x1/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    x1/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x1/clkdiv_reg[6]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.628    x1/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.431ns (70.355%)  route 0.182ns (29.645%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    x1/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.825    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.870    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.022 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.061 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.070    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.124 r  x1/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.124    x1/clkdiv_reg[8]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    x1/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[8]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.651    x1/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.249ns (42.787%)  route 0.333ns (57.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x1/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x1/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.333     1.984    x1/clkdiv_reg_n_0_[11]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.092 r  x1/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.092    x1/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    x1/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  x1/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    x1/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.249ns (42.787%)  route 0.333ns (57.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    x1/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x1/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  x1/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.333     1.984    x1/clkdiv_reg_n_0_[7]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.092 r  x1/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.092    x1/clkdiv_reg[4]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  x1/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    x1/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  x1/clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    x1/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.477    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     x1/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     x1/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     x1/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     x1/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     x1/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     x1/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     x1/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     x1/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     x1/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x1/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x1/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     x1/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     x1/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     x1/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     x1/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     x1/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     x1/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     x1/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     x1/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x1/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     x1/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     x1/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     x1/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     x1/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     x1/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     x1/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     x1/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     x1/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     x1/clkdiv_reg[13]/C



