<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>iastate.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_ppm_32R</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_ppm_32R_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>07e147d5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_ppm_32R_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>07e147d5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PPM_IN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PPM_IN_2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PPM_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PPM_CAP_CUR_STATE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PPM_CAP_WRITE_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PPM_CAP_CUR_CH</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_ppm_32R_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/down_counter_32bit_6reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/frame_up_counter_wReset_24bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ppm_capture.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ppm_gen_6chnl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pulse_delay_up_counter_wReset_16bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register_64bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_ppm_32R_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7e8bc074</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_ppm_32R_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/down_counter_32bit_6reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/frame_up_counter_wReset_24bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ppm_capture.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ppm_gen_6chnl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pulse_delay_up_counter_wReset_16bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register_64bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_ppm_32R_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_ppm_32R_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axi ppm with 32 regs</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_ppm_32R_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_ppm_32R_v1.0</xilinx:displayName>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-03T06:31:48Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484feae9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba34acd_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766760a3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4296e892_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9238ee_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e5c5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d35cdc_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd071d5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f749ee8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3c1118_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbddda0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc848db_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151f7a67_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655128fc_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794611fa_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dde726_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d364ea_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a27800b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533292be_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738bc3ac_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d7476d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686f4c92_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ccfe76_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef9ce3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b95630_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0400e3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a926fc_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5216f84b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf6cb0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d84d2e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677b511a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c752433_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4770bec3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8d8c3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1528dc15_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238e9925_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c9550e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc147f5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4870de31_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a59247_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ab7630_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43dab41a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d2fb2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44608532_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b023412_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfb7759_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da97b6b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285a7bd9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b37b29_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d8c1cd_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca34a8a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f33d51_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2242a0f3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756943a9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6d8bf4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6946fc61_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d80b99_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b49a02_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@936ee90_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1196ddb2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13dbc64b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff99cca_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a09f848_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13add49f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6102d25d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f55a75_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524a0f13_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d45ce1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643bf6cf_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fe6daf_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f02cf0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168edd93_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6a8cef_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b07be8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bde5488_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70569643_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1226ed69_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737a6f0b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9e1db2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6d93c2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e59de5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fdae9c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62068a88_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c45ac2c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730b9b03_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0b7222_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1217e1b4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54823d49_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365320a6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a34a639_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3abf95_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504958a9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e09a7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b3cbb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f766a02_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e714f6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1009418b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6013c7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4acc01_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752ce9f5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29845919_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c249e9f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e4e26c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e801781_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652a407_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7831d32_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62891d72_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf3e83e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52902ba7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721ae4c5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4324f4ee_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d82ef5f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d5f71_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e18a9ac_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb52295_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5150772d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a860399_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c4626a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6748612c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67021eb4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1434499d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c1fdc4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d65b9f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d893a89_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ca666b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126b95c9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c67b717_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64779a73_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7328d8e6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1189fb1f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e61ba8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284feaea_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da189f4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d149c0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e891c83_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3058681c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775a485d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da518ed_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657b2c9f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf371e6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccb3f24_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4ac36_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237d7318_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fb94cb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fa7b04_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64960a3c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64514b7e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e10f5ff_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b777776_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d80c00_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384a669a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cab012c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3e5a8a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2954ffb1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e72ade2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fde4c8f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4070bb56_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea2fc21_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d25352e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59afba06_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48792e16_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ace032_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4533e4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7f49_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17be05a9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21550254_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2b49b6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c9dc00_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c606343_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daf16bc_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1ef0f0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f12ea2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8aeef4c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d145cdc_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c207d6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14027018_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6659d2a7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277a4438_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e07a997_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba70d5b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6596e3f4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1923c8b4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5446c4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717c5593_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40051273_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a31b31_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f525f1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390ca0c1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f74be6f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782fad31_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a175fce_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53169be7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c506794_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724f1103_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bad72f8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e2ce42_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10266148_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e76191_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2cf641_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac2e9b1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6146fe74_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f35ff6c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37279579_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43df433b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14298722_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ad3cc2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7655b5c2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42723f89_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0f075f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f25a863_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8d4d28_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3152c88a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411b2baf_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1c6b64_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35863f15_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2813d4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d474dcd_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9deb95_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df42e5e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3620a7eb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6a3ef1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d1bf44_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9795e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2faa21_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a63449_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c02f549_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b2476d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ccfd28_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c9e91c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2642f838_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54de018f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311329de_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6369eb1d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cea267b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53756d1c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313bec37_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dc5948_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f16ba_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7cf01b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10597662_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b552fc3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bd936f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bec635_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9334f1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496dbb6f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4479e3a3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2a8324_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361c4854_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185f8905_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd0d1d1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d43cd7d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0f9a28_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c36e9b3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5910896f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b1679c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2715b7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da02aa8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a34b09_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68470c1a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164cc9cb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d5d293_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af56fa0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac6b6b8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efd876b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ffebab_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad92606_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37386c3c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6388ce89_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20cb4792_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b75606_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6214e49d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761d2a5c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7483faf_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558395b7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6dd40_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501b87f8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a881e51_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91f74f0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489adf6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee38665_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e808fa_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579e7cec_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b23e009_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d25cb41_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c7795b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de6c057_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdec4c4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e96a83_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d41ff39_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b9450d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb3bdd7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e1d547_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63296ae6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5111e3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e770e80_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706df1eb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cf05ff_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b00bbc5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171748df_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcbfddb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18abb16f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf69cc1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3ed5e7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0b98e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b39fd4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446e2dc9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff8523b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c700d2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cbd2ed_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf44095_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4409a276_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b10a99_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537f77b9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f0bfe2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466f5f38_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4637d7fd_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eda10c6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f73f16_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba60438_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a54c27_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42eea1ea_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21318d38_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5226e32b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c79470_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c249289_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50677783_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563293bc_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26722521_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ddd119_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcf8f56_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616e6b4d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6273f7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e08f8d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c22b021_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a07863_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23087578_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3d52f8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c6fb82_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be4ade4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d3ed9a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6316354a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61333735_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9a54d5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37983eb3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d150400_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f5f1f3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29df07f8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d867f9e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2eed4e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136c7dd4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3745c2d8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4972dd49_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18444bf_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6350a71a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a92058_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2027c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9b396c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdf12b2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288a04f6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae5417f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0a7211_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d543a76_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af2f58e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556b2422_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4521de0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1947cc60_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1de1f6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6c13f1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca73270_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719de564_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b82c9a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a97f6c2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1ec1be_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13edfe4b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2685f7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fa59eb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fdbbe4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e6ee3b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4137807c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@843a4b2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cee79e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbea166_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9d9d1a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796a7bfb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f41aa86_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f8bf53_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc1d0fe_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30169fb4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393d0fd7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c9915f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9ae4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de0183e_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ea9f6f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ca0178_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7f39e3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe21a59_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722e80f4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa98ef5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38102a49_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e93fd56_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df64f7f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a47836_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158d8b48_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d48b90_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fde652_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364d5d2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123b7c44_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75533272_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4226a7e4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6338cf_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2808a2da_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c8424b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293a13ce_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2593ae2d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180b42e4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d002f4_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681eee84_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63357c51_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3533b5_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22def5c2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1fba09_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d93e64_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff8c55_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1052bb09_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afd6cd2_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2728ffcd_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7488fb70_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779b5f46_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f5f48a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486f68dd_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6813ae19_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc04270_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5659ce24_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112cc8d0_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a701381_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a406088_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b55eaa7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de0731_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c11cdb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e069cf_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4ccc79_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e9098b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c6ea56_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0ffa09_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3225146a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca0f1a6_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48eeb273_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e4d426_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2383865c_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2915bb_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3889aab1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794d6495_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c43d0f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9766ca_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498ac719_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4122b7d9_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd9155_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1bbdba_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d95111d_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d36abc1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d55cc7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a543096_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778023d1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4332c90f_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccdf6f1_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6fa9bf_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d6bc6b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466e7d93_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d707743_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2769326b_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb77778_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a116fd8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ffde41_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f76111_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622ecfe8_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5e214a_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3773f6b3_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a00ba7_ARCHIVE_LOCATION">u:/CPRE_488/MP-1/ip_repo/axi_ppm_32R_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0312d308"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5fa18791"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3087cd6c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a0a6f17f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ea86525a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
