module VectorProcessor_tb ();

	logic clk;
	//logic [31:0] firstInstr;
	
	/*logic [31:0] r1, r2;
	logic [31:0] instr;
	logic [5:0] exec;
	logic [4:0] mem;
	logic [1:0] wb;
	logic [31:0] resALU;
	logic [3:0] dest_outWB;*/
	//logic [31:0] drInstr;
	logic [20:0] pc;
	logic [7:0] rege;
	logic [191:0] regv;
	
	VectorProcessor DUT(clk, pc, rege, regv);
	
	initial begin 
		pc = 0;
	end
	always begin
		clk = 1'b0;
		#10;
		clk = ~clk;
		#10;
		pc = pc + 1;
	end
endmodule 