{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704511208927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704511208928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 11:20:08 2024 " "Processing started: Sat Jan 06 11:20:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704511208928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704511208928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmos_lcd -c cmos_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_lcd -c cmos_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704511208928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1704511209446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/key.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_fifo_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_cmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/lcd_rgb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/lcd_rgb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rgb_top " "Found entity 1: lcd_rgb_top" {  } { { "../rtl/lcd/lcd_rgb_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/lcd_rgb_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/cmos_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_lcd " "Found entity 1: cmos_lcd" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/rd_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/rd_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_id " "Found entity 1: rd_id" {  } { { "../rtl/lcd/rd_id.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/rd_id.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/lcd/clk_div.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart/uart_tx.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/uart/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart/uart_rx.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/uart/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209593 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rs232.v(59) " "Verilog HDL Expression warning at rs232.v(59): truncated literal to match 2 bits" {  } { { "../rtl/uart/rs232.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/uart/rs232.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1704511209598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/uart/rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/uart/rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "../rtl/uart/rs232.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/uart/rs232.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209599 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../sim/tb_uart_tx.v " "Can't analyze file -- file ../sim/tb_uart_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1704511209602 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../sim/tb_uart_rx.v " "Can't analyze file -- file ../sim/tb_uart_rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1704511209605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/ov5640/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/ov5640/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/ov5640/i2c_dri.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/ov5640/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/ov5640/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/ov5640/ov5640_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/ov5640/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/ov5640/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_data " "Found entity 1: ov5640_data" {  } { { "../rtl/ov5640/ov5640_data.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/ov5640/ov5640_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209623 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picture_size.v(24) " "Verilog HDL information at picture_size.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/ov5640/picture_size.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/ov5640/picture_size.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704511209628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/ov5640/picture_size.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/ov5640/picture_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_size " "Found entity 1: picture_size" {  } { { "../rtl/ov5640/picture_size.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/ov5640/picture_size.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/servo_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/servo_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo_dri " "Found entity 1: servo_dri" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/image_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/image_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_top " "Found entity 1: image_top" {  } { { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/ycbcr_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/ycbcr_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ycbcr_disp " "Found entity 1: ycbcr_disp" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/ycbcr_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/erode_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/erode_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 erode_disp " "Found entity 1: erode_disp" {  } { { "../rtl/image/erode_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/erode_disp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/binarization.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/binarization.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarization " "Found entity 1: binarization" {  } { { "../rtl/image/binarization.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/binarization.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/dialate_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/dialate_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dialate_disp " "Found entity 1: dialate_disp" {  } { { "../rtl/image/dialate_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/dialate_disp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/matrix_3x3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/matrix_3x3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_3x3_16bit " "Found entity 1: matrix_3x3_16bit" {  } { { "../rtl/image/matrix_3x3_16bit.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/matrix_3x3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/shift_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/shift_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ip " "Found entity 1: shift_ip" {  } { { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/ipcore/shift_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/coordinate.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/coordinate.v" { { "Info" "ISGN_ENTITY_NAME" "1 coordinate " "Found entity 1: coordinate" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/coordinate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/lcd/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../rtl/lcd/lcd_display.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/lcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/pid_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/pid_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid_ctrl " "Found entity 1: pid_ctrl" {  } { { "../rtl/image/pid_ctrl.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/pid_ctrl.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/pid/error.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/pid/error.v" { { "Info" "ISGN_ENTITY_NAME" "1 error " "Found entity 1: error" {  } { { "../rtl/pid/error.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/pid/error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/pid/pid_value.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/pid/pid_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid_value " "Found entity 1: pid_value" {  } { { "../rtl/pid/pid_value.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/pid/pid_value.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/pid/incre_value.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/pid/incre_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 incre_value " "Found entity 1: incre_value" {  } { { "../rtl/pid/incre_value.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/pid/incre_value.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/pid/pid_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/pid/pid_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid_top " "Found entity 1: pid_top" {  } { { "../rtl/pid/pid_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/pid/pid_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/bluetooth.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/bluetooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 bluetooth " "Found entity 1: bluetooth" {  } { { "../rtl/bluetooth.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/bluetooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511209708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/gaussian_filter.v 0 0 " "Found 0 design units, including 0 entities, in source file /workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/gaussian_filter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511209713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_vsync cmos_lcd.v(228) " "Verilog HDL Implicit Net warning at cmos_lcd.v(228): created implicit net for \"cmos_frame_vsync\"" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511209713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_href cmos_lcd.v(229) " "Verilog HDL Implicit Net warning at cmos_lcd.v(229): created implicit net for \"cmos_frame_href\"" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511209713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lcd_clk cmos_lcd.v(255) " "Verilog HDL Implicit Net warning at cmos_lcd.v(255): created implicit net for \"lcd_clk\"" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511209713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coor_valid_flag cmos_lcd.v(378) " "Verilog HDL Implicit Net warning at cmos_lcd.v(378): created implicit net for \"coor_valid_flag\"" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511209713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmos_lcd " "Elaborating entity \"cmos_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704511210216 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx cmos_lcd.v(10) " "Output port \"tx\" at cmos_lcd.v(10) has no driver" {  } { { "../rtl/cmos_lcd.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1704511210218 "|cmos_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/cmos_lcd.v" "pll_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/ipcore/pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/ipcore/pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511210277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 10 " "Parameter \"clk3_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 7 " "Parameter \"clk3_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210278 ""}  } { { "ipcore/pll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/ipcore/pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704511210278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture_size picture_size:picture_size_inst " "Elaborating entity \"picture_size\" for hierarchy \"picture_size:picture_size_inst\"" {  } { { "../rtl/cmos_lcd.v" "picture_size_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_cfg ov5640_cfg:ov5640_cfg_inst " "Elaborating entity \"ov5640_cfg\" for hierarchy \"ov5640_cfg:ov5640_cfg_inst\"" {  } { { "../rtl/cmos_lcd.v" "ov5640_cfg_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:i2c_dri_inst " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:i2c_dri_inst\"" {  } { { "../rtl/cmos_lcd.v" "i2c_dri_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 9 i2c_dri.v(60) " "Verilog HDL assignment warning at i2c_dri.v(60): truncated value with size 27 to match size of target (9)" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/ov5640/i2c_dri.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511210356 "|cmos_lcd|i2c_dri:i2c_dri_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_data ov5640_data:ov5640_data_inst " "Elaborating entity \"ov5640_data\" for hierarchy \"ov5640_data:ov5640_data_inst\"" {  } { { "../rtl/cmos_lcd.v" "ov5640_data_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "../rtl/cmos_lcd.v" "sdram_top_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_fifo_ctrl.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210444 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704511210444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g_gray2bin" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_brp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_msb" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511210953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511210953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nnl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_nnl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_fifo_ctrl.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511210966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211005 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704511211005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_aol1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511211065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511211065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511211091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511211091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_aol1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511211116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511211116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dcfifo_aol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511211134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511211134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_controller.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/sdram/sdram_controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rgb_top lcd_rgb_top:lcd_rgb_top_inst " "Elaborating entity \"lcd_rgb_top\" for hierarchy \"lcd_rgb_top:lcd_rgb_top_inst\"" {  } { { "../rtl/cmos_lcd.v" "lcd_rgb_top_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst " "Elaborating entity \"clk_div\" for hierarchy \"lcd_rgb_top:lcd_rgb_top_inst\|clk_div:clk_div_inst\"" {  } { { "../rtl/lcd/lcd_rgb_top.v" "clk_div_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/lcd_rgb_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_id lcd_rgb_top:lcd_rgb_top_inst\|rd_id:rd_id_inst " "Elaborating entity \"rd_id\" for hierarchy \"lcd_rgb_top:lcd_rgb_top_inst\|rd_id:rd_id_inst\"" {  } { { "../rtl/lcd/lcd_rgb_top.v" "rd_id_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/lcd_rgb_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_rgb_top:lcd_rgb_top_inst\|lcd_driver:lcd_driver_inst " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_rgb_top:lcd_rgb_top_inst\|lcd_driver:lcd_driver_inst\"" {  } { { "../rtl/lcd/lcd_rgb_top.v" "lcd_driver_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/lcd_rgb_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 lcd_driver.v(95) " "Verilog HDL assignment warning at lcd_driver.v(95): truncated value with size 11 to match size of target (1)" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/lcd/lcd_driver.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211192 "|cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_top image_top:image_top_inst " "Elaborating entity \"image_top\" for hierarchy \"image_top:image_top_inst\"" {  } { { "../rtl/cmos_lcd.v" "image_top_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211194 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx image_top.v(16) " "Output port \"tx\" at image_top.v(16) has no driver" {  } { { "../rtl/image/image_top.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1704511211196 "|cmos_lcd|image_top:image_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key image_top:image_top_inst\|key:key_inst " "Elaborating entity \"key\" for hierarchy \"image_top:image_top_inst\|key:key_inst\"" {  } { { "../rtl/image/image_top.v" "key_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key.v(23) " "Verilog HDL assignment warning at key.v(23): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/key.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/key.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211199 "|cmos_lcd|image_top:image_top_inst|key:key_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ycbcr_disp image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst " "Elaborating entity \"ycbcr_disp\" for hierarchy \"image_top:image_top_inst\|ycbcr_disp:ycbcr_disp_inst\"" {  } { { "../rtl/image/image_top.v" "ycbcr_disp_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ycbcr_disp.v(56) " "Verilog HDL assignment warning at ycbcr_disp.v(56): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/ycbcr_disp.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211204 "|cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ycbcr_disp.v(57) " "Verilog HDL assignment warning at ycbcr_disp.v(57): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/ycbcr_disp.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211204 "|cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ycbcr_disp.v(58) " "Verilog HDL assignment warning at ycbcr_disp.v(58): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/image/ycbcr_disp.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/ycbcr_disp.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211204 "|cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarization image_top:image_top_inst\|binarization:binarization_inst " "Elaborating entity \"binarization\" for hierarchy \"image_top:image_top_inst\|binarization:binarization_inst\"" {  } { { "../rtl/image/image_top.v" "binarization_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erode_disp image_top:image_top_inst\|erode_disp:erode_disp_inst " "Elaborating entity \"erode_disp\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\"" {  } { { "../rtl/image/image_top.v" "erode_disp_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_3x3_16bit image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst " "Elaborating entity \"matrix_3x3_16bit\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\"" {  } { { "../rtl/image/erode_disp.v" "matrix_3x3_16bit_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/erode_disp.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_ip image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst " "Elaborating entity \"shift_ip\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\"" {  } { { "../rtl/image/matrix_3x3_16bit.v" "shift_ip_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/matrix_3x3_16bit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "ipcore/shift_ip.v" "ALTSHIFT_TAPS_component" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/ipcore/shift_ip.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/ipcore/shift_ip.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511211255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211255 ""}  } { { "ipcore/shift_ip.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/ipcore/shift_ip.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704511211255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ksv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ksv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ksv " "Found entity 1: shift_taps_ksv" {  } { { "db/shift_taps_ksv.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/shift_taps_ksv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511211312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511211312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ksv image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated " "Elaborating entity \"shift_taps_ksv\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ka1 " "Found entity 1: altsyncram_3ka1" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/altsyncram_3ka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511211374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511211374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ka1 image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2 " "Elaborating entity \"altsyncram_3ka1\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_3ka1:altsyncram2\"" {  } { { "db/shift_taps_ksv.tdf" "altsyncram2" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/shift_taps_ksv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/cntr_auf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511211432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511211432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_ksv.tdf" "cntr1" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/shift_taps_ksv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704511211489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704511211489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"image_top:image_top_inst\|erode_disp:erode_disp_inst\|matrix_3x3_16bit:matrix_3x3_16bit_inst\|shift_ip:shift_ip_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/db/cntr_auf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dialate_disp image_top:image_top_inst\|dialate_disp:dialate_disp_inst " "Elaborating entity \"dialate_disp\" for hierarchy \"image_top:image_top_inst\|dialate_disp:dialate_disp_inst\"" {  } { { "../rtl/image/image_top.v" "dialate_disp_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordinate image_top:image_top_inst\|coordinate:coordinate_inst " "Elaborating entity \"coordinate\" for hierarchy \"image_top:image_top_inst\|coordinate:coordinate_inst\"" {  } { { "../rtl/image/image_top.v" "coordinate_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_en_i_pos coordinate.v(41) " "Verilog HDL or VHDL warning at coordinate.v(41): object \"data_en_i_pos\" assigned a value but never read" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/coordinate.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704511211526 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "coordinate.v(70) " "Verilog HDL warning at coordinate.v(70): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/coordinate.v" 70 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1704511211526 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinate.v(341) " "Verilog HDL assignment warning at coordinate.v(341): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/coordinate.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211526 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinate.v(342) " "Verilog HDL assignment warning at coordinate.v(342): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/image/coordinate.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/coordinate.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211526 "|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_dri servo_dri:servo_dri_inst " "Elaborating entity \"servo_dri\" for hierarchy \"servo_dri:servo_dri_inst\"" {  } { { "../rtl/cmos_lcd.v" "servo_dri_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704511211529 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "yout servo_dri.v(33) " "Verilog HDL warning at servo_dri.v(33): object yout used but never assigned" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1704511211530 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(113) " "Verilog HDL assignment warning at servo_dri.v(113): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211530 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(116) " "Verilog HDL assignment warning at servo_dri.v(116): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211531 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_duty_cycle servo_dri.v(107) " "Verilog HDL Always Construct warning at servo_dri.v(107): inferring latch(es) for variable \"x_duty_cycle\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704511211531 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(131) " "Verilog HDL assignment warning at servo_dri.v(131): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211531 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(134) " "Verilog HDL assignment warning at servo_dri.v(134): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211531 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_duty_cycle servo_dri.v(125) " "Verilog HDL Always Construct warning at servo_dri.v(125): inferring latch(es) for variable \"y_duty_cycle\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704511211531 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(148) " "Verilog HDL assignment warning at servo_dri.v(148): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211532 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(151) " "Verilog HDL assignment warning at servo_dri.v(151): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211532 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(166) " "Verilog HDL assignment warning at servo_dri.v(166): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211532 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 servo_dri.v(169) " "Verilog HDL assignment warning at servo_dri.v(169): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704511211533 "|cmos_lcd|servo_dri:servo_dri_inst"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "out servo_dri.v(280) " "Verilog HDL Port Connection error at servo_dri.v(280): output or inout port \"out\" must be connected to a structural net expression" {  } { { "../rtl/servo_dri.v" "" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/servo_dri.v" 280 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1704511211534 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "servo_dri:servo_dri_inst " "Can't elaborate user hierarchy \"servo_dri:servo_dri_inst\"" {  } { { "../rtl/cmos_lcd.v" "servo_dri_inst" { Text "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/cmos_lcd.v" 421 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704511211535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/output_files/cmos_lcd.map.smsg " "Generated suppressed messages file D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/quartus_prj/output_files/cmos_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1704511211713 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704511211881 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 06 11:20:11 2024 " "Processing ended: Sat Jan 06 11:20:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704511211881 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704511211881 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704511211881 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704511211881 ""}
