// Seed: 4000196267
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    output wand id_4,
    input supply1 id_5,
    output tri0 id_6
);
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri id_2,
    output tri1 id_3,
    output tri1 id_4,
    output wire id_5,
    output logic id_6,
    input tri id_7,
    input tri id_8,
    output uwire id_9,
    input tri1 id_10,
    input wor id_11,
    output tri id_12,
    input tri1 id_13,
    output uwire id_14,
    input wor id_15,
    input supply1 id_16,
    input wor id_17,
    input wor id_18,
    output supply0 id_19,
    output wand id_20,
    input wor id_21,
    input tri1 id_22,
    input tri1 id_23,
    output wand id_24,
    input tri0 id_25,
    input tri0 id_26
);
  wire id_28;
  assign id_12 = 1'h0;
  module_0 modCall_1 (
      id_8,
      id_25,
      id_16,
      id_1,
      id_9,
      id_21,
      id_3
  );
  assign modCall_1.type_10 = 0;
  wire id_29;
  assign id_20 = 1;
  wire id_30;
  wire id_31;
  assign id_12 = 1;
  always @(id_29) id_6 = #1 1;
endmodule
