

================================================================
== Vivado HLS Report for 'perform_conv_1'
================================================================
* Date:           Sat Jun  9 17:03:33 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21234|  21234|  21234|  21234|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    800|    800|         1|          -|          -|   800|    no    |
        |- L_Ln_Lm        |   8014|   8014|        25|         10|          1|   800|    yes   |
        |- Loop 3         |  12416|  12416|       388|          -|          -|    32|    no    |
        | + Loop 3.1      |    385|    385|        77|          -|          -|     5|    no    |
        |  ++ Loop 3.1.1  |     75|     75|        15|          -|          -|     5|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     17|       -|      -|
|Expression       |        -|      0|       0|   1355|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    2321|   1544|
|Memory           |       24|      -|      10|     10|
|Multiplexer      |        -|      -|       -|   1195|
|Register         |        0|      -|    1230|     32|
+-----------------+---------+-------+--------+-------+
|Total            |       24|     17|    3561|   4136|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|      7|       3|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |dut_mux_532_14_1_1_U13    |dut_mux_532_14_1_1    |        0|      0|    0|   27|
    |dut_mux_532_14_1_1_U15    |dut_mux_532_14_1_1    |        0|      0|    0|   27|
    |dut_urem_10ns_4nsdEe_U1   |dut_urem_10ns_4nsdEe  |        0|      0|  282|  194|
    |dut_urem_10ns_4nsdEe_U2   |dut_urem_10ns_4nsdEe  |        0|      0|  282|  194|
    |dut_urem_10ns_4nshbi_U14  |dut_urem_10ns_4nshbi  |        0|      0|  130|   69|
    |dut_urem_6ns_3ns_fYi_U4   |dut_urem_6ns_3ns_fYi  |        0|      0|  130|   79|
    |dut_urem_6ns_3ns_fYi_U7   |dut_urem_6ns_3ns_fYi  |        0|      0|  130|   79|
    |dut_urem_6ns_3ns_fYi_U8   |dut_urem_6ns_3ns_fYi  |        0|      0|  130|   79|
    |dut_urem_6ns_3ns_fYi_U10  |dut_urem_6ns_3ns_fYi  |        0|      0|  130|   79|
    |dut_urem_6ns_3ns_fYi_U11  |dut_urem_6ns_3ns_fYi  |        0|      0|  130|   79|
    |dut_urem_6ns_3ns_fYi_U12  |dut_urem_6ns_3ns_fYi  |        0|      0|  130|   79|
    |dut_urem_6ns_4ns_g8j_U6   |dut_urem_6ns_4ns_g8j  |        0|      0|  130|   79|
    |dut_urem_9ns_3ns_eOg_U3   |dut_urem_9ns_3ns_eOg  |        0|      0|  239|  160|
    |dut_urem_9ns_3ns_eOg_U5   |dut_urem_9ns_3ns_eOg  |        0|      0|  239|  160|
    |dut_urem_9ns_3ns_eOg_U9   |dut_urem_9ns_3ns_eOg  |        0|      0|  239|  160|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0| 2321| 1544|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dut_mac_muladd_6nibs_U16  |dut_mac_muladd_6nibs  | i0 * i1 + i2 |
    |dut_mac_muladd_6nibs_U17  |dut_mac_muladd_6nibs  | i0 + i1 * i2 |
    |dut_mul_mul_11ns_jbC_U18  |dut_mul_mul_11ns_jbC  |    i0 * i1   |
    |dut_mul_mul_11ns_jbC_U22  |dut_mul_mul_11ns_jbC  |    i0 * i1   |
    |dut_mul_mul_11ns_jbC_U24  |dut_mul_mul_11ns_jbC  |    i0 * i1   |
    |dut_mul_mul_12ns_kbM_U19  |dut_mul_mul_12ns_kbM  |    i0 * i1   |
    |dut_mul_mul_12ns_kbM_U20  |dut_mul_mul_12ns_kbM  |    i0 * i1   |
    |dut_mul_mul_12ns_kbM_U32  |dut_mul_mul_12ns_kbM  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U21  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U23  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U25  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U26  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U27  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U28  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U29  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U30  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    |dut_mul_mul_12s_1lbW_U31  |dut_mul_mul_12s_1lbW  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |b_conv12_U  |perform_conv_1_b_cud  |        0|  10|  10|     64|   10|     1|          640|
    |w_conv11_U  |perform_conv_1_w_bkb  |       24|   0|   0|  18432|   12|     1|       221184|
    +------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |Total       |                      |       24|  10|  10|  18496|   22|     2|       221824|
    +------------+----------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul11_fu_1594_p2                   |     *    |      0|  0|  33|           7|           6|
    |mul12_fu_1628_p2                   |     *    |      0|  0|  33|           7|           6|
    |mul2_fu_1673_p2                    |     *    |      0|  0|  33|           7|           6|
    |mul5_fu_1398_p2                    |     *    |      0|  0|  33|           7|           6|
    |mul7_fu_1460_p2                    |     *    |      0|  0|  33|           7|           6|
    |mul9_fu_1500_p2                    |     *    |      0|  0|  33|           7|           6|
    |mul_fu_1560_p2                     |     *    |      0|  0|  33|           7|           6|
    |grp_fu_1021_p0                     |     +    |      0|  0|  14|          10|          10|
    |grp_fu_1239_p0                     |     +    |      0|  0|  14|          10|          10|
    |grp_fu_1286_p0                     |     +    |      0|  0|  15|           9|           9|
    |grp_fu_1419_p0                     |     +    |      0|  0|  15|           9|           9|
    |grp_fu_1526_p0                     |     +    |      0|  0|  15|           9|           9|
    |grp_fu_2308_p0                     |     +    |      0|  0|  14|          10|          10|
    |i_1_fu_921_p2                      |     +    |      0|  0|  14|          10|           1|
    |i_index_0_1_fu_1371_p2             |     +    |      0|  0|  15|           6|           6|
    |i_index_0_2_fu_1435_p2             |     +    |      0|  0|  15|           6|           6|
    |i_index_1_1_fu_1485_p2             |     +    |      0|  0|  15|           6|           6|
    |i_index_1_2_fu_1516_p2             |     +    |      0|  0|  15|           6|           6|
    |i_index_2_1_fu_1532_p2             |     +    |      0|  0|  15|           6|           6|
    |i_index_2_2_fu_1537_p2             |     +    |      0|  0|  15|           6|           6|
    |indvar_flatten77_op_fu_1153_p2     |     +    |      0|  0|  15|           9|           1|
    |indvar_flatten_next2_fu_1654_p2    |     +    |      0|  0|  14|           1|          10|
    |indvar_flatten_op_fu_1139_p2       |     +    |      0|  0|  15|           7|           1|
    |n_1_fu_2228_p2                     |     +    |      0|  0|  15|           6|           1|
    |n_2_fu_1133_p2                     |     +    |      0|  0|  15|           1|           6|
    |next_mul1_fu_2216_p2               |     +    |      0|  0|  14|          10|           5|
    |next_mul_fu_931_p2                 |     +    |      0|  0|  28|          11|          21|
    |next_urem_fu_956_p2                |     +    |      0|  0|  14|          10|           1|
    |o_index_mid_fu_1220_p2             |     +    |      0|  0|  15|           6|           6|
    |p_Val2_2_cast_fu_2371_p2           |     +    |      0|  0|  17|          13|          13|
    |p_Val2_2_fu_2366_p2                |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_0_1_fu_2101_p2            |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_0_2_fu_2114_p2            |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_1_1_fu_2179_p2            |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_1_2_fu_2187_p2            |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_1_fu_2155_p2              |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_2_1_fu_2203_p2            |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_2_2_fu_2211_p2            |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_2_fu_2195_p2              |     +    |      0|  0|  19|          14|          14|
    |p_Val2_6_fu_2044_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp1_0_1_cast_fu_1366_p2           |     +    |      0|  0|  15|           3|           6|
    |tmp1_0_2_cast_fu_1430_p2           |     +    |      0|  0|  15|           4|           6|
    |tmp3_fu_1002_p2                    |     +    |      0|  0|  13|           4|           4|
    |tmp3_mid1_fu_1199_p2               |     +    |      0|  0|  13|           4|           4|
    |tmp5_fu_2293_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp6_fu_2263_p2                    |     +    |      0|  0|  14|          10|          10|
    |tmp_1_fu_1360_p2                   |     +    |      0|  0|  15|           9|           9|
    |tmp_25_2_fu_1296_p2                |     +    |      0|  0|  12|           2|           3|
    |tmp_25_2_mid1_fu_1315_p2           |     +    |      0|  0|  12|           2|           3|
    |w_index_0_1_fu_1377_p2             |     +    |      0|  0|  15|           2|           9|
    |w_index_0_2_fu_1440_p2             |     +    |      0|  0|  15|           3|           9|
    |w_index_1_1_fu_1542_p2             |     +    |      0|  0|  15|           3|           9|
    |w_index_1_2_fu_1581_p2             |     +    |      0|  0|  15|           3|           9|
    |w_index_1_fu_1919_p2               |     +    |      0|  0|  15|           1|           9|
    |w_index_2_1_fu_1644_p2             |     +    |      0|  0|  15|           3|           9|
    |w_index_2_2_fu_1660_p2             |     +    |      0|  0|  15|           4|           9|
    |w_index_2_fu_1615_p2               |     +    |      0|  0|  15|           2|           9|
    |x_2_fu_980_p2                      |     +    |      0|  0|  12|           1|           3|
    |x_3_fu_2257_p2                     |     +    |      0|  0|  12|           3|           1|
    |y_2_fu_1079_p2                     |     +    |      0|  0|  12|           1|           3|
    |y_3_fu_2279_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp7_fu_1270_p2                    |     -    |      0|  0|  15|           7|           7|
    |exitcond_flatten_mid_fu_1073_p2    |    and   |      0|  0|   2|           1|           1|
    |m_mid1_fu_1111_p2                  |    and   |      0|  0|   2|           1|           1|
    |m_mid_fu_1053_p2                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_915_p2                |   icmp   |      0|  0|  13|          10|           9|
    |exitcond5_fu_2251_p2               |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_fu_2222_p2               |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_flatten1_fu_1067_p2       |   icmp   |      0|  0|  11|           7|           6|
    |exitcond_flatten2_fu_1027_p2       |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_flatten_fu_1033_p2        |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_fu_2273_p2                |   icmp   |      0|  0|   9|           3|           3|
    |tmp_10_fu_2376_p2                  |   icmp   |      0|  0|  13|          14|           1|
    |tmp_25_fu_962_p2                   |   icmp   |      0|  0|  13|          10|           3|
    |tmp_fu_1328_p2                     |   icmp   |      0|  0|   9|           3|           3|
    |not_exitcond_flatten_1_fu_1105_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_15_fu_1085_p2                  |    or    |      0|  0|   2|           1|           1|
    |arrayNo2_cast1_mid2_fu_1887_p3     |  select  |      0|  0|   3|           1|           3|
    |arrayNo2_cast1_mid3_fu_1780_p3     |  select  |      0|  0|   3|           1|           3|
    |arrayNo2_cast1_mid5_fu_1799_p3     |  select  |      0|  0|   3|           1|           3|
    |arrayNo2_cast_mid2_fu_1897_p3      |  select  |      0|  0|   4|           1|           4|
    |arrayNo2_cast_mid3_fu_1789_p3      |  select  |      0|  0|   4|           1|           4|
    |arrayNo2_cast_mid5_fu_1809_p3      |  select  |      0|  0|   4|           1|           4|
    |idx_urem_fu_968_p3                 |  select  |      0|  0|  10|           1|          10|
    |indvar_flatten_next1_fu_1159_p3    |  select  |      0|  0|   9|           1|           1|
    |indvar_flatten_next_fu_1145_p3     |  select  |      0|  0|   7|           1|           1|
    |n_mid2_fu_1245_p3                  |  select  |      0|  0|   6|           1|           6|
    |n_mid_fu_1091_p3                   |  select  |      0|  0|   6|           1|           1|
    |newIndex3_mid_cast_fu_1721_p3      |  select  |      0|  0|   2|           1|           1|
    |newIndex4_mid2120_v_fu_1728_p3     |  select  |      0|  0|  10|           1|          10|
    |newIndex4_mid276_v_fu_1752_p3      |  select  |      0|  0|  10|           1|          10|
    |newIndex4_mid2_v_fu_1829_p3        |  select  |      0|  0|  10|           1|          10|
    |p_Val2_2_s_fu_2381_p3              |  select  |      0|  0|  13|           1|          13|
    |p_shl1_cast_mid2_fu_1125_p3        |  select  |      0|  0|   5|           1|           5|
    |p_shl1_cast_mid_fu_1059_p3         |  select  |      0|  0|   5|           1|           1|
    |tmp3_cast_mid2_fu_1209_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp3_cast_mid3_fu_1184_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_11_fu_1339_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_25_1_cast_mid2_fu_1305_p3      |  select  |      0|  0|   3|           1|           3|
    |tmp_25_2_cast_mid2_v_fu_1321_p3    |  select  |      0|  0|   3|           1|           3|
    |x_cast1_mid2_fu_1167_p3            |  select  |      0|  0|   3|           1|           3|
    |y_mid2_fu_1226_p3                  |  select  |      0|  0|   3|           1|           3|
    |y_mid_fu_1039_p3                   |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten_not_fu_1099_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_1047_p2    |    xor   |      0|  0|   2|           1|           2|
    |tmp_7_fu_1333_p2                   |    xor   |      0|  0|   4|           3|           4|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1355|         557|         659|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                       | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  145|         32|    1|         32|
    |ap_enable_reg_pp0_iter1                            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                            |   15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten1_phi_fu_691_p4           |    9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten2_phi_fu_715_p4           |    9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_737_p4            |    9|          2|    7|         14|
    |ap_phi_mux_m_phi_fu_759_p4                         |    9|          2|    1|          2|
    |ap_phi_mux_n_phi_fu_748_p4                         |    9|          2|    6|         12|
    |ap_phi_mux_x_phi_fu_703_p4                         |    9|          2|    3|          6|
    |ap_phi_mux_y_phi_fu_726_p4                         |    9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_input_V_load_0_0_phi_reg_789  |   21|          4|   13|         52|
    |ap_phi_reg_pp0_iter1_input_V_load_0_1_phi_reg_767  |   21|          4|   13|         52|
    |ap_phi_reg_pp0_iter1_input_V_load_0_2_phi_reg_778  |   21|          4|   13|         52|
    |ap_phi_reg_pp0_iter1_input_V_load_1_0_phi_reg_811  |   21|          4|   13|         52|
    |ap_phi_reg_pp0_iter1_input_V_load_1_1_phi_reg_800  |   21|          4|   13|         52|
    |ap_phi_reg_pp0_iter1_input_V_load_1_2_phi_reg_822  |   21|          4|   13|         52|
    |ap_phi_reg_pp0_iter1_input_V_load_2_0_phi_reg_855  |   21|          4|   13|         52|
    |ap_phi_reg_pp0_iter1_input_V_load_2_1_phi_reg_833  |   21|          4|   13|         52|
    |ap_phi_reg_pp0_iter1_input_V_load_2_2_phi_reg_844  |   21|          4|   13|         52|
    |i_reg_654                                          |    9|          2|   10|         20|
    |indvar_flatten1_reg_687                            |    9|          2|   10|         20|
    |indvar_flatten2_reg_711                            |    9|          2|    9|         18|
    |indvar_flatten_reg_733                             |    9|          2|    7|         14|
    |input_V1_address0                                  |   33|          6|    9|         54|
    |input_V1_address1                                  |   27|          5|    9|         45|
    |input_V2_address0                                  |   33|          6|    9|         54|
    |input_V2_address1                                  |   27|          5|    9|         45|
    |input_V_address0                                   |   33|          6|    9|         54|
    |input_V_address1                                   |   27|          5|    9|         45|
    |n1_reg_866                                         |    9|          2|    6|         12|
    |n_reg_744                                          |    9|          2|    6|         12|
    |output_V3_address0                                 |   33|          6|    8|         48|
    |output_V3_d0                                       |   53|         12|   14|        168|
    |output_V4_address0                                 |   33|          6|    8|         48|
    |output_V4_d0                                       |   53|         12|   14|        168|
    |output_V5_address0                                 |   33|          6|    8|         48|
    |output_V5_d0                                       |   53|         12|   14|        168|
    |output_V6_address0                                 |   33|          6|    8|         48|
    |output_V6_d0                                       |   53|         12|   14|        168|
    |output_V_address0                                  |   33|          6|    8|         48|
    |output_V_d0                                        |   53|         12|   14|        168|
    |phi_mul1_reg_877                                   |    9|          2|   10|         20|
    |phi_mul_reg_665                                    |    9|          2|   21|         42|
    |phi_urem_reg_676                                   |    9|          2|   10|         20|
    |w_conv11_address0                                  |   47|         10|   15|        150|
    |x2_reg_889                                         |    9|          2|    3|          6|
    |x_reg_699                                          |    9|          2|    3|          6|
    |y3_reg_900                                         |    9|          2|    3|          6|
    |y_reg_722                                          |    9|          2|    3|          6|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                              | 1195|        246|  439|       2312|
    +---------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_0_0_phi_reg_789  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_0_1_phi_reg_767  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_0_2_phi_reg_778  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_1_0_phi_reg_811  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_1_1_phi_reg_800  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_1_2_phi_reg_822  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_2_0_phi_reg_855  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_2_1_phi_reg_833  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_input_V_load_2_2_phi_reg_844  |  13|   0|   13|          0|
    |arrayNo2_cast1_mid2_reg_3050                       |   3|   0|    3|          0|
    |arrayNo2_cast1_mid5_reg_2972                       |   3|   0|    3|          0|
    |arrayNo2_cast_mid2_reg_3055                        |   4|   0|    4|          0|
    |arrayNo2_cast_mid5_reg_2977                        |   4|   0|    4|          0|
    |arrayNo2_mid_reg_2917                              |   4|   0|    4|          0|
    |exitcond_flatten2_reg_2561                         |   1|   0|    1|          0|
    |exitcond_flatten_mid_reg_2581                      |   1|   0|    1|          0|
    |exitcond_flatten_mid_reg_2581_pp0_iter1_reg        |   1|   0|    1|          0|
    |exitcond_flatten_reg_2565                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_2565_pp0_iter1_reg            |   1|   0|    1|          0|
    |i_index_1_2_reg_2794                               |   6|   0|    6|          0|
    |i_index_1_reg_2747                                 |   9|   0|    9|          0|
    |i_index_1_reg_2747_pp0_iter1_reg                   |   9|   0|    9|          0|
    |i_index_2_1_reg_2806                               |   6|   0|    6|          0|
    |i_index_2_2_reg_2812                               |   6|   0|    6|          0|
    |i_index_2_reg_2800                                 |   9|   0|    9|          0|
    |i_index_reg_2675                                   |   9|   0|    9|          0|
    |i_reg_654                                          |  10|   0|   10|          0|
    |index_reg_3457                                     |  10|   0|   10|          0|
    |indvar_flatten1_reg_687                            |  10|   0|   10|          0|
    |indvar_flatten2_reg_711                            |   9|   0|    9|          0|
    |indvar_flatten_next1_reg_2630                      |   9|   0|    9|          0|
    |indvar_flatten_next2_reg_2863                      |  10|   0|   10|          0|
    |indvar_flatten_next_reg_2625                       |   7|   0|    7|          0|
    |indvar_flatten_reg_733                             |   7|   0|    7|          0|
    |m_mid1_reg_2601                                    |   1|   0|    1|          0|
    |m_mid1_reg_2601_pp0_iter1_reg                      |   1|   0|    1|          0|
    |m_reg_755                                          |   1|   0|    1|          0|
    |mul2_reg_2883                                      |  14|   0|   14|          0|
    |mul3_reg_2928                                      |  22|   0|   22|          0|
    |n1_reg_866                                         |   6|   0|    6|          0|
    |n_1_reg_3416                                       |   6|   0|    6|          0|
    |n_2_reg_2619                                       |   6|   0|    6|          0|
    |n_mid2_reg_2658                                    |   6|   0|    6|          0|
    |n_mid_reg_2596                                     |   6|   0|    6|          0|
    |n_reg_744                                          |   6|   0|    6|          0|
    |newIndex10_reg_2769                                |   6|   0|    6|          0|
    |newIndex12_reg_3026                                |   9|   0|    9|          0|
    |newIndex14_reg_2833                                |   6|   0|    6|          0|
    |newIndex15_reg_2789                                |   6|   0|    6|          0|
    |newIndex17_reg_2823                                |   6|   0|    6|          0|
    |newIndex19_reg_3137                                |   9|   0|    9|          0|
    |newIndex4_mid276_v_reg_2923                        |  10|   0|   10|          0|
    |newIndex4_mid2_v_reg_2982                          |  10|   0|   10|          0|
    |newIndex4_reg_2737                                 |   6|   0|    6|          0|
    |newIndex8_reg_2888                                 |   9|   0|    9|          0|
    |newIndex_reg_2848                                  |   6|   0|    6|          0|
    |next_mul1_reg_3408                                 |  10|   0|   10|          0|
    |o_index_mid1_reg_2652                              |  10|   0|   10|          0|
    |o_index_mid1_reg_2652_pp0_iter1_reg                |  10|   0|   10|          0|
    |o_index_mid_reg_2641                               |   6|   0|    6|          0|
    |o_index_reg_2555                                   |  10|   0|   10|          0|
    |o_index_reg_2555_pp0_iter1_reg                     |  10|   0|   10|          0|
    |output_V3_addr_1_reg_3156                          |   8|   0|    8|          0|
    |output_V3_addr_2_reg_3473                          |   8|   0|    8|          0|
    |output_V4_addr_1_reg_3161                          |   8|   0|    8|          0|
    |output_V4_addr_2_reg_3478                          |   8|   0|    8|          0|
    |output_V5_addr_1_reg_3166                          |   8|   0|    8|          0|
    |output_V5_addr_2_reg_3483                          |   8|   0|    8|          0|
    |output_V6_addr_1_reg_3171                          |   8|   0|    8|          0|
    |output_V6_addr_2_reg_3488                          |   8|   0|    8|          0|
    |output_V_addr_1_reg_3151                           |   8|   0|    8|          0|
    |output_V_addr_2_reg_3468                           |   8|   0|    8|          0|
    |p_Val2_1_cast_reg_3426                             |  10|   0|   14|          4|
    |p_Val2_2_cast_reg_3502                             |  13|   0|   13|          0|
    |p_Val2_2_reg_3497                                  |  14|   0|   14|          0|
    |p_Val2_6_0_2_reg_3309                              |  14|   0|   14|          0|
    |p_Val2_6_1_1_reg_3359                              |  14|   0|   14|          0|
    |p_Val2_6_1_2_reg_3369                              |  14|   0|   14|          0|
    |p_Val2_6_1_reg_3344                                |  14|   0|   14|          0|
    |p_Val2_6_2_1_reg_3389                              |  14|   0|   14|          0|
    |p_Val2_6_2_2_reg_3399                              |  14|   0|   14|          0|
    |p_Val2_6_2_reg_3379                                |  14|   0|   14|          0|
    |p_Val2_6_reg_3245                                  |  14|   0|   14|          0|
    |p_shl1_cast_mid2_reg_2614                          |   3|   0|    5|          2|
    |p_shl1_mid1_reg_2609                               |   3|   0|    5|          2|
    |phi_mul1_reg_877                                   |  10|   0|   10|          0|
    |phi_mul_reg_665                                    |  21|   0|   21|          0|
    |phi_urem_reg_676                                   |  10|   0|   10|          0|
    |reg_911                                            |  12|   0|   12|          0|
    |tmp11_cast12_cast_reg_2669                         |   9|   0|    9|          0|
    |tmp1_0_1_cast_reg_2726                             |   6|   0|    6|          0|
    |tmp1_0_2_cast_reg_2758                             |   6|   0|    6|          0|
    |tmp3_reg_2550                                      |   4|   0|    4|          0|
    |tmp6_reg_3444                                      |  10|   0|   10|          0|
    |tmp_11_reg_2708                                    |   3|   0|    3|          0|
    |tmp_11_reg_2708_pp0_iter1_reg                      |   3|   0|    3|          0|
    |tmp_1_reg_2714                                     |   9|   0|    9|          0|
    |tmp_1_reg_2714_pp0_iter1_reg                       |   9|   0|    9|          0|
    |tmp_23_reg_2664                                    |   5|   0|    5|          0|
    |tmp_24_reg_2987                                    |   3|   0|    3|          0|
    |tmp_25_1_cast_mid2_reg_2692                        |   3|   0|    3|          0|
    |tmp_25_2_cast_mid2_v_reg_2697                      |   3|   0|    3|          0|
    |tmp_26_reg_3146                                    |  13|   0|   13|          0|
    |tmp_27_reg_2681                                    |   6|   0|    6|          0|
    |tmp_28_reg_2898                                    |   3|   0|    3|          0|
    |tmp_29_reg_3493                                    |   4|   0|    4|          0|
    |tmp_30_reg_3463                                    |   9|   0|    9|          0|
    |tmp_32_reg_3006                                    |  13|   0|   13|          0|
    |tmp_33_reg_2953                                    |   3|   0|    3|          0|
    |tmp_34_reg_3074                                    |  13|   0|   13|          0|
    |tmp_35_reg_3079                                    |   3|   0|    3|          0|
    |tmp_36_reg_3250                                    |  13|   0|   13|          0|
    |tmp_37_reg_3031                                    |   3|   0|    3|          0|
    |tmp_38_reg_3191                                    |  13|   0|   13|          0|
    |tmp_39_reg_3118                                    |   3|   0|    3|          0|
    |tmp_3_reg_3431                                     |  10|   0|   13|          3|
    |tmp_40_reg_3255                                    |  13|   0|   13|          0|
    |tmp_41_reg_3260                                    |   3|   0|    3|          0|
    |tmp_42_reg_3354                                    |  13|   0|   13|          0|
    |tmp_43_reg_3142                                    |   3|   0|    3|          0|
    |tmp_44_reg_3334                                    |  13|   0|   13|          0|
    |tmp_45_reg_3226                                    |   3|   0|    3|          0|
    |tmp_46_reg_3339                                    |  13|   0|   13|          0|
    |tmp_reg_2703                                       |   1|   0|    1|          0|
    |w_conv11_load_1_reg_2753                           |  12|   0|   12|          0|
    |w_conv11_load_2_reg_2779                           |  12|   0|   12|          0|
    |w_conv11_load_5_reg_2838                           |  12|   0|   12|          0|
    |w_conv11_load_6_reg_2853                           |  12|   0|   12|          0|
    |w_conv11_load_7_reg_2868                           |  12|   0|   12|          0|
    |w_conv11_load_8_reg_2878                           |  12|   0|   12|          0|
    |w_conv11_load_reg_2933                             |  12|   0|   12|          0|
    |x2_reg_889                                         |   3|   0|    3|          0|
    |x_2_reg_2541                                       |   3|   0|    3|          0|
    |x_3_reg_3439                                       |   3|   0|    3|          0|
    |x_cast1_mid2_cast_reg_2687                         |   3|   0|    6|          3|
    |x_cast1_mid2_reg_2635                              |   3|   0|    3|          0|
    |x_reg_699                                          |   3|   0|    3|          0|
    |y3_reg_900                                         |   3|   0|    3|          0|
    |y_2_reg_2590                                       |   3|   0|    3|          0|
    |y_3_reg_3452                                       |   3|   0|    3|          0|
    |y_mid2_reg_2647                                    |   3|   0|    3|          0|
    |y_mid_reg_2576                                     |   3|   0|    3|          0|
    |y_reg_722                                          |   3|   0|    3|          0|
    |exitcond_flatten2_reg_2561                         |  64|  32|    1|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |1230|  32| 1181|         14|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | perform_conv.1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | perform_conv.1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | perform_conv.1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | perform_conv.1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | perform_conv.1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | perform_conv.1 | return value |
|input_V_address0    | out |    9|  ap_memory |     input_V    |     array    |
|input_V_ce0         | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q0          |  in |   13|  ap_memory |     input_V    |     array    |
|input_V_address1    | out |    9|  ap_memory |     input_V    |     array    |
|input_V_ce1         | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q1          |  in |   13|  ap_memory |     input_V    |     array    |
|input_V1_address0   | out |    9|  ap_memory |    input_V1    |     array    |
|input_V1_ce0        | out |    1|  ap_memory |    input_V1    |     array    |
|input_V1_q0         |  in |   13|  ap_memory |    input_V1    |     array    |
|input_V1_address1   | out |    9|  ap_memory |    input_V1    |     array    |
|input_V1_ce1        | out |    1|  ap_memory |    input_V1    |     array    |
|input_V1_q1         |  in |   13|  ap_memory |    input_V1    |     array    |
|input_V2_address0   | out |    9|  ap_memory |    input_V2    |     array    |
|input_V2_ce0        | out |    1|  ap_memory |    input_V2    |     array    |
|input_V2_q0         |  in |   13|  ap_memory |    input_V2    |     array    |
|input_V2_address1   | out |    9|  ap_memory |    input_V2    |     array    |
|input_V2_ce1        | out |    1|  ap_memory |    input_V2    |     array    |
|input_V2_q1         |  in |   13|  ap_memory |    input_V2    |     array    |
|output_V_address0   | out |    8|  ap_memory |    output_V    |     array    |
|output_V_ce0        | out |    1|  ap_memory |    output_V    |     array    |
|output_V_we0        | out |    1|  ap_memory |    output_V    |     array    |
|output_V_d0         | out |   14|  ap_memory |    output_V    |     array    |
|output_V_q0         |  in |   14|  ap_memory |    output_V    |     array    |
|output_V3_address0  | out |    8|  ap_memory |    output_V3   |     array    |
|output_V3_ce0       | out |    1|  ap_memory |    output_V3   |     array    |
|output_V3_we0       | out |    1|  ap_memory |    output_V3   |     array    |
|output_V3_d0        | out |   14|  ap_memory |    output_V3   |     array    |
|output_V3_q0        |  in |   14|  ap_memory |    output_V3   |     array    |
|output_V4_address0  | out |    8|  ap_memory |    output_V4   |     array    |
|output_V4_ce0       | out |    1|  ap_memory |    output_V4   |     array    |
|output_V4_we0       | out |    1|  ap_memory |    output_V4   |     array    |
|output_V4_d0        | out |   14|  ap_memory |    output_V4   |     array    |
|output_V4_q0        |  in |   14|  ap_memory |    output_V4   |     array    |
|output_V5_address0  | out |    8|  ap_memory |    output_V5   |     array    |
|output_V5_ce0       | out |    1|  ap_memory |    output_V5   |     array    |
|output_V5_we0       | out |    1|  ap_memory |    output_V5   |     array    |
|output_V5_d0        | out |   14|  ap_memory |    output_V5   |     array    |
|output_V5_q0        |  in |   14|  ap_memory |    output_V5   |     array    |
|output_V6_address0  | out |    8|  ap_memory |    output_V6   |     array    |
|output_V6_ce0       | out |    1|  ap_memory |    output_V6   |     array    |
|output_V6_we0       | out |    1|  ap_memory |    output_V6   |     array    |
|output_V6_d0        | out |   14|  ap_memory |    output_V6   |     array    |
|output_V6_q0        |  in |   14|  ap_memory |    output_V6   |     array    |
+--------------------+-----+-----+------------+----------------+--------------+

