GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\accTempRegs.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\alu.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\clkDiv.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\clockReset.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuMicrocycle.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v'
Undeclared symbol 'regWe', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":145)
Undeclared symbol 'romRe', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":148)
Undeclared symbol 'ioWe', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":149)
Undeclared symbol 'ioRe', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":150)
Undeclared symbol 'aluSel', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":157)
Undeclared symbol 'regSrcSel', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":158)
Undeclared symbol 'bankSelWe', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":164)
Undeclared symbol 'bankSelData', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":165)
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\debounce.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v'
ERROR (EX3872) : 'accOut' is not declared("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":424)
ERROR (EX3928) : Module 'decoderWithCc' is ignored due to previous errors("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":442)
Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v' ignored due to errors
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\drv7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\io.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\mux7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\pc.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\registerFile.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\rom.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\stack.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\toggle.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\ram.v'
GowinSynthesis finish
