// Seed: 1056410718
module module_0 #(
    parameter id_2 = 32'd91
);
  wire id_1;
  wire _id_2, id_3[-1 : id_2];
endmodule
module module_1 #(
    parameter id_4 = 32'd36,
    parameter id_6 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  output wire id_7;
  inout wire _id_6;
  xnor primCall (id_1, id_2, id_3, id_5, id_8);
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_10;
  logic [7:0] id_11;
  ;
  logic id_12;
  wire [id_6 : id_4] id_13, id_14, id_15, id_16;
  logic id_17, id_18 = 1'b0;
  always id_17 <= id_18;
  assign id_12 = id_11[1];
endmodule
