============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 15 2020  01:21:58 am
  Module:                 filter_sharp
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clock_name)        launch                                          0 R 
in_reg_reg[11][2]/CP                                        0             0 R 
in_reg_reg[11][2]/QN      HS65_LS_DFPRQNX9       1  17.6   59  +184     184 F 
g120841/A                                                        +0     184   
g120841/Z                 HS65_LS_IVX53         44 375.5  208  +147     332 R 
S0[53].U0/e0[2] 
  g12126/A                                                       +0     332   
  g12126/Z                HS65_LS_IVX49          2  20.5   48   +73     405 F 
  csa_tree_U_S1_4_add_59_8_groupi/in_1[3] 
    g815/CI                                                      +0     405   
    g815/S0               HS65_LS_FA1X9          2  11.6   59  +198     603 R 
    g810/A                                                       +0     603   
    g810/Z                HS65_LS_PAO2X9         2  15.1   66  +121     724 R 
    g410/A                                                       +0     725   
    g410/Z                HS65_LS_NOR2X19        3  15.6   34   +50     775 F 
    g406/A                                                       +0     775   
    g406/Z                HS65_LS_IVX18          1   5.1   19   +24     799 R 
    g397/B                                                       +0     799   
    g397/Z                HS65_LS_NAND2X7        1   4.9   35   +33     832 F 
    g383/A                                                       +0     832   
    g383/Z                HS65_LS_XNOR2X18       1   9.3   29  +100     932 F 
  csa_tree_U_S1_4_add_59_8_groupi/out_0[4] 
  csa_tree_U_S1_5_add_59_8_groupi/in_0[4] 
    g418/CI                                                      +0     932   
    g418/S0               HS65_LS_FA1X18         1  10.9   38  +138    1070 F 
    g244/B0                                                      +0    1071   
    g244/CO               HS65_LS_FA1X18         1  15.6   44  +120    1190 F 
    g243/A0                                                      +0    1191   
    g243/CO               HS65_LS_FA1X27         1  11.9   31  +102    1293 F 
    g242/A0                                                      +0    1293   
    g242/S0               HS65_LS_FA1X18         2   6.9   33  +143    1437 F 
  csa_tree_U_S1_5_add_59_8_groupi/out_0[6] 
  U_S1_6_add_59_8/A[6] 
    g314/A                                                       +0    1437   
    g314/Z                HS65_LS_AND2X4         1   4.7   36   +76    1513 F 
    g306/D                                                       +0    1513   
    g306/Z                HS65_LS_CB4I6X18       1   7.8   32  +121    1634 F 
    g305/A0                                                      +0    1634   
    g305/CO               HS65_LS_FA1X9          1   7.8   44  +119    1754 F 
    g304/A0                                                      +0    1754   
    g304/CO               HS65_LS_FA1X9          1   6.6   41  +121    1875 F 
    g303/A0                                                      +0    1876   
    g303/CO               HS65_LS_FA1X4          1   6.6   63  +156    2032 F 
    g302/A0                                                      +0    2032   
    g302/CO               HS65_LS_FA1X4          1   6.6   64  +167    2199 F 
    g301/A0                                                      +0    2199   
    g301/CO               HS65_LS_FA1X4          1   6.6   64  +167    2366 F 
    g300/A0                                                      +0    2366   
    g300/CO               HS65_LS_FA1X4          1   6.6   64  +167    2533 F 
    g299/A0                                                      +0    2533   
    g299/CO               HS65_LS_FA1X4          1   6.6   64  +167    2701 F 
    g298/A0                                                      +0    2701   
    g298/CO               HS65_LS_FA1X4          2   8.4   74  +177    2877 F 
    g296/A                                                       +0    2877   
    g296/Z                HS65_LS_PAOI2X1        1   6.6  187  +150    3027 R 
    g295/A0                                                      +0    3027   
    g295/S0               HS65_LS_FA1X4          1   5.0   56  +276    3303 R 
    g294/A                                                       +0    3303   
    g294/Z                HS65_LS_IVX9           1   3.6   23   +36    3339 F 
  U_S1_6_add_59_8/Z[16] 
S0[53].U0/f1[9] 
reg_f1_reg[53][9]/D  <<<  HS65_LS_DFPHQX9                        +0    3339   
reg_f1_reg[53][9]/CP      setup                             0  +160    3499 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)        capture                                      3600 R 
                          adjustments                          -100    3500   
------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       1ps 
Start-point  : in_reg_reg[11][2]/CP
End-point    : reg_f1_reg[53][9]/D
