// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_add71 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_in0_data_stream_V_dout,
        img_in0_data_stream_V_empty_n,
        img_in0_data_stream_V_read,
        img_in0_data_stream_V1_dout,
        img_in0_data_stream_V1_empty_n,
        img_in0_data_stream_V1_read,
        img_in0_data_stream_V2_dout,
        img_in0_data_stream_V2_empty_n,
        img_in0_data_stream_V2_read,
        img_in1_data_stream_V_dout,
        img_in1_data_stream_V_empty_n,
        img_in1_data_stream_V_read,
        img_in1_data_stream_V3_dout,
        img_in1_data_stream_V3_empty_n,
        img_in1_data_stream_V3_read,
        img_in1_data_stream_V4_dout,
        img_in1_data_stream_V4_empty_n,
        img_in1_data_stream_V4_read,
        img_out_data_stream_V_din,
        img_out_data_stream_V_full_n,
        img_out_data_stream_V_write,
        img_out_data_stream_V5_din,
        img_out_data_stream_V5_full_n,
        img_out_data_stream_V5_write,
        img_out_data_stream_V6_din,
        img_out_data_stream_V6_full_n,
        img_out_data_stream_V6_write
);

parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv21_1FA3FF = 21'b111111010001111111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_in0_data_stream_V_dout;
input   img_in0_data_stream_V_empty_n;
output   img_in0_data_stream_V_read;
input  [7:0] img_in0_data_stream_V1_dout;
input   img_in0_data_stream_V1_empty_n;
output   img_in0_data_stream_V1_read;
input  [7:0] img_in0_data_stream_V2_dout;
input   img_in0_data_stream_V2_empty_n;
output   img_in0_data_stream_V2_read;
input  [7:0] img_in1_data_stream_V_dout;
input   img_in1_data_stream_V_empty_n;
output   img_in1_data_stream_V_read;
input  [7:0] img_in1_data_stream_V3_dout;
input   img_in1_data_stream_V3_empty_n;
output   img_in1_data_stream_V3_read;
input  [7:0] img_in1_data_stream_V4_dout;
input   img_in1_data_stream_V4_empty_n;
output   img_in1_data_stream_V4_read;
output  [7:0] img_out_data_stream_V_din;
input   img_out_data_stream_V_full_n;
output   img_out_data_stream_V_write;
output  [7:0] img_out_data_stream_V5_din;
input   img_out_data_stream_V5_full_n;
output   img_out_data_stream_V5_write;
output  [7:0] img_out_data_stream_V6_din;
input   img_out_data_stream_V6_full_n;
output   img_out_data_stream_V6_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_in0_data_stream_V_read;
reg img_in0_data_stream_V1_read;
reg img_in0_data_stream_V2_read;
reg img_in1_data_stream_V_read;
reg img_in1_data_stream_V3_read;
reg img_in1_data_stream_V4_read;
reg img_out_data_stream_V_write;
reg img_out_data_stream_V5_write;
reg img_out_data_stream_V6_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
wire   [0:0] exitcond_flatten_fu_163_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_36;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_sig_76;
reg    ap_sig_95;
reg    ap_reg_ppiten_pp0_it1;
reg    img_in0_data_stream_V_blk_n;
reg    img_in0_data_stream_V1_blk_n;
reg    img_in0_data_stream_V2_blk_n;
reg    img_in1_data_stream_V_blk_n;
reg    img_in1_data_stream_V3_blk_n;
reg    img_in1_data_stream_V4_blk_n;
reg    img_out_data_stream_V_blk_n;
reg    img_out_data_stream_V5_blk_n;
reg    img_out_data_stream_V6_blk_n;
reg   [20:0] indvar_flatten2_reg_125;
wire   [7:0] tmp_3_fu_139_p2;
reg   [7:0] tmp_3_reg_171;
wire   [7:0] tmp_4_fu_145_p2;
reg   [7:0] tmp_4_reg_176;
wire   [7:0] tmp_5_fu_151_p2;
reg   [7:0] tmp_5_reg_181;
wire   [20:0] indvar_flatten_next_fu_157_p2;
reg   [20:0] indvar_flatten_next_reg_186;
reg   [0:0] exitcond_flatten_reg_191;
reg    ap_sig_129;
reg   [20:0] indvar_flatten2_phi_fu_129_p6;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_113;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)) & ~(1'b0 == exitcond_flatten_reg_191))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_start;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_129)) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)) & (1'b0 == exitcond_flatten_reg_191))) begin
        indvar_flatten2_reg_125 <= indvar_flatten_next_reg_186;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_129) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)) & ~(1'b0 == exitcond_flatten_reg_191)))) begin
        indvar_flatten2_reg_125 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        exitcond_flatten_reg_191 <= exitcond_flatten_fu_163_p2;
        tmp_3_reg_171 <= tmp_3_fu_139_p2;
        tmp_4_reg_176 <= tmp_4_fu_145_p2;
        tmp_5_reg_181 <= tmp_5_fu_151_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        indvar_flatten_next_reg_186 <= indvar_flatten_next_fu_157_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)) & ~(1'b0 == exitcond_flatten_reg_191)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(exitcond_flatten_fu_163_p2 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_36) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_reg_ppiten_pp0_it0))) begin
        ap_sig_pprstidle_pp0 = 1'b1;
    end else begin
        ap_sig_pprstidle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in0_data_stream_V1_blk_n = img_in0_data_stream_V1_empty_n;
    end else begin
        img_in0_data_stream_V1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_in0_data_stream_V1_read = 1'b1;
    end else begin
        img_in0_data_stream_V1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in0_data_stream_V2_blk_n = img_in0_data_stream_V2_empty_n;
    end else begin
        img_in0_data_stream_V2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_in0_data_stream_V2_read = 1'b1;
    end else begin
        img_in0_data_stream_V2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in0_data_stream_V_blk_n = img_in0_data_stream_V_empty_n;
    end else begin
        img_in0_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_in0_data_stream_V_read = 1'b1;
    end else begin
        img_in0_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in1_data_stream_V3_blk_n = img_in1_data_stream_V3_empty_n;
    end else begin
        img_in1_data_stream_V3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_in1_data_stream_V3_read = 1'b1;
    end else begin
        img_in1_data_stream_V3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in1_data_stream_V4_blk_n = img_in1_data_stream_V4_empty_n;
    end else begin
        img_in1_data_stream_V4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_in1_data_stream_V4_read = 1'b1;
    end else begin
        img_in1_data_stream_V4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in1_data_stream_V_blk_n = img_in1_data_stream_V_empty_n;
    end else begin
        img_in1_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_in1_data_stream_V_read = 1'b1;
    end else begin
        img_in1_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        img_out_data_stream_V5_blk_n = img_out_data_stream_V5_full_n;
    end else begin
        img_out_data_stream_V5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_V5_write = 1'b1;
    end else begin
        img_out_data_stream_V5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        img_out_data_stream_V6_blk_n = img_out_data_stream_V6_full_n;
    end else begin
        img_out_data_stream_V6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_V6_write = 1'b1;
    end else begin
        img_out_data_stream_V6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        img_out_data_stream_V_blk_n = img_out_data_stream_V_full_n;
    end else begin
        img_out_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_V_write = 1'b1;
    end else begin
        img_out_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_113) begin
        if (~(1'b0 == exitcond_flatten_reg_191)) begin
            indvar_flatten2_phi_fu_129_p6 = ap_const_lv21_0;
        end else if ((1'b0 == exitcond_flatten_reg_191)) begin
            indvar_flatten2_phi_fu_129_p6 = indvar_flatten_next_reg_186;
        end else begin
            indvar_flatten2_phi_fu_129_p6 = indvar_flatten2_reg_125;
        end
    end else begin
        indvar_flatten2_phi_fu_129_p6 = indvar_flatten2_reg_125;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_129) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if (~(1'b1 == ap_sig_pprstidle_pp0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_76) | (ap_sig_95 & (1'b1 == ap_reg_ppiten_pp0_it1)) | (ap_done_reg == 1'b1)) & (1'b1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

always @ (*) begin
    ap_sig_113 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1));
end

always @ (*) begin
    ap_sig_129 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_36 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_76 = ((img_in0_data_stream_V_empty_n == 1'b0) | (img_in0_data_stream_V1_empty_n == 1'b0) | (img_in0_data_stream_V2_empty_n == 1'b0) | (img_in1_data_stream_V_empty_n == 1'b0) | (img_in1_data_stream_V3_empty_n == 1'b0) | (img_in1_data_stream_V4_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_95 = ((img_out_data_stream_V_full_n == 1'b0) | (img_out_data_stream_V5_full_n == 1'b0) | (img_out_data_stream_V6_full_n == 1'b0));
end

assign exitcond_flatten_fu_163_p2 = ((indvar_flatten2_phi_fu_129_p6 == ap_const_lv21_1FA3FF) ? 1'b1 : 1'b0);

assign img_out_data_stream_V5_din = tmp_4_reg_176;

assign img_out_data_stream_V6_din = tmp_5_reg_181;

assign img_out_data_stream_V_din = tmp_3_reg_171;

assign indvar_flatten_next_fu_157_p2 = (indvar_flatten2_phi_fu_129_p6 + ap_const_lv21_1);

assign tmp_3_fu_139_p2 = (img_in0_data_stream_V_dout + img_in1_data_stream_V_dout);

assign tmp_4_fu_145_p2 = (img_in0_data_stream_V1_dout + img_in1_data_stream_V3_dout);

assign tmp_5_fu_151_p2 = (img_in0_data_stream_V2_dout + img_in1_data_stream_V4_dout);

endmodule //filter_add71
