{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528094233390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528094233396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 09:37:13 2018 " "Processing started: Mon Jun 04 09:37:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528094233396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094233396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c mem_trial " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c mem_trial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094233396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528094234135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528094234136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_trial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem_trial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mem_trial " "Found entity 1: mem_trial" {  } { { "mem_trial.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/mem_trial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094250826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094250826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behave " "Found design unit 1: prescaler-behave" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251339 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter-addr_counter_arch " "Found design unit 1: addr_counter-addr_counter_arch" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251494 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251496 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recorder_module_looper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recorder_module_looper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recorder_module_looper " "Found entity 1: recorder_module_looper" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Looper_integrator-arc_Looper_integrator " "Found design unit 1: Looper_integrator-arc_Looper_integrator" {  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Looper_integrator " "Found entity 1: Looper_integrator" {  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler_new-behave " "Found design unit 1: prescaler_new-behave" {  } { { "prescaler_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler_new.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251500 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler_new " "Found entity 1: prescaler_new" {  } { { "prescaler_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler_new.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter_new-addr_counter_new_arch " "Found design unit 1: addr_counter_new-addr_counter_new_arch" {  } { { "addr_counter_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter_new.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251502 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter_new " "Found entity 1: addr_counter_new" {  } { { "addr_counter_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter_new.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm/loopersm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm/loopersm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LooperSM-arc_LooperSM " "Found design unit 1: LooperSM-arc_LooperSM" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251504 ""} { "Info" "ISGN_ENTITY_NAME" "1 LooperSM " "Found entity 1: LooperSM" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094251504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094251504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_trial " "Elaborating entity \"mem_trial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528094251565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller audio_codec_controller:audio_codec_controller_inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"audio_codec_controller:audio_codec_controller_inst\"" {  } { { "mem_trial.bdf" "audio_codec_controller_inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/mem_trial.bdf" { { 160 912 1184 368 "audio_codec_controller_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Looper_integrator Looper_integrator:inst3 " "Elaborating entity \"Looper_integrator\" for hierarchy \"Looper_integrator:inst3\"" {  } { { "mem_trial.bdf" "inst3" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/mem_trial.bdf" { { 208 592 816 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recorder_module_looper recorder_module_looper:inst " "Elaborating entity \"recorder_module_looper\" for hierarchy \"recorder_module_looper:inst\"" {  } { { "mem_trial.bdf" "inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/mem_trial.bdf" { { 208 264 496 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler recorder_module_looper:inst\|prescaler:inst27 " "Elaborating entity \"prescaler\" for hierarchy \"recorder_module_looper:inst\|prescaler:inst27\"" {  } { { "recorder_module_looper.bdf" "inst27" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 248 88 304 360 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT recorder_module_looper:inst\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"recorder_module_looper:inst\|LPM_CONSTANT:inst\"" {  } { { "recorder_module_looper.bdf" "inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_CONSTANT:inst\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_CONSTANT:inst " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2047 " "Parameter \"LPM_CVALUE\" = \"2047\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251757 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528094251757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter recorder_module_looper:inst\|addr_counter:inst4 " "Elaborating entity \"addr_counter\" for hierarchy \"recorder_module_looper:inst\|addr_counter:inst4\"" {  } { { "recorder_module_looper.bdf" "inst4" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 120 392 576 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram recorder_module_looper:inst\|dpram:inst1 " "Elaborating entity \"dpram\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\"" {  } { { "recorder_module_looper.bdf" "inst1" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 88 960 1216 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094251890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094251890 ""}  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528094251890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6v3 " "Found entity 1: altsyncram_o6v3" {  } { { "db/altsyncram_o6v3.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094252112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094252112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o6v3 recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated " "Elaborating entity \"altsyncram_o6v3\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094252490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094252490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|decode_sma:decode2 " "Elaborating entity \"decode_sma\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|decode_sma:decode2\"" {  } { { "db/altsyncram_o6v3.tdf" "decode2" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rib " "Found entity 1: mux_rib" {  } { { "db/mux_rib.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/mux_rib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094252576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094252576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rib recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|mux_rib:mux3 " "Elaborating entity \"mux_rib\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|mux_rib:mux3\"" {  } { { "db/altsyncram_o6v3.tdf" "mux3" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"recorder_module_looper:inst\|LPM_COMPARE:inst24\"" {  } { { "recorder_module_looper.bdf" "inst24" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_COMPARE:inst24\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_COMPARE:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094252670 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528094252670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ihd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ihd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ihd " "Found entity 1: cmpr_ihd" {  } { { "db/cmpr_ihd.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/cmpr_ihd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094252719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094252719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ihd recorder_module_looper:inst\|LPM_COMPARE:inst24\|cmpr_ihd:auto_generated " "Elaborating entity \"cmpr_ihd\" for hierarchy \"recorder_module_looper:inst\|LPM_COMPARE:inst24\|cmpr_ihd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\"" {  } { { "recorder_module_looper.bdf" "inst3" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094252753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094252753 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528094252753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LooperSM LooperSM:inst12 " "Elaborating entity \"LooperSM\" for hierarchy \"LooperSM:inst12\"" {  } { { "mem_trial.bdf" "inst12" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/mem_trial.bdf" { { 440 192 440 680 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094252754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stpCounter LooperSM.vhd(85) " "Verilog HDL or VHDL warning at LooperSM.vhd(85): object \"stpCounter\" assigned a value but never read" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528094252755 "|mem_trial|LooperSM:inst12"}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1528094253349 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Looper_integrator:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Looper_integrator:inst3\|Div0\"" {  } { { "Looper_integrator.vhd" "Div0" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094254253 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528094254253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Looper_integrator:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Looper_integrator:inst3\|lpm_divide:Div0\"" {  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094254318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Looper_integrator:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"Looper_integrator:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094254318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094254318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094254318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094254318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528094254318 ""}  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528094254318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_apo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_apo " "Found entity 1: lpm_divide_apo" {  } { { "db/lpm_divide_apo.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_divide_apo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094254367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094254367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094254399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094254399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094254459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094254459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_jn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_jn9 " "Found entity 1: lpm_abs_jn9" {  } { { "db/lpm_abs_jn9.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_abs_jn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094254556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094254556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528094254580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094254580 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "mem_trial.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/mem_trial.bdf" { { 280 1248 1424 296 "AUD_I2C_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094255851 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528094255851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094256134 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[31\] Low " "Register recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[31\] will power up to Low" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[0\] Low " "Register recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[0\] will power up to Low" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|arch_Ch0END\[31\] Low " "Register LooperSM:inst12\|arch_Ch0END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|arch_Ch0END\[0\] Low " "Register LooperSM:inst12\|arch_Ch0END\[0\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|addr_counter:inst4\|counter\[0\] Low " "Register recorder_module_looper:inst\|addr_counter:inst4\|counter\[0\] will power up to Low" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|arch_Ch1END\[31\] Low " "Register LooperSM:inst12\|arch_Ch1END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|arch_Ch1END\[0\] Low " "Register LooperSM:inst12\|arch_Ch1END\[0\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|arch_Ch2END\[31\] Low " "Register LooperSM:inst12\|arch_Ch2END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|arch_Ch2END\[0\] Low " "Register LooperSM:inst12\|arch_Ch2END\[0\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|arch_Ch3END\[31\] Low " "Register LooperSM:inst12\|arch_Ch3END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|arch_Ch3END\[0\] Low " "Register LooperSM:inst12\|arch_Ch3END\[0\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|addr_counter:inst4\|counter\[31\] Low " "Register recorder_module_looper:inst\|addr_counter:inst4\|counter\[31\] will power up to Low" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[0\] High " "Register LooperSM:inst12\|memEndAddr\[0\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[1\] High " "Register LooperSM:inst12\|memEndAddr\[1\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[2\] High " "Register LooperSM:inst12\|memEndAddr\[2\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[3\] High " "Register LooperSM:inst12\|memEndAddr\[3\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[4\] High " "Register LooperSM:inst12\|memEndAddr\[4\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[5\] High " "Register LooperSM:inst12\|memEndAddr\[5\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[6\] High " "Register LooperSM:inst12\|memEndAddr\[6\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[7\] High " "Register LooperSM:inst12\|memEndAddr\[7\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[8\] High " "Register LooperSM:inst12\|memEndAddr\[8\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[9\] High " "Register LooperSM:inst12\|memEndAddr\[9\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[10\] High " "Register LooperSM:inst12\|memEndAddr\[10\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[11\] High " "Register LooperSM:inst12\|memEndAddr\[11\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[12\] High " "Register LooperSM:inst12\|memEndAddr\[12\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[13\] High " "Register LooperSM:inst12\|memEndAddr\[13\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[14\] High " "Register LooperSM:inst12\|memEndAddr\[14\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[15\] High " "Register LooperSM:inst12\|memEndAddr\[15\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[16\] High " "Register LooperSM:inst12\|memEndAddr\[16\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst12\|memEndAddr\[17\] High " "Register LooperSM:inst12\|memEndAddr\[17\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528094256370 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528094256370 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "132 " "Attempting to remove 132 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|CLOCK_50~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|CLOCK_50 " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|resetN~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|resetN " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257664 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1528094257664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528094257811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528094257811 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "53 " "Optimize away 53 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|altsyncram_k2d1:fifo_ram\|ram_block9a0 " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|altsyncram_k2d1:fifo_ram\|ram_block9a0\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|ram_address_a\[4\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|ram_address_a\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528094257943 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1528094257943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2283 " "Implemented 2283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528094258211 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528094258211 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1528094258211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1747 " "Implemented 1747 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528094258211 ""} { "Info" "ICUT_CUT_TM_RAMS" "515 " "Implemented 515 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528094258211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528094258211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528094258284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 09:37:38 2018 " "Processing ended: Mon Jun 04 09:37:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528094258284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528094258284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528094258284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528094258284 ""}
