{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602974373592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602974373593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 19:39:33 2020 " "Processing started: Sat Oct 17 19:39:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602974373593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974373593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1-descomp -c projeto1-descomp " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1-descomp -c projeto1-descomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974373593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602974373925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxgenerico-rtl " "Found design unit 1: muxgenerico-rtl" {  } { { "muxgenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/muxgenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383246 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxgenerico " "Found entity 1: muxgenerico" {  } { { "muxgenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/muxgenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ula.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/ula.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383246 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-rtl " "Found design unit 1: tristate-rtl" {  } { { "tristate.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/tristate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383247 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_cu-rtl " "Found design unit 1: rom_cu-rtl" {  } { { "rom_cu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom_cu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383248 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_cu " "Found entity 1: rom_cu" {  } { { "rom_cu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom_cu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383249 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-rtl " "Found design unit 1: register_bank-rtl" {  } { { "register_bank.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/register_bank.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383250 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memRam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memRam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memRam-rtl " "Found design unit 1: memRam-rtl" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383251 ""} { "Info" "ISGN_ENTITY_NAME" "1 memRam " "Found entity 1: memRam" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_search.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_search.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_search-rtl " "Found design unit 1: instruction_search-rtl" {  } { { "instruction_search.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383252 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_search " "Found entity 1: instruction_search" {  } { { "instruction_search.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register-rtl " "Found design unit 1: generic_register-rtl" {  } { { "generic_register.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383252 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "generic_register.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-rtl " "Found design unit 1: flipflop-rtl" {  } { { "flipflop.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383253 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution_operation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execution_operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execution_operation-rtl " "Found design unit 1: execution_operation-rtl" {  } { { "execution_operation.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383254 ""} { "Info" "ISGN_ENTITY_NAME" "1 execution_operation " "Found entity 1: execution_operation" {  } { { "execution_operation.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-rtl " "Found design unit 1: decoder-rtl" {  } { { "decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383254 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383255 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-rtl " "Found design unit 1: clock-rtl" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383256 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "adder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383256 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_decoder-rtl " "Found design unit 1: display_decoder-rtl" {  } { { "display_decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/display_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383257 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/display_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register_read_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_register_read_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register_read_write-rtl " "Found design unit 1: generic_register_read_write-rtl" {  } { { "generic_register_read_write.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register_read_write.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383257 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register_read_write " "Found entity 1: generic_register_read_write" {  } { { "generic_register_read_write.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register_read_write.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-rtl " "Found design unit 1: divisorGenerico-rtl" {  } { { "divisorGenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383258 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico_e_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico_e_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383258 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_switches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_switches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_switches-comportamento " "Found design unit 1: interface_switches-comportamento" {  } { { "interface_switches.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/interface_switches.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383259 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_switches " "Found entity 1: interface_switches" {  } { { "interface_switches.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/interface_switches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602974383259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974383259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602974383312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "clock.vhd" "cpu" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_search cpu:cpu\|instruction_search:instruction_search " "Elaborating entity \"instruction_search\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\"" {  } { { "cpu.vhd" "instruction_search" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu\|instruction_search:instruction_search\|rom:rom " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|rom:rom\"" {  } { { "instruction_search.vhd" "rom" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_cu cpu:cpu\|instruction_search:instruction_search\|rom_cu:control_unit " "Elaborating entity \"rom_cu\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|rom_cu:control_unit\"" {  } { { "instruction_search.vhd" "control_unit" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register cpu:cpu\|instruction_search:instruction_search\|generic_register:pc " "Elaborating entity \"generic_register\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|generic_register:pc\"" {  } { { "instruction_search.vhd" "pc" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxgenerico cpu:cpu\|instruction_search:instruction_search\|muxgenerico:mux1 " "Elaborating entity \"muxgenerico\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|muxgenerico:mux1\"" {  } { { "instruction_search.vhd" "mux1" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu:cpu\|instruction_search:instruction_search\|adder:adder " "Elaborating entity \"adder\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|adder:adder\"" {  } { { "instruction_search.vhd" "adder" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution_operation cpu:cpu\|execution_operation:execution_operation " "Elaborating entity \"execution_operation\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\"" {  } { { "cpu.vhd" "execution_operation" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxgenerico cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux " "Elaborating entity \"muxgenerico\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\"" {  } { { "execution_operation.vhd" "mux" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA cpu:cpu\|execution_operation:execution_operation\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\|ULA:ula\"" {  } { { "execution_operation.vhd" "ula" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank cpu:cpu\|execution_operation:execution_operation\|register_bank:registers " "Elaborating entity \"register_bank\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\|register_bank:registers\"" {  } { { "execution_operation.vhd" "registers" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop cpu:cpu\|execution_operation:execution_operation\|flipflop:flipflop " "Elaborating entity \"flipflop\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\|flipflop:flipflop\"" {  } { { "execution_operation.vhd" "flipflop" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memRam memRam:ram " "Elaborating entity \"memRam\" for hierarchy \"memRam:ram\"" {  } { { "clock.vhd" "ram" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder\"" {  } { { "clock.vhd" "decoder" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:temporizador " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:temporizador\"" {  } { { "clock.vhd" "temporizador" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:temporizador\|divisorGenerico:baseTempo1 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:temporizador\|divisorGenerico:baseTempo1\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo1" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:temporizador\|divisorGenerico:baseTempo2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:temporizador\|divisorGenerico:baseTempo2\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo2" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register_read_write generic_register_read_write:register_display0 " "Elaborating entity \"generic_register_read_write\" for hierarchy \"generic_register_read_write:register_display0\"" {  } { { "clock.vhd" "register_display0" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_switches interface_switches:interface_switches " "Elaborating entity \"interface_switches\" for hierarchy \"interface_switches:interface_switches\"" {  } { { "clock.vhd" "interface_switches" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:display0 " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:display0\"" {  } { { "clock.vhd" "display0" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974383371 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:temporizador\|saidaclk_reg1seg " "Found clock multiplexer divisorGenerico_e_Interface:temporizador\|saidaclk_reg1seg" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1602974383614 "|clock|divisorGenerico_e_Interface:temporizador|saidaclk_reg1seg"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1602974383614 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memRam:ram\|ram " "RAM logic \"memRam:ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "memRam.vhd" "ram" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1602974383744 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu\|execution_operation:execution_operation\|register_bank:registers\|registrador " "RAM logic \"cpu:cpu\|execution_operation:execution_operation\|register_bank:registers\|registrador\" is uninferred due to asynchronous read logic" {  } { { "register_bank.vhd" "registrador" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/register_bank.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1602974383744 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:cpu\|instruction_search:instruction_search\|rom_cu:control_unit\|memROM " "RAM logic \"cpu:cpu\|instruction_search:instruction_search\|rom_cu:control_unit\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "rom_cu.vhd" "memROM" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom_cu.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1602974383744 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1602974383744 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memRam:ram\|dado_out\[0\] cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"memRam:ram\|dado_out\[0\]\" to the node \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[0\]\" into an OR gate" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1602974384590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[1\] cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[1\]\" to the node \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[1\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1602974384590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[2\] cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[2\]\" to the node \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[2\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1602974384590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[3\] cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[3\]\" to the node \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[3\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1602974384590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[4\] cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[4\]\" to the node \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[4\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1602974384590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[5\] cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[5\]\" to the node \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[5\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1602974384590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[6\] cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[6\]\" to the node \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[6\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1602974384590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[7\] cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:temporizador\|leituraUmSegundo\[7\]\" to the node \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\|saida_MUX\[7\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1602974384590 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1602974384590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602974385145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602974386355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602974386355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602974386526 "|clock|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602974386526 "|clock|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1602974386526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1958 " "Implemented 1958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602974386532 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602974386532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1862 " "Implemented 1862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602974386532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602974386532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602974386545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 17 19:39:46 2020 " "Processing ended: Sat Oct 17 19:39:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602974386545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602974386545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602974386545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602974386545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602974387553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602974387553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 19:39:47 2020 " "Processing started: Sat Oct 17 19:39:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602974387553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602974387553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto1-descomp -c projeto1-descomp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto1-descomp -c projeto1-descomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602974387553 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1602974387597 ""}
{ "Info" "0" "" "Project  = projeto1-descomp" {  } {  } 0 0 "Project  = projeto1-descomp" 0 0 "Fitter" 0 0 1602974387598 ""}
{ "Info" "0" "" "Revision = projeto1-descomp" {  } {  } 0 0 "Revision = projeto1-descomp" 0 0 "Fitter" 0 0 1602974387598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602974387790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto1-descomp 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"projeto1-descomp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602974387803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602974387859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602974387860 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602974388184 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602974388211 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602974388309 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 96 " "No exact pin location assignment(s) for 34 pins of 96 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1602974388541 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602974394244 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50~inputCLKENA0 1134 global CLKCTRL_G6 " "clock_50~inputCLKENA0 with 1134 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602974394436 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602974394436 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602974394436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602974394450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602974394457 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602974394469 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602974394481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602974394481 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602974394487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1-descomp.sdc " "Synopsys Design Constraints File file not found: 'projeto1-descomp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602974395445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602974395446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout " "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602974395462 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1602974395462 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602974395476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602974395476 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1602974395478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602974395623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602974395631 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602974395631 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602974395737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602974395737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602974395737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602974395737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602974395737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602974395737 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1602974395737 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602974395738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602974399001 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1602974399555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602974406096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602974410776 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602974414464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602974414465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602974416100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "/home/felipe/Documents/insper/descomp/projeto1-descomp/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602974421047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602974421047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602974439984 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602974439984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602974439986 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.15 " "Total time spent on timing analysis during the Fitter is 3.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602974443741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602974443772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602974445030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602974445031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602974447282 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602974454867 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1602974455313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/felipe/Documents/insper/descomp/projeto1-descomp/projeto1-descomp.fit.smsg " "Generated suppressed messages file /home/felipe/Documents/insper/descomp/projeto1-descomp/projeto1-descomp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602974455514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1637 " "Peak virtual memory: 1637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602974456409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 17 19:40:56 2020 " "Processing ended: Sat Oct 17 19:40:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602974456409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602974456409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602974456409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602974456409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602974457642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602974457642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 19:40:57 2020 " "Processing started: Sat Oct 17 19:40:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602974457642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602974457642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto1-descomp -c projeto1-descomp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto1-descomp -c projeto1-descomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602974457643 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602974461311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602974461539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 17 19:41:01 2020 " "Processing ended: Sat Oct 17 19:41:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602974461539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602974461539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602974461539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602974461539 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602974461827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602974462731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602974462732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 19:41:02 2020 " "Processing started: Sat Oct 17 19:41:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602974462732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1602974462732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto1-descomp -c projeto1-descomp " "Command: quartus_sta projeto1-descomp -c projeto1-descomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1602974462732 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1602974462776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1602974463405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974463455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974463455 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1-descomp.sdc " "Synopsys Design Constraints File file not found: 'projeto1-descomp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1602974463985 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974463986 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602974463994 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602974463994 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602974463994 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout " "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602974464004 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1602974464004 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1602974464008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602974464008 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1602974464009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1602974464016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1602974464150 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1602974464150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.382 " "Worst-case setup slack is -9.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.382           -7650.680 clock_50  " "   -9.382           -7650.680 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974464151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clock_50  " "    0.445               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974464159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.425 " "Worst-case recovery slack is -3.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425              -3.425 SW\[0\]  " "   -3.425              -3.425 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974464161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.677 " "Worst-case removal slack is 0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 SW\[0\]  " "    0.677               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974464163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -903.321 clock_50  " "   -0.538            -903.321 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.060 SW\[0\]  " "   -0.538              -1.060 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974464165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974464165 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1602974464191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1602974464241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1602974466157 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout " "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602974466332 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1602974466332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602974466332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1602974466358 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1602974466358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.441 " "Worst-case setup slack is -9.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.441           -7396.486 clock_50  " "   -9.441           -7396.486 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974466358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clock_50  " "    0.451               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974466368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.696 " "Worst-case recovery slack is -3.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.696              -3.696 SW\[0\]  " "   -3.696              -3.696 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974466371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.880 " "Worst-case removal slack is 0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 SW\[0\]  " "    0.880               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974466374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.569 " "Worst-case minimum pulse width slack is -0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.569              -1.107 SW\[0\]  " "   -0.569              -1.107 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -914.653 clock_50  " "   -0.538            -914.653 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974466376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974466376 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1602974466399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1602974466592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1602974468422 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout " "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602974468633 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1602974468633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602974468633 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1602974468642 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1602974468642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.417 " "Worst-case setup slack is -4.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.417           -3513.320 clock_50  " "   -4.417           -3513.320 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clock_50  " "    0.184               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.491 " "Worst-case recovery slack is -1.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491              -1.491 SW\[0\]  " "   -1.491              -1.491 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.422 " "Worst-case removal slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 SW\[0\]  " "    0.422               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.546 " "Worst-case minimum pulse width slack is -0.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -0.743 SW\[0\]  " "   -0.546              -0.743 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102            -108.222 clock_50  " "   -0.102            -108.222 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468659 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1602974468679 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout " "Cell: temporizador\|saidaclk_reg1seg  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602974468909 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1602974468909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602974468910 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1602974468920 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1602974468920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.887 " "Worst-case setup slack is -3.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.887           -3020.875 clock_50  " "   -3.887           -3020.875 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clock_50  " "    0.162               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.391 " "Worst-case recovery slack is -1.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391              -1.391 SW\[0\]  " "   -1.391              -1.391 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.438 " "Worst-case removal slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 SW\[0\]  " "    0.438               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.517 " "Worst-case minimum pulse width slack is -0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517              -0.703 SW\[0\]  " "   -0.517              -0.703 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099            -108.733 clock_50  " "   -0.099            -108.733 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602974468937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602974468937 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1602974471209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1602974471224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602974471296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 17 19:41:11 2020 " "Processing ended: Sat Oct 17 19:41:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602974471296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602974471296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602974471296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1602974471296 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1602974471534 ""}
