Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 02:27:38 PDT 2021
Options: 
Date:    Tue Nov 07 00:27:50 2023
Host:    cad19 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (2cores*2cpus*1physical cpu*Intel(R) Pentium(R) CPU G3250 @ 3.20GHz 3072KB) (7907456KB)
PID:     8424
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (16 seconds elapsed).

WARNING: This version of the tool is 924 days old.
@genus:root: 1> write libs saed90nm_typ.lib
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'design|module' named 'libs' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  write_netlist: writes out a design or a subdesign in Verilog. It can automatically read in or write out a gzip compressed Verilog file. 

Usage: write_netlist [-generic] [-suffix <string>] [-abstract] [-depth <integer>] [-equation] [-lec] [-pg] [-exclude_ilm] [-language <string>]
           [-use_eeq_cell_with_liberty_info] [<design|module>] [> file]

    [-generic]:
        writes generic (structural) logic 
    [-suffix <string>]:
        specifies the string to be appended to the name of all defined modules 
    [-abstract]:
        writes an empty top-level Verilog module with port declarations 
    [-depth <integer>]:
        specifies the maximum instantiation depth of hierarchies to write out (should be >= 0) 
    [-equation]:
        writes out a logic equation in an assign statement for each Verilog primitive gate 
    [-lec]:
        write out an intermediate netlist for LEC verification 
    [-pg]:
        writes out pg netlist 
    [-exclude_ilm]:
        skips writing out Verilog for ILM modules 
    [-language <string>]:
        specifies the language of output Verilog file, v2001/v1995 
    [-use_eeq_cell_with_liberty_info]:
        specifies if Verilog Writer should write the eeq master equivalent 
    [<design|module>]:
        the name of the design or subdesign to write out 
Failed on write_netlist
@genus:root: 2> write_libs saed90nm_typ.lib
invalid command name "write_libs"
@genus:root: 3> read_libs saed90nm_typ.lib

Threads Configured:2
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1' (File /home/cmos/Desktop/DSD_FINAL_PROJECT/saed90nm_typ.lib, Line 43702)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2' (File /home/cmos/Desktop/DSD_FINAL_PROJECT/saed90nm_typ.lib, Line 44073)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 87881 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/DSD_FINAL_PROJECT/saed90nm_typ.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 87882 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/DSD_FINAL_PROJECT/saed90nm_typ.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 87883 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/DSD_FINAL_PROJECT/saed90nm_typ.lib)

  Message Summary for Library saed90nm_typ.lib:
  *********************************************
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 20
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 12
  *********************************************
 
Warning : Ignoring unsupported lu_table_template. [LBR-403]
        : Ignoring lu_table_template index type (input_voltage).
        : LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'saed90nm_typ.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLH2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLH2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLLHL2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLLHL2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX32' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2'.  Ignoring the test_cell.
@genus:root: 4> read_hdl idif_fft_8.v bbfly4_4.v bbfly2_4.v
@genus:root: 5> elaborate
  Library has 122 usable logic and 54 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'idif_fft_8' from file 'idif_fft_8.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'idif_fft_8' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'idif_fft_8'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: idif_fft_8, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: idif_fft_8, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
design:idif_fft_8
@genus:design:idif_fft_8 6> read_sdc constraints.sdc
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     37 , failed      0 (runtime  0.00)
 "get_ports"                - successful     33 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful     16 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful     16 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@genus:design:idif_fft_8 7> syn_generic
##Generic Timing Info for library domain: _default_ typical gate delay: 47.4 ps std_slew: 18.4 ps std_load: 3.6 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: idif_fft_8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal0_reg[6]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal0_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal0_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal1_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal1_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal1_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal2_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal2_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal2_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal3_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal3_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal3_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal4_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal4_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal4_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal5_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal5_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal5_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal6_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'outreal6_reg[7]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 48 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'idif_fft_8' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: idif_fft_8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.010s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: idif_fft_8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.060s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.636s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.060s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: idif_fft_8, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'idif_fft_8':
          msb_trim(12) output_trim(8) 
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 20 hierarchical instances.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'idif_fft_8'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s12_sub_9_23 -> s12_add_11_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s13_sub_9_23 -> s13_add_11_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s23_sub_9_23 -> s23_add_11_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s12_add_10_23 -> s12_add_12_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s13_add_10_23 -> s13_add_12_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s23_add_10_23 -> s23_add_12_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s12_add_10_23 -> s12_sub_14_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s13_sub_9_23 -> s13_sub_13_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s24_sub_9_23 -> s24_add_11_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s13_add_10_23 -> s13_sub_14_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s24_add_10_23 -> s24_add_12_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s12_sub_9_23 -> s12_sub_13_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s23_add_10_23 -> s23_sub_14_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s23_sub_9_23 -> s23_sub_13_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s24_sub_9_23 -> s24_sub_13_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s24_add_10_23 -> s24_sub_14_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s14_add_10_23 -> s14_add_12_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s14_sub_9_23 -> s14_add_11_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s14_sub_9_23 -> s14_sub_13_21.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		s14_add_10_23 -> s14_sub_14_21.B
Bailing out due to instance count blowup. Instance count = 50167max limit = 50000
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 106 hierarchical instances.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in idif_fft_8: area: 73933516800 ,dp = 106 mux = 0 sg = slow         worst_clk_period: -4592024818112685023518845586533375270224571366321465757620034084714021260319692194476935451026741968823160516805605978582598477116472823048441482364661226809476830173328443026583077344242818131912059168046576031811870535834601673795222482509708648316151805224392323161198166016.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in idif_fft_8: area: 89504870400 ,dp = 74 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in idif_fft_8: area: 62239795200 ,dp = 74 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  2.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in idif_fft_8: area: 89504870400 ,dp = 74 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c4 in idif_fft_8: area: 62239795200 ,dp = 74 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c5 in idif_fft_8: area: 62239795200 ,dp = 74 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c6 in idif_fft_8: area: 89504870400 ,dp = 74 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  -4592024818112433113055924603578228318651716124256742338751951980258966042238682008328026490274505403588076146579749829674463417221587339140951942891348252576336617666282264024448754698538468265274983540509300229088506558789349756896355470694762073915775119587644729501520232448.0000   tns_sense_num: 0

Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_0_c5 in idif_fft_8: area: 62239795200 ,dp = 74 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 62239795200.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      73933516800        89504870400        62239795200        89504870400        62239795200        62239795200        89504870400         3984076800  
##>            WNS        +17729.30          +17674.50          +17791.30          +17674.50          +17791.30          +17791.30          +17674.50      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                 64                  9                 64                  9                  9                 64                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  7                 11                  6                 11                 11                  6                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            73933516800 (      )    17729.30 (        )             0 (        )              
##> datapath_rewrite_one_def       START            73933516800 ( +0.00)    17729.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            73933516800 ( +0.00)    17729.30 (   +0.00)             0 (       0)              
##>                                  END            73933516800 ( +0.00)    17729.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            73933516800 ( +0.00)    17729.30 (   +0.00)             0 (       0)              
##>                                  END            73933516800 ( +0.00)    17729.30 (   +0.00)             0 (       0)           0  
##>                                  END            73933516800 ( +0.00)    17729.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            73933516800 ( +0.00)    17729.30 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +3.96)    17589.00 ( -140.30)             0 (       0)           0  
##>                                  END            76858214400 ( +3.96)    17589.00 ( -140.30)             0 (       0)           0  
##>canonicalize_by_names           START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) sub_pad_csa --> padded_sub_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) sub_pad_csa --> padded_sub_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) add_pad_csa --> padded_add_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) add_pad_csa --> padded_add_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (a,ar) signed_adder_with_extra_input_bits_from --> signed_adder_with_extra_input_bits_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_csa_from --> unsigned_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_csa_from --> unsigned_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_sub_csa_from --> unsigned_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_sub_csa_from --> unsigned_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_add_ldp_csa_from --> signed_add_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_add_ci_ldp_csa_from --> signed_add_ci_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_sub_ldp_csa_from --> signed_sub_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) sub_pad_csa --> padded_sub_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) sub_pad_csa --> padded_sub_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) add_pad_csa --> padded_add_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) add_pad_csa --> padded_add_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_csa_from --> unsigned_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_csa_from --> unsigned_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_sub_csa_from --> unsigned_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_sub_csa_from --> unsigned_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_add_ldp_csa_from --> signed_add_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_add_ci_ldp_csa_from --> signed_add_ci_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_sub_ldp_csa_from --> signed_sub_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           6  
##>datapath_csa_factoring_one_gde  START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            77131929600 ( +0.36)    17496.10 (  -92.90)             0 (       0)           0  
##>  rewrite                       START            77131929600 ( +0.00)    17496.10 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            77405644800 ( +0.35)    17489.00 (   -7.10)             0 (       0)           0  
##>  rewrite                       START            77405644800 ( +0.00)    17489.00 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            77679360000 ( +0.35)    17489.00 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            77679360000 ( +0.00)    17489.00 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            77953075200 ( +0.35)    17489.00 (   +0.00)             0 (       0)           0  
##>                                  END            77953075200 ( +1.42)    17489.00 ( -100.00)             0 (       0)           0  
##> csa_opto                       START            77953075200 ( +0.00)    17489.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( -1.40)    17589.00 ( +100.00)             0 (       0)           0  
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) sub_pad_csa --> padded_sub_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) sub_pad_csa --> padded_sub_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) add_pad_csa --> padded_add_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) add_pad_csa --> padded_add_csa
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v1_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_add_v3_from --> unsigned_add_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_sub_v1_from --> unsigned_add_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_csa_from --> unsigned_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_add_csa_from --> unsigned_add_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_add_from --> comb_unsigned_add_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_sub_from --> comb_unsigned_add_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_sub_csa_from --> unsigned_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) unsigned_sub_csa_from --> unsigned_sub_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_add_from --> comb_unsigned_sub_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_sub_sub_from --> comb_unsigned_sub_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_add_from --> comb_signed_add_ci_p_add_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_ci_p_sub_from --> comb_signed_add_ci_p_sub_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_add_ldp_csa_from --> signed_add_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_add_ci_ldp_csa_from --> signed_add_ci_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,csaa) signed_sub_ldp_csa_from --> signed_sub_ldp_csa_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_add_uns_from --> add_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_uns_sub_uns_from --> add_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_add_uns_swap_from --> add_ci_tc_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) add_ci_tc_sub_uns_swap_from --> add_ci_tc_sub_uns_swap_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_add_uns_from --> sub_uns_add_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##> rewrite                        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (na,cao) sub_uns_sub_uns_from --> sub_uns_sub_uns_to
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           3  
##>datapath_csa_factoring_one_gde  START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            77131929600 ( +0.36)    17522.70 (  -66.30)             0 (       0)           0  
##>  rewrite                       START            77131929600 ( +0.00)    17522.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            77405644800 ( +0.35)    17504.40 (  -18.30)             0 (       0)           0  
##>  rewrite                       START            77405644800 ( +0.00)    17504.40 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            77679360000 ( +0.35)    17489.00 (  -15.40)             0 (       0)           0  
##>  rewrite                       START            77679360000 ( +0.00)    17489.00 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            77953075200 ( +0.35)    17489.00 (   +0.00)             0 (       0)           0  
##>                                  END            77953075200 ( +1.42)    17489.00 ( -100.00)             0 (       0)           0  
##> csa_opto                       START            77953075200 ( +0.00)    17489.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( -1.40)    17589.00 ( +100.00)             0 (       0)           0  
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            76858214400 ( +0.00)    17589.00 (   +0.00)             0 (       0)              
##>                                  END            62239795200 (-19.02)    17791.30 ( +202.30)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            62239795200 ( +0.00)    17791.30 (   +0.00)             0 (       0)              
##>                                  END            62239795200 ( +0.00)    17791.30 (   +0.00)             0 (       0)           0  
##>create_score                    START            62239795200 ( +0.00)    17791.30 (   +0.00)             0 (       0)              
##>                                  END            62239795200 ( +0.00)    17791.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(9), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'idif_fft_8'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: idif_fft_8, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: idif_fft_8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: idif_fft_8, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.124s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                     Message Text                                                       |
------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372  |Info    |   26 |Bitwidth mismatch in assignment.                                                                                        |
|           |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit     |
|           |        |      | assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum      |
|           |        |      | declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for |
|           |        |      | any bitwidth mismatch that appears in this implicit assignment.                                                        |
| CDFG-373  |Info    |    6 |Sign mismatch in assignment.                                                                                            |
| CDFG-738  |Info    |    8 |Common subexpression eliminated.                                                                                        |
| CDFG-739  |Info    |    8 |Common subexpression kept.                                                                                              |
| CDFG-818  |Warning |    1 |Using default parameter value for module elaboration.                                                                   |
| CWD-19    |Info    | 2388 |An implementation was inferred.                                                                                         |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                              |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                         |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.                                                                                   |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.                                                                              |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                           |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                     |
| ELAB-2    |Info    |    2 |Elaborating Subdesign.                                                                                                  |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                |
| GB-6      |Info    |   80 |A datapath component has been ungrouped.                                                                                |
| GLO-12    |Info    |   48 |Replacing a flip-flop with a logic constant 0.                                                                          |
|           |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or                          |
|           |        |      | 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with |
|           |        |      | command 'report sequential -deleted' (on Reason 'constant0').                                                          |
| GLO-34    |Info    |    3 |Deleting instances not driving any primary outputs.                                                                     |
|           |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical         |
|           |        |      | instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the        |
|           |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false |
|           |        |      | to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to    |
|           |        |      | 'false' or 'preserve' instance attribute to 'true'.                                                                    |
| GLO-40    |Info    |    2 |Combinational hierarchical blocks with identical inputs have been merged.                                               |
|           |        |      |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the         |
|           |        |      | 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance     |
|           |        |      | attribute to 'false'.                                                                                                  |
| GLO-51    |Info    |   12 |Hierarchical instance automatically ungrouped.                                                                          |
|           |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this  |
|           |        |      | ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting   |
|           |        |      | the attribute 'ungroup_ok' of instances or modules to 'false'.                                                         |
| LBR-9     |Warning |   46 |Library cell has no output pins defined.                                                                                |
|           |        |      |Add the missing output pin(s)                                                                                           |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that |
|           |        |      | the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e.  |
|           |        |      | the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it    |
|           |        |      | will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell;     |
|           |        |      | result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the |
|           |        |      | power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                    |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                     |
| LBR-40    |Info    |   12 |An unsupported construct was detected in this library.                                                                  |
|           |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.       |
| LBR-64    |Warning |    2 |Malformed test_cell.                                                                                                    |
|           |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the  |
|           |        |      | two may exist.                                                                                                         |
| LBR-155   |Info    |    4 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                         |
| LBR-403   |Warning |    1 |Ignoring unsupported lu_table_template.                                                                                 |
|           |        |      |LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.                                        |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                    |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source        |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).            |
| LBR-511   |Warning |    3 |An attribute is used before it is defined.                                                                              |
| LBR-518   |Info    |   20 |Missing a function attribute in the output pin definition.                                                              |
| LBR-525   |Warning |    2 |Missing clock pin in the sequential cell.                                                                               |
|           |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify  |
|           |        |      | that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.       |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                            |
| RTLOPT-40 |Info    |   18 |Transformed datapath macro.                                                                                             |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                           |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.                                                                               |
| TUI-61    |Error   |    1 |A required object parameter could not be found.                                                                         |
|           |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine   |
|           |        |      | the type of an object.                                                                                                 |
------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
new_area=12418560000  new_slack=16771.00  new_is_better=0
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                         Message Text                           |
-------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |   28 |The database contains a field that the reader does not support. |
| GB-6         |Info    |   62 |A datapath component has been ungrouped.                        |
| ST-136       |Warning |    1 |Not obtained requested number of super thread servers.          |
|              |        |      |The requested number of cpus are not available on machine.      |
-------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   583 ps
Target path end-point (Pin: outimag3_reg[5]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    96        100.0
Excluded from State Retention      96        100.0
    - Will not convert             96        100.0
      - Preserved                   0          0.0
      - Power intent excluded      96        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 79, CPU_Time 79.212344
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) | 100.0(100.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) | 100.0(100.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     37432    369921       368
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      5650     59700       718
##>G:Misc                              79
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       80
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'idif_fft_8' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@genus:design:idif_fft_8 8> syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 47.4 ps std_slew: 18.4 ps std_load: 3.6 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'idif_fft_8' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) |  97.5( 96.3) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:02(00:00:03) |   2.5(  3.7) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) |  97.5( 96.3) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:02(00:00:03) |   2.5(  3.7) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   583 ps
Target path end-point (Pin: outimag3_reg[5]/d)

Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                28712        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               583    16657             20000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   389 ps
Target path end-point (Pin: outimag3_reg[5]/D (DFFARX1/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                         Message Text                           |
-------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |   50 |The database contains a field that the reader does not support. |
| PA-7         |Info    |   44 |Resetting power analysis results.                               |
|              |        |      |All computed switching activities are removed.                  |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                    |
| ST-136       |Warning |    1 |Not obtained requested number of super thread servers.          |
|              |        |      |The requested number of cpus are not available on machine.      |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                              |
| SYNTH-4      |Info    |    1 |Mapping.                                                        |
-------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               28118        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               389    16501             20000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    96        100.0
Excluded from State Retention      96        100.0
    - Will not convert             96        100.0
      - Preserved                   0          0.0
      - Power intent excluded      96        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 19, CPU_Time 19.305706999999984
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) |  78.8( 78.2) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:02(00:00:03) |   2.0(  3.0) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:14:25) |  00:00:19(00:00:19) |  19.2( 18.8) |    0:42:23 (Nov07) |  711.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/idif_fft_8/fv_map.fv.json' for netlist 'fv/idif_fft_8/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/idif_fft_8/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 0.9930280000000096
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) |  78.0( 76.7) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:02(00:00:03) |   2.0(  2.9) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:14:25) |  00:00:19(00:00:19) |  19.0( 18.4) |    0:42:23 (Nov07) |  711.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:02) |   1.0(  1.9) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.006322000000011485
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) |  78.0( 76.7) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:02(00:00:03) |   2.0(  2.9) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:14:25) |  00:00:19(00:00:19) |  19.0( 18.4) |    0:42:23 (Nov07) |  711.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:02) |   1.0(  1.9) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:00) |  -0.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:idif_fft_8 ... 

IOPT-REDREM: Performing redundancy removal: Detected 4 redundant wires. CPU time 0.025 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) |  77.3( 76.7) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:02(00:00:03) |   2.0(  2.9) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:14:25) |  00:00:19(00:00:19) |  18.8( 18.4) |    0:42:23 (Nov07) |  711.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:02) |   1.0(  1.9) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:00) |  -0.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:27) |  00:00:01(00:00:00) |   1.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 28088        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                28088        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  28088        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.005752999999998565
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) |  77.3( 76.7) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:02(00:00:03) |   2.0(  2.9) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:14:25) |  00:00:19(00:00:19) |  18.8( 18.4) |    0:42:23 (Nov07) |  711.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:02) |   1.0(  1.9) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:00) |  -0.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:27) |  00:00:01(00:00:00) |   1.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:27) |  00:00:00(00:00:00) |  -0.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:40:42 (Nov07) |  368.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:01:19(00:01:19) |  77.3( 76.7) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:14:03) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:01 (Nov07) |  718.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:02(00:00:03) |   2.0(  2.9) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:54(00:14:06) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:04 (Nov07) |  718.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:14:25) |  00:00:19(00:00:19) |  18.8( 18.4) |    0:42:23 (Nov07) |  711.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:02) |   1.0(  1.9) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:27) |  00:00:00(00:00:00) |  -0.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:27) |  00:00:01(00:00:00) |   1.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:27) |  00:00:00(00:00:00) |  -0.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    0:42:25 (Nov07) |  711.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      5650     59700       718
##>M:Pre Cleanup                        0         -         -      5650     59700       718
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      2322     28118       711
##>M:Const Prop                         0     16501         0      2322     28118       711
##>M:Cleanup                            0     16501         0      2321     28087       711
##>M:MBCI                               0         -         -      2321     28087       711
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              19
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       21
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'idif_fft_8'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:design:idif_fft_8 9> syn_opt -incremental
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'idif_fft_8' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 28088        0         0         0        0
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.022 seconds.

-------------------------------------------------------------------------------
 const_prop                28088        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 28088        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                28088        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  28088        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  28088        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 28088        0         0         0        0
 undup                     28043        0         0         0        0
 merge_bi                  27936        0         0         0        0
 io_phase                  27908        0         0         0        0
 gate_comp                 27898        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        20  (       20 /       20 )  0.06
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         2  (        0 /        0 )  0.51
        io_phase         5  (        5 /        5 )  0.03
       gate_comp       127  (        4 /        4 )  0.41
       gcomp_mog         8  (        0 /        0 )  0.20
       glob_area        37  (        0 /       37 )  0.01
       area_down         0  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                27898        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  27898        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  27898        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 27898        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.01
       gate_comp       121  (        0 /        0 )  0.37
       gcomp_mog         8  (        0 /        0 )  0.22
       glob_area        37  (        0 /       37 )  0.01
       area_down         0  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                27898        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  27898        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                  Message Text                                   |
----------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info |    1 |Wrote formal verification information.                                           |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info |    4 |Resetting power analysis results.                                                |
|         |     |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                        |
----------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'idif_fft_8'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt_incr
@genus:design:idif_fft_8 10> report_timing> idif_timing.rpt
@genus:design:idif_fft_8 11> report_area> idif_area.rpt
@genus:design:idif_fft_8 12> report_power> idif_power.rpt
Warning: Library 'saed90nm_typ' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'saed90nm_typ' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : idif_fft_8
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  43% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: idif_power.rpt
@genus:design:idif_fft_8 13> write_hdl> idif_netlist.v
Normal exit.