###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-01.ucsd.edu)
#  Generated on:      Wed Jan 29 19:28:07 2020
#  Design:            aes_cipher_top
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin u0/w_reg_1__18_/CP 
Endpoint:   u0/w_reg_1__18_/D (^) checked with  leading edge of 'clk'
Beginpoint: u0/w_reg_3__12_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.008
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.326
- Arrival Time                  1.335
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     | u0/w_reg_3__12_        | CP ^         |          |       |   0.155 |    0.146 | 
     | u0/w_reg_3__12_        | CP ^ -> Q ^  | DFQD2    | 0.143 |   0.298 |    0.289 | 
     | u0/FE_OFC119_w3_12_    | I ^ -> Z ^   | BUFFD12  | 0.061 |   0.359 |    0.349 | 
     | u0/u1/FE_OFC120_w3_12_ | I ^ -> ZN v  | INVD12   | 0.042 |   0.400 |    0.391 | 
     | u0/u1/U55              | A2 v -> ZN ^ | ND2D4    | 0.053 |   0.453 |    0.444 | 
     | u0/u1/FE_OFC867_n751   | I ^ -> ZN v  | CKND3    | 0.048 |   0.501 |    0.491 | 
     | u0/u1/U248             | A1 v -> ZN ^ | ND2D1    | 0.051 |   0.552 |    0.542 | 
     | u0/u1/U317             | I ^ -> ZN v  | CKND1    | 0.041 |   0.593 |    0.583 | 
     | u0/u1/U353             | A3 v -> ZN ^ | NR4D1    | 0.128 |   0.721 |    0.712 | 
     | u0/u1/U18              | B1 ^ -> ZN v | OAI22D2  | 0.062 |   0.783 |    0.774 | 
     | u0/u1/FE_RC_2592_0     | B1 v -> ZN ^ | INR2D2   | 0.051 |   0.834 |    0.825 | 
     | u0/u1/FE_RC_2516_0     | A1 ^ -> ZN v | CKND2D1  | 0.043 |   0.877 |    0.868 | 
     | u0/u1/FE_RC_2514_0     | A1 v -> ZN ^ | NR2XD1   | 0.031 |   0.908 |    0.899 | 
     | u0/u1/FE_RC_2515_0     | I ^ -> ZN v  | CKND2    | 0.033 |   0.941 |    0.932 | 
     | u0/FE_RC_5510_0        | B1 v -> ZN ^ | INR2XD0  | 0.064 |   1.005 |    0.996 | 
     | u0/FE_RC_2326_0        | A1 ^ -> ZN ^ | IND2D2   | 0.068 |   1.073 |    1.063 | 
     | u0/U333                | A1 ^ -> ZN v | XNR2D4   | 0.090 |   1.163 |    1.153 | 
     | u0/U234                | A2 v -> ZN ^ | MOAI22D0 | 0.104 |   1.267 |    1.257 | 
     | u0/FE_PSC2656_N126     | I ^ -> Z ^   | BUFFD2   | 0.068 |   1.335 |    1.325 | 
     | u0/w_reg_1__18_        | D ^          | DFQD1    | 0.000 |   1.335 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin sa33_reg_1_/CP 
Endpoint:   sa33_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa10_reg_3_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.152
- Setup                         0.023
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.309
- Arrival Time                  1.318
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.143
     = Beginpoint Arrival Time       0.143
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | sa10_reg_3_            | CP ^         |           |       |   0.143 |    0.133 | 
     | sa10_reg_3_            | CP ^ -> Q ^  | DFQD2     | 0.140 |   0.282 |    0.273 | 
     | FE_OFC983_sa10_3_      | I ^ -> Z ^   | BUFFD16   | 0.068 |   0.350 |    0.341 | 
     | us10/FE_OFC984_sa10_3_ | I ^ -> ZN v  | CKND12    | 0.036 |   0.386 |    0.377 | 
     | us10/U46               | A1 v -> ZN ^ | ND2D3     | 0.068 |   0.454 |    0.445 | 
     | us10/U146              | A2 ^ -> ZN v | OAI211D1  | 0.077 |   0.531 |    0.522 | 
     | us10/FE_RC_4806_0      | A1 v -> ZN ^ | AOI211XD0 | 0.075 |   0.606 |    0.597 | 
     | us10/FE_RC_130_0       | A1 ^ -> ZN v | CKND2D1   | 0.052 |   0.658 |    0.649 | 
     | us10/FE_RC_2973_0      | A1 v -> ZN ^ | CKND2D1   | 0.044 |   0.702 |    0.692 | 
     | us10/FE_RC_2972_0      | A1 ^ -> ZN v | CKND2D1   | 0.040 |   0.742 |    0.732 | 
     | us10/FE_RC_2971_0      | A1 v -> ZN ^ | NR2XD1    | 0.048 |   0.790 |    0.781 | 
     | us10/U437              | A1 ^ -> ZN v | ND3D2     | 0.046 |   0.835 |    0.826 | 
     | us10/FE_OCPC1770_n443  | I v -> ZN ^  | INVD2     | 0.057 |   0.893 |    0.883 | 
     | us10/U180              | A2 ^ -> ZN v | CKND2D8   | 0.060 |   0.953 |    0.943 | 
     | FE_RC_2976_0           | A2 v -> ZN ^ | ND2D2     | 0.048 |   1.000 |    0.991 | 
     | FE_RC_2975_0           | B ^ -> ZN v  | OAI21D4   | 0.042 |   1.043 |    1.034 | 
     | U849                   | A3 v -> Z ^  | XOR3D1    | 0.100 |   1.143 |    1.134 | 
     | U1206                  | A3 ^ -> Z v  | XOR3D2    | 0.133 |   1.276 |    1.267 | 
     | FE_RC_150_0            | A1 v -> ZN ^ | OAI21D4   | 0.041 |   1.318 |    1.308 | 
     | sa33_reg_1_            | D ^          | DFQD4     | 0.000 |   1.318 |    1.309 | 
     +--------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin u0/w_reg_3__18_/CP 
Endpoint:   u0/w_reg_3__18_/D (^) checked with  leading edge of 'clk'
Beginpoint: u0/w_reg_3__12_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.140
- Setup                         0.021
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.299
- Arrival Time                  1.306
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                        |              |         |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+---------+----------| 
     | u0/w_reg_3__12_        | CP ^         |         |       |   0.155 |    0.148 | 
     | u0/w_reg_3__12_        | CP ^ -> Q v  | DFQD2   | 0.162 |   0.317 |    0.310 | 
     | u0/FE_OFC119_w3_12_    | I v -> Z v   | BUFFD12 | 0.060 |   0.377 |    0.370 | 
     | u0/u1/FE_OFC120_w3_12_ | I v -> ZN ^  | INVD12  | 0.045 |   0.422 |    0.415 | 
     | u0/u1/U55              | A2 ^ -> ZN v | ND2D4   | 0.065 |   0.487 |    0.480 | 
     | u0/u1/FE_OFC867_n751   | I v -> ZN ^  | CKND3   | 0.054 |   0.541 |    0.534 | 
     | u0/u1/U248             | A1 ^ -> ZN v | ND2D1   | 0.064 |   0.605 |    0.598 | 
     | u0/u1/U317             | I v -> ZN ^  | CKND1   | 0.047 |   0.651 |    0.644 | 
     | u0/u1/U353             | A3 ^ -> ZN v | NR4D1   | 0.075 |   0.726 |    0.719 | 
     | u0/u1/U18              | B1 v -> ZN ^ | OAI22D2 | 0.070 |   0.797 |    0.790 | 
     | u0/u1/FE_RC_2592_0     | B1 ^ -> ZN v | INR2D2  | 0.033 |   0.830 |    0.823 | 
     | u0/u1/FE_RC_2516_0     | A1 v -> ZN ^ | CKND2D1 | 0.038 |   0.868 |    0.861 | 
     | u0/u1/FE_RC_2514_0     | A1 ^ -> ZN v | NR2XD1  | 0.029 |   0.897 |    0.889 | 
     | u0/u1/FE_RC_2515_0     | I v -> ZN ^  | CKND2   | 0.035 |   0.931 |    0.924 | 
     | u0/FE_RC_5510_0        | B1 ^ -> ZN v | INR2XD0 | 0.048 |   0.979 |    0.972 | 
     | u0/FE_RC_2326_0        | A1 v -> ZN v | IND2D2  | 0.076 |   1.055 |    1.048 | 
     | u0/U333                | A1 v -> ZN ^ | XNR2D4  | 0.107 |   1.162 |    1.154 | 
     | u0/U217                | A3 ^ -> Z v  | XOR3D4  | 0.111 |   1.273 |    1.266 | 
     | u0/FE_RC_4545_0        | A1 v -> ZN ^ | OAI21D4 | 0.033 |   1.306 |    1.299 | 
     | u0/w_reg_3__18_        | D ^          | DFQD4   | 0.000 |   1.306 |    1.299 | 
     +------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin sa13_reg_2_/CP 
Endpoint:   sa13_reg_2_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa10_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.154
- Setup                         0.024
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.310
- Arrival Time                  1.317
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.143
     = Beginpoint Arrival Time       0.143
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | sa10_reg_3_            | CP ^         |           |       |   0.143 |    0.136 | 
     | sa10_reg_3_            | CP ^ -> Q v  | DFQD2     | 0.158 |   0.301 |    0.294 | 
     | FE_OFC983_sa10_3_      | I v -> Z v   | BUFFD16   | 0.066 |   0.367 |    0.360 | 
     | us10/FE_OFC984_sa10_3_ | I v -> ZN ^  | CKND12    | 0.034 |   0.401 |    0.394 | 
     | us10/U46               | A1 ^ -> ZN v | ND2D3     | 0.085 |   0.486 |    0.479 | 
     | us10/U146              | A2 v -> ZN ^ | OAI211D1  | 0.092 |   0.578 |    0.571 | 
     | us10/FE_RC_4806_0      | A1 ^ -> ZN v | AOI211XD0 | 0.073 |   0.651 |    0.644 | 
     | us10/FE_RC_130_0       | A1 v -> ZN ^ | CKND2D1   | 0.048 |   0.699 |    0.692 | 
     | us10/FE_RC_2973_0      | A1 ^ -> ZN v | CKND2D1   | 0.041 |   0.740 |    0.733 | 
     | us10/FE_RC_2972_0      | A1 v -> ZN ^ | CKND2D1   | 0.041 |   0.781 |    0.774 | 
     | us10/FE_RC_2971_0      | A1 ^ -> ZN v | NR2XD1    | 0.040 |   0.821 |    0.814 | 
     | us10/U437              | A1 v -> ZN ^ | ND3D2     | 0.031 |   0.852 |    0.845 | 
     | us10/FE_OCPC1770_n443  | I ^ -> ZN v  | INVD2     | 0.039 |   0.891 |    0.884 | 
     | us10/U180              | A2 v -> ZN ^ | CKND2D8   | 0.053 |   0.944 |    0.937 | 
     | FE_RC_2976_0           | A2 ^ -> ZN v | ND2D2     | 0.051 |   0.995 |    0.988 | 
     | FE_RC_2975_0           | B v -> ZN ^  | OAI21D4   | 0.034 |   1.030 |    1.023 | 
     | U1405                  | A1 ^ -> Z v  | XOR4D2    | 0.208 |   1.238 |    1.231 | 
     | FE_RC_1222_0           | A1 v -> ZN ^ | OAI21D4   | 0.079 |   1.316 |    1.309 | 
     | sa13_reg_2_            | D ^          | DFQD2     | 0.000 |   1.317 |    1.310 | 
     +--------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin sa03_reg_1_/CP 
Endpoint:   sa03_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa10_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.139
- Setup                         0.029
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.290
- Arrival Time                  1.296
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.143
     = Beginpoint Arrival Time       0.143
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | sa10_reg_3_            | CP ^         |           |       |   0.143 |    0.136 | 
     | sa10_reg_3_            | CP ^ -> Q v  | DFQD2     | 0.158 |   0.301 |    0.295 | 
     | FE_OFC983_sa10_3_      | I v -> Z v   | BUFFD16   | 0.066 |   0.367 |    0.361 | 
     | us10/FE_OFC984_sa10_3_ | I v -> ZN ^  | CKND12    | 0.034 |   0.401 |    0.395 | 
     | us10/U46               | A1 ^ -> ZN v | ND2D3     | 0.085 |   0.486 |    0.480 | 
     | us10/U146              | A2 v -> ZN ^ | OAI211D1  | 0.092 |   0.578 |    0.572 | 
     | us10/FE_RC_4806_0      | A1 ^ -> ZN v | AOI211XD0 | 0.073 |   0.651 |    0.645 | 
     | us10/FE_RC_130_0       | A1 v -> ZN ^ | CKND2D1   | 0.048 |   0.699 |    0.693 | 
     | us10/FE_RC_2973_0      | A1 ^ -> ZN v | CKND2D1   | 0.041 |   0.740 |    0.734 | 
     | us10/FE_RC_2972_0      | A1 v -> ZN ^ | CKND2D1   | 0.041 |   0.781 |    0.775 | 
     | us10/FE_RC_2971_0      | A1 ^ -> ZN v | NR2XD1    | 0.040 |   0.821 |    0.814 | 
     | us10/U437              | A1 v -> ZN ^ | ND3D2     | 0.031 |   0.852 |    0.845 | 
     | us10/FE_OCPC1770_n443  | I ^ -> ZN v  | INVD2     | 0.039 |   0.891 |    0.885 | 
     | us10/U180              | A2 v -> ZN ^ | CKND2D8   | 0.053 |   0.944 |    0.938 | 
     | FE_RC_2976_0           | A2 ^ -> ZN v | ND2D2     | 0.051 |   0.995 |    0.989 | 
     | FE_RC_2975_0           | B v -> ZN ^  | OAI21D4   | 0.034 |   1.030 |    1.023 | 
     | U1229                  | A2 ^ -> Z v  | XOR4D1    | 0.217 |   1.247 |    1.241 | 
     | FE_RC_516_0            | A1 v -> ZN ^ | OAI21D1   | 0.049 |   1.296 |    1.290 | 
     | sa03_reg_1_            | D ^          | DFQD4     | 0.000 |   1.296 |    1.290 | 
     +--------------------------------------------------------------------------------+ 

