# Copyright (c) 2024 Seb Holzapfel <me@sebholzapfel.com>
#
# SPDX-License-Identifier: CERN-OHL-S-2.0

"""
CRT / Vectorscope simulator.
Rasterizes X/Y (audio channel 0, 1) and color (audio channel 3) to a simulated
CRT display, with intensity gradient and afterglow effects.

Simple gateware-only version, this is mostly useful for debugging the
memory and video subsystems with an ILA or simulation, as it's smaller.

Passing the ``--spectrogram`` passes frequency and magnitude information
to the plotter (from channel 0) instead of just passing through X and Y.

See 'xbeam' for SoC version of the scope with a menu system.

.. code-block:: bash

    # for visualizing the color palette
    $ pdm colors_vectorscope

"""

import os

from amaranth import *
from amaranth.build import *
from amaranth.lib import data, stream, wiring
from amaranth.lib.cdc import FFSynchronizer
from amaranth.lib.wiring import In, Out

from tiliqua import dsp
from tiliqua.build import sim
from tiliqua.build.types import BitstreamHelp
from tiliqua.build.cli import top_level_cli
from tiliqua.build.sim import FakeTiliquaDomainGenerator
from tiliqua.dsp import ASQ
from tiliqua.periph import eurorack_pmod, psram
from tiliqua.platform import *
from tiliqua.raster import PSQ, scope
from tiliqua.raster.persist import Persistance
from tiliqua.raster.plot import FramebufferPlotter
from tiliqua.video import framebuffer, palette
from vendor.ila import AsyncSerialILA

class VectorScopeTop(Elaboratable):

    """
    Top-level Vectorscope design.
    """

    bitstream_help = BitstreamHelp(
        brief="Vectorscope (no CPU or menu!).",
        io_left=['x', 'y', '', '', '', '', '', ''],
        io_right=['', '', 'video', '', '', '']
    )

    def __init__(self, *, clock_settings, spectrogram):

        if not clock_settings.modeline:
            # No SoC / EDID reading here: user must specify video mode.
            raise ValueError("This design requires a fixed modeline: use `--modeline`.")

        self.clock_settings = clock_settings
        self.spectrogram = spectrogram

        # PSRAM with an internal arbiter to support multiple DMA masters.
        self.psram_periph = psram.Peripheral(size=16*1024*1024)

        # Audio interface
        self.pmod0 = eurorack_pmod.EurorackPmod(self.clock_settings.audio_clock)

        #
        # Create all the DMA initiators
        #

        # Initiator 1: Framebuffer / video PHY (streams framebuffer out video port)
        self.palette = palette.ColorPalette()
        self.fb = framebuffer.DMAFramebuffer(
            fixed_modeline=clock_settings.modeline, palette=self.palette)
        self.psram_periph.add_master(self.fb.bus)

        # Initiator 2: Persistance / phosphor decay (decays framebuffer intensity)
        self.persist = Persistance(bus_signature=self.fb.bus.signature)
        self.psram_periph.add_master(self.persist.bus)

        # Initiator 3: Plotting backend (internal cache, blend writes to framebuffer)
        self.fb_plot = FramebufferPlotter(bus_signature=self.fb.bus.signature, n_ports=1)
        self.psram_periph.add_master(self.fb_plot.bus)

        #
        # Create the plotting logic itself
        #

        self.n_upsample = 32 if self.spectrogram else 8
        self.vector_periph = scope.VectorPeripheral()
        if self.spectrogram:
            self.spectro = scope.Spectrogram(fs=clock_settings.audio_clock.fs())

        super().__init__()

    def elaborate(self, platform):
        m = Module()

        m.submodules.pmod0 = pmod0 = self.pmod0

        m.submodules.fb_plot = self.fb_plot

        if sim.is_hw(platform):
            m.submodules.car = car = platform.clock_domain_generator(self.clock_settings)
            m.submodules.reboot = reboot = RebootProvider(self.clock_settings.frequencies.sync)
            m.submodules.btn = FFSynchronizer(
                    platform.request("encoder").s.i, reboot.button)
            m.submodules.pmod0_provider = pmod0_provider = eurorack_pmod.FFCProvider()
            wiring.connect(m, self.pmod0.pins, pmod0_provider.pins)
            m.d.comb += self.pmod0.codec_mute.eq(reboot.mute)
        else:
            m.submodules.car = FakeTiliquaDomainGenerator()

        m.submodules.palette = self.palette
        m.submodules.fb = self.fb
        m.submodules.persist = self.persist
        m.submodules.vector_periph = self.vector_periph

        # Hook up framebuffer properties to decay and plotter (they need to know
        # what the current modeline is)
        wiring.connect(m, wiring.flipped(self.fb.fbp), self.persist.fbp)
        wiring.connect(m, wiring.flipped(self.fb.fbp), self.fb_plot.fbp)

        # Upsample all 4 channels before vectorscope
        fs = self.clock_settings.audio_clock.fs()
        m.submodules.up_split4 = up_split4 = dsp.Split(n_channels=4, shape=PSQ)
        m.submodules.up_merge4 = up_merge4 = dsp.Merge(n_channels=4, shape=PSQ)
        for ch in range(4):
            r = dsp.Resample(fs_in=fs, n_up=self.n_upsample, m_down=1, shape=PSQ)
            setattr(m.submodules, f"resample{ch}", r)
            wiring.connect(m, up_split4.o[ch], r.i)
            wiring.connect(m, r.o, up_merge4.i[ch])
        wiring.connect(m, up_merge4.o, self.vector_periph.i)

        if self.spectrogram:
            m.submodules.spectro = self.spectro
            wiring.connect(m, self.pmod0.o_cal, self.spectro.i)
            dsp.connect_remap(m, self.spectro.o, up_split4.i, lambda o, i: [
                i.payload[ch].eq(o.payload[ch]) for ch in range(4)])
        else:
            dsp.connect_remap(m, self.pmod0.o_cal, up_split4.i, lambda o, i: [
                i.payload[ch].eq(o.payload[ch]) for ch in range(4)])

        # Connect vector peripheral to plotter
        wiring.connect(m, self.vector_periph.o, self.fb_plot.i[0])

        # Memory controller hangs if we start making requests to it straight away.
        on_delay = Signal(32)
        with m.If(on_delay < 0xFFFF):
            m.d.sync += on_delay.eq(on_delay+1)
        with m.Else():
            m.d.sync += self.fb.fbp.enable.eq(1)

        # Optional ILA, very useful for low-level PSRAM debugging...
        if not platform.ila:
            m.submodules.psram_periph = self.psram_periph
        else:
            # HACK: eager elaboration so ILA has something to attach to
            m.submodules.psram_periph = self.psram_periph.elaborate(platform)

            test_signal = Signal(16, reset=0xFEED)
            ila_signals = [
                test_signal,
                self.psram_periph.psram.idle,
                self.psram_periph.psram.perform_write,
                self.psram_periph.psram.start_transfer,
                self.psram_periph.psram.final_word,
                self.psram_periph.psram.read_ready,
                self.psram_periph.psram.write_ready,
                self.psram_periph.psram.fsm,
                self.psram_periph.psram.phy.datavalid,
                self.psram_periph.psram.phy.burstdet,
                self.psram_periph.psram.phy.cs,
                self.psram_periph.psram.phy.clk_en,
                self.psram_periph.psram.phy.ready,
                self.psram_periph.psram.phy.readclksel,
            ]
            self.ila = AsyncSerialILA(signals=ila_signals,
                                      sample_depth=4096, divisor=521,
                                      domain='sync', sample_rate=60e6) # ~115200 baud on USB clock
            m.submodules += self.ila
            m.d.comb += [
                self.ila.trigger.eq(self.psram_periph.psram.start_transfer),
                platform.request("uart").tx.o.eq(self.ila.tx), # needs FFSync?
            ]

        return m

def colors():
    """
    Render image of intensity/color palette used internally by DMAFramebuffer.
    This is useful for quickly tweaking it.
    """
    import matplotlib.pyplot as plt
    import numpy as np
    rs, gs, bs = palette.compute_color_palette()

    i_levels = 16
    c_levels = 16
    data = np.empty((i_levels, c_levels, 3), dtype=np.uint8)
    for i in range(i_levels):
        for c in range(c_levels):
            data[i,c,:] = (rs[i*i_levels + c],
                           gs[i*i_levels + c],
                           bs[i*i_levels + c])

    fig, ax = plt.subplots()
    ax.imshow(data)
    ax.grid(which='major', axis='both', linestyle='-', color='k', linewidth=2)
    ax.set_xticks(np.arange(-.5, 16, 1));
    ax.set_yticks(np.arange(-.5, 16, 1));
    save_to = 'vectorscope_palette.png'
    print(f'save palette render to {save_to}')
    plt.savefig(save_to)

def simulation_ports(fragment):
    return {
        "clk_sync":       (ClockSignal("sync"),                        None),
        "rst_sync":       (ResetSignal("sync"),                        None),
        "clk_dvi":        (ClockSignal("dvi"),                         None),
        "rst_dvi":        (ResetSignal("dvi"),                         None),
        "clk_audio":      (ClockSignal("audio"),                       None),
        "rst_audio":      (ResetSignal("audio"),                       None),
        "i2s_sdin1":      (fragment.pmod0.pins.i2s.sdin1,              None),
        "i2s_sdout1":     (fragment.pmod0.pins.i2s.sdout1,             None),
        "i2s_lrck":       (fragment.pmod0.pins.i2s.lrck,               None),
        "i2s_bick":       (fragment.pmod0.pins.i2s.bick,               None),
        "idle":           (fragment.psram_periph.simif.idle,           None),
        "address_ptr":    (fragment.psram_periph.simif.address_ptr,    None),
        "read_data_view": (fragment.psram_periph.simif.read_data_view, None),
        "write_data":     (fragment.psram_periph.simif.write_data,     None),
        "read_ready":     (fragment.psram_periph.simif.read_ready,     None),
        "write_ready":    (fragment.psram_periph.simif.write_ready,    None),
        "dvi_de":         (fragment.fb.simif.de,                    None),
        "dvi_vsync":      (fragment.fb.simif.vsync,                 None),
        "dvi_hsync":      (fragment.fb.simif.hsync,                 None),
        "dvi_r":          (fragment.fb.simif.r,                     None),
        "dvi_g":          (fragment.fb.simif.g,                     None),
        "dvi_b":          (fragment.fb.simif.b,                     None),
    }

def argparse_callback(parser):
    parser.add_argument('--spectrogram', action='store_true',
                        help=f"Display a spectrogram instead of vectorscope")

def argparse_fragment(args):
    return {
        "spectrogram": args.spectrogram,
    }

if __name__ == "__main__":
    this_path = os.path.dirname(os.path.realpath(__file__))
    top_level_cli(
        VectorScopeTop,
        ila_supported=True,
        sim_ports=simulation_ports,
        sim_harness="../../src/top/vectorscope_no_soc/sim/sim.cpp",
        argparse_callback=argparse_callback,
        argparse_fragment=argparse_fragment,
    )
