GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f45aa900000,4096
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 5850
gpu_sim_insn = 15360
gpu_ipc =       2.6256
gpu_tot_sim_cycle = 5850
gpu_tot_sim_insn = 15360
gpu_tot_ipc =       2.6256
gpu_tot_issued_cta = 4
gpu_occupancy = 16.3076% 
gpu_tot_occupancy = 16.3076% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0438
partiton_level_parallism_total  =       0.0438
partiton_level_parallism_util =       2.9425
partiton_level_parallism_util_total  =       2.9425
L2_BW  =       1.5852 GB/Sec
L2_BW_total  =       1.5852 GB/Sec
gpu_total_sim_rate=15360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 256
	L1D_total_cache_misses = 256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 8
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 15360
gpgpu_n_tot_w_icount = 480
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28	W0_Idle:3954	W0_Scoreboard:9106	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:480
single_issue_nums: WS0:120	WS1:120	WS2:120	WS3:120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
maxmflatency = 540 
max_icnt2mem_latency = 69 
maxmrqlatency = 13 
max_icnt2sh_latency = 4 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128 	14 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	222 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	248 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        762       758    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        765       762    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        758       754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        768       765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        754       750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        747       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        771       768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        750       746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        762       758    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        765       762    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        758       754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        768       765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        754       750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        747       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        771       768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        750       746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928844
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18042i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00906729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00912257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928844
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18035i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0101178
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00917786
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18042i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00906729
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00912257
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928844
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928844
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928844
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18035i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0101178
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18087 n_nop=18077 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001769
n_activity=90 dram_eff=0.3556
bk0: 4a 18041i bk1: 4a 18042i bk2: 0a 18085i bk3: 0a 18087i bk4: 0a 18087i bk5: 0a 18087i bk6: 0a 18087i bk7: 0a 18087i bk8: 0a 18087i bk9: 0a 18087i bk10: 0a 18087i bk11: 0a 18087i bk12: 0a 18087i bk13: 0a 18087i bk14: 0a 18087i bk15: 0a 18088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.001769 
total_CMD = 18087 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18025 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18087 
n_nop = 18077 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00917786

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 256
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=256
icnt_total_pkts_simt_to_mem=256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 256
Req_Network_cycles = 5850
Req_Network_injected_packets_per_cycle =       0.0438 
Req_Network_conflicts_per_cycle =       0.0089
Req_Network_conflicts_per_cycle_util =       0.5977
Req_Bank_Level_Parallism =       2.9425
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0032
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 256
Reply_Network_cycles = 5850
Reply_Network_injected_packets_per_cycle =        0.0438
Reply_Network_conflicts_per_cycle =        0.0082
Reply_Network_conflicts_per_cycle_util =       0.5393
Reply_Bank_Level_Parallism =       2.8764
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 15360 (inst/sec)
gpgpu_simulation_rate = 5850 (cycle/sec)
gpgpu_silicon_slowdown = 193504x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5575
gpu_sim_insn = 15360
gpu_ipc =       2.7552
gpu_tot_sim_cycle = 11425
gpu_tot_sim_insn = 30720
gpu_tot_ipc =       2.6888
gpu_tot_issued_cta = 8
gpu_occupancy = 16.1872% 
gpu_tot_occupancy = 16.2594% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0459
partiton_level_parallism_total  =       0.0448
partiton_level_parallism_util =       2.6392
partiton_level_parallism_util_total  =       2.7826
L2_BW  =       1.6634 GB/Sec
L2_BW_total  =       1.6233 GB/Sec
gpu_total_sim_rate=10240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 512
	L1D_total_cache_misses = 512
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 15
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 30720
gpgpu_n_tot_w_icount = 960
gpgpu_n_stall_shd_mem = 128
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 128
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57	W0_Idle:7935	W0_Scoreboard:13688	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:960
single_issue_nums: WS0:240	WS1:240	WS2:240	WS3:240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10240 {40:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
maxmflatency = 540 
max_icnt2mem_latency = 69 
maxmrqlatency = 13 
max_icnt2sh_latency = 6 
averagemflatency = 334 
avg_icnt2mem_latency = 65 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	368 	30 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	461 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	482 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1244      1238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1245      1239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1240      1235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1250      1246    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1227      1221    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1222      1216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1248      1242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1224      1217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1251      1242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1257      1248    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1242      1235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1263      1254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1234      1227    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1220      1211    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1268      1263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1226      1219    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00475557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35282i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00464234
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00467065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00475557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00475557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00475557
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35275i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00518017
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00469896
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00475557
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35282i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00464234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00467065
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00475557
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00475557
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00475557
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35275i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00518017
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35327 n_nop=35317 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009058
n_activity=90 dram_eff=0.3556
bk0: 4a 35281i bk1: 4a 35282i bk2: 0a 35325i bk3: 0a 35327i bk4: 0a 35327i bk5: 0a 35327i bk6: 0a 35327i bk7: 0a 35327i bk8: 0a 35327i bk9: 0a 35327i bk10: 0a 35327i bk11: 0a 35327i bk12: 0a 35327i bk13: 0a 35327i bk14: 0a 35327i bk15: 0a 35328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000906 
total_CMD = 35327 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35265 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35327 
n_nop = 35317 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00469896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 512
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=512
icnt_total_pkts_simt_to_mem=512
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 512
Req_Network_cycles = 11425
Req_Network_injected_packets_per_cycle =       0.0448 
Req_Network_conflicts_per_cycle =       0.0100
Req_Network_conflicts_per_cycle_util =       0.6196
Req_Bank_Level_Parallism =       2.7826
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0028
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 512
Reply_Network_cycles = 11425
Reply_Network_injected_packets_per_cycle =        0.0448
Reply_Network_conflicts_per_cycle =        0.0102
Reply_Network_conflicts_per_cycle_util =       0.6257
Reply_Bank_Level_Parallism =       2.7380
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 10240 (inst/sec)
gpgpu_simulation_rate = 3808 (cycle/sec)
gpgpu_silicon_slowdown = 297268x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-3.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 3
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-3.traceg
launching kernel name: _Z4copyPfS_ii uid: 3
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 3: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5564
gpu_sim_insn = 15360
gpu_ipc =       2.7606
gpu_tot_sim_cycle = 16989
gpu_tot_sim_insn = 46080
gpu_tot_ipc =       2.7123
gpu_tot_issued_cta = 12
gpu_occupancy = 16.2104% 
gpu_tot_occupancy = 16.2455% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0460
partiton_level_parallism_total  =       0.0452
partiton_level_parallism_util =       3.1220
partiton_level_parallism_util_total  =       2.8872
L2_BW  =       1.6667 GB/Sec
L2_BW_total  =       1.6375 GB/Sec
gpu_total_sim_rate=9216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 768
	L1D_total_cache_misses = 768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 21
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 46080
gpgpu_n_tot_w_icount = 1440
gpgpu_n_stall_shd_mem = 192
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3072
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 192
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:11895	W0_Scoreboard:18149	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1440
single_issue_nums: WS0:360	WS1:360	WS2:360	WS3:360	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15360 {40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15360 {40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
maxmflatency = 540 
max_icnt2mem_latency = 69 
maxmrqlatency = 13 
max_icnt2sh_latency = 6 
averagemflatency = 295 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624 	30 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	717 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	720 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1726      1715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1724      1716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1720      1713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1735      1731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1698      1690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1695      1687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1726      1719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1696      1687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1728      1717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1736      1725    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1714      1705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1741      1730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1707      1698    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1689      1678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1750      1742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1697      1688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52488i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00312185
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00314088
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319799
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52481i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00348352
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00315992
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319799
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52488i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00312185
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00314088
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319799
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319799
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319799
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52481i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00348352
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52533 n_nop=52523 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006091
n_activity=90 dram_eff=0.3556
bk0: 4a 52487i bk1: 4a 52488i bk2: 0a 52531i bk3: 0a 52533i bk4: 0a 52533i bk5: 0a 52533i bk6: 0a 52533i bk7: 0a 52533i bk8: 0a 52533i bk9: 0a 52533i bk10: 0a 52533i bk11: 0a 52533i bk12: 0a 52533i bk13: 0a 52533i bk14: 0a 52533i bk15: 0a 52534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000609 
total_CMD = 52533 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52533 
n_nop = 52523 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00315992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 768
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=768
icnt_total_pkts_simt_to_mem=768
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 768
Req_Network_cycles = 16989
Req_Network_injected_packets_per_cycle =       0.0452 
Req_Network_conflicts_per_cycle =       0.0072
Req_Network_conflicts_per_cycle_util =       0.4586
Req_Bank_Level_Parallism =       2.8872
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0019
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 768
Reply_Network_cycles = 16989
Reply_Network_injected_packets_per_cycle =        0.0452
Reply_Network_conflicts_per_cycle =        0.0095
Reply_Network_conflicts_per_cycle_util =       0.5919
Reply_Bank_Level_Parallism =       2.8235
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 9216 (inst/sec)
gpgpu_simulation_rate = 3397 (cycle/sec)
gpgpu_silicon_slowdown = 333235x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-4.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 4
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-4.traceg
launching kernel name: _Z4copyPfS_ii uid: 4
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 4: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 5562
gpu_sim_insn = 15360
gpu_ipc =       2.7616
gpu_tot_sim_cycle = 22551
gpu_tot_sim_insn = 61440
gpu_tot_ipc =       2.7245
gpu_tot_issued_cta = 16
gpu_occupancy = 16.1877% 
gpu_tot_occupancy = 16.2328% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0460
partiton_level_parallism_total  =       0.0454
partiton_level_parallism_util =       3.6056
partiton_level_parallism_util_total  =       3.0386
L2_BW  =       1.6673 GB/Sec
L2_BW_total  =       1.6449 GB/Sec
gpu_total_sim_rate=10240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1024
	L1D_total_cache_misses = 1024
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 61440
gpgpu_n_tot_w_icount = 1920
gpgpu_n_stall_shd_mem = 256
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 256
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115	W0_Idle:15867	W0_Scoreboard:22590	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
single_issue_nums: WS0:480	WS1:480	WS2:480	WS3:480	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20480 {40:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
maxmflatency = 540 
max_icnt2mem_latency = 69 
maxmrqlatency = 13 
max_icnt2sh_latency = 6 
averagemflatency = 279 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	880 	30 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	973 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	972 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2211      2194    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2205      2196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2199      2191    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2209      2203    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2169      2160    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2164      2154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2200      2191    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2172      2161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2203      2190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2213      2201    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2187      2175    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2220      2208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2182      2170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2163      2150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2231      2222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2167      2155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240922
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69687i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00235186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0023662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240922
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240922
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240922
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69680i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00262433
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00238054
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240922
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69687i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00235186
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0023662
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240922
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240922
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240922
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69680i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00262433
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=69732 n_nop=69722 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004589
n_activity=90 dram_eff=0.3556
bk0: 4a 69686i bk1: 4a 69687i bk2: 0a 69730i bk3: 0a 69732i bk4: 0a 69732i bk5: 0a 69732i bk6: 0a 69732i bk7: 0a 69732i bk8: 0a 69732i bk9: 0a 69732i bk10: 0a 69732i bk11: 0a 69732i bk12: 0a 69732i bk13: 0a 69732i bk14: 0a 69732i bk15: 0a 69733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000459 
total_CMD = 69732 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69732 
n_nop = 69722 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00238054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1024
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1024
icnt_total_pkts_simt_to_mem=1024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1024
Req_Network_cycles = 22551
Req_Network_injected_packets_per_cycle =       0.0454 
Req_Network_conflicts_per_cycle =       0.0058
Req_Network_conflicts_per_cycle_util =       0.3887
Req_Bank_Level_Parallism =       3.0386
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0015
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 1024
Reply_Network_cycles = 22551
Reply_Network_injected_packets_per_cycle =        0.0454
Reply_Network_conflicts_per_cycle =        0.0078
Reply_Network_conflicts_per_cycle_util =       0.5072
Reply_Bank_Level_Parallism =       2.9681
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 10240 (inst/sec)
gpgpu_simulation_rate = 3758 (cycle/sec)
gpgpu_silicon_slowdown = 301224x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-5.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 5
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-5.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 5: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5647
gpu_sim_insn = 26624
gpu_ipc =       4.7147
gpu_tot_sim_cycle = 28198
gpu_tot_sim_insn = 88064
gpu_tot_ipc =       3.1231
gpu_tot_issued_cta = 20
gpu_occupancy = 16.2916% 
gpu_tot_occupancy = 16.2446% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0453
partiton_level_parallism_total  =       0.0454
partiton_level_parallism_util =       3.2000
partiton_level_parallism_util_total  =       3.0695
L2_BW  =       1.6422 GB/Sec
L2_BW_total  =       1.6443 GB/Sec
gpu_total_sim_rate=11008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1280
	L1D_total_cache_misses = 1280
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 32
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 90112
gpgpu_n_tot_w_icount = 2816
gpgpu_n_stall_shd_mem = 320
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5120
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 2048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 320
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:266	W0_Idle:20209	W0_Scoreboard:27501	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2752
single_issue_nums: WS0:704	WS1:704	WS2:704	WS3:704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25600 {40:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25600 {40:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5120 {8:640,}
maxmflatency = 540 
max_icnt2mem_latency = 69 
maxmrqlatency = 13 
max_icnt2sh_latency = 7 
averagemflatency = 269 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1136 	30 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1229 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1211 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2695      2676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2682      2670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2686      2676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2689      2681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2650      2639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2649      2637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2677      2665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2648      2635    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2685      2670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2712      2696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2673      2660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2692      2677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2666      2653    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2642      2626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2713      2702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2650      2636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87149i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00188086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00189233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192674
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192674
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87142i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00209877
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0019038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192674
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87149i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00188086
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00189233
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192674
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192674
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192674
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87142i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00209877
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87194 n_nop=87184 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000367
n_activity=90 dram_eff=0.3556
bk0: 4a 87148i bk1: 4a 87149i bk2: 0a 87192i bk3: 0a 87194i bk4: 0a 87194i bk5: 0a 87194i bk6: 0a 87194i bk7: 0a 87194i bk8: 0a 87194i bk9: 0a 87194i bk10: 0a 87194i bk11: 0a 87194i bk12: 0a 87194i bk13: 0a 87194i bk14: 0a 87194i bk15: 0a 87195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000367 
total_CMD = 87194 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87132 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87194 
n_nop = 87184 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0019038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1280
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.2000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 640
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1280
icnt_total_pkts_simt_to_mem=1280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1280
Req_Network_cycles = 28198
Req_Network_injected_packets_per_cycle =       0.0454 
Req_Network_conflicts_per_cycle =       0.0051
Req_Network_conflicts_per_cycle_util =       0.3429
Req_Bank_Level_Parallism =       3.0695
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0013
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 1280
Reply_Network_cycles = 28198
Reply_Network_injected_packets_per_cycle =        0.0454
Reply_Network_conflicts_per_cycle =        0.0075
Reply_Network_conflicts_per_cycle_util =       0.4930
Reply_Bank_Level_Parallism =       2.9767
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 11008 (inst/sec)
gpgpu_simulation_rate = 3524 (cycle/sec)
gpgpu_silicon_slowdown = 321225x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-6.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 6
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-6.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 6
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 6: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 5644
gpu_sim_insn = 26624
gpu_ipc =       4.7172
gpu_tot_sim_cycle = 33842
gpu_tot_sim_insn = 114688
gpu_tot_ipc =       3.3889
gpu_tot_issued_cta = 24
gpu_occupancy = 16.2935% 
gpu_tot_occupancy = 16.2528% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0454
partiton_level_parallism_total  =       0.0454
partiton_level_parallism_util =       3.3684
partiton_level_parallism_util_total  =       3.1156
L2_BW  =       1.6430 GB/Sec
L2_BW_total  =       1.6441 GB/Sec
gpu_total_sim_rate=11468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1536
	L1D_total_cache_misses = 1536
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 38
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 30
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 118784
gpgpu_n_tot_w_icount = 3712
gpgpu_n_stall_shd_mem = 384
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 384
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:426	W0_Idle:24528	W0_Scoreboard:32434	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
single_issue_nums: WS0:928	WS1:928	WS2:928	WS3:928	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
maxmflatency = 540 
max_icnt2mem_latency = 69 
maxmrqlatency = 13 
max_icnt2sh_latency = 7 
averagemflatency = 264 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1392 	30 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1485 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1427 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3178      3156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3155      3141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3175      3163    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3175      3165    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3133      3120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3131      3117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3155      3142    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3129      3113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3162      3143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3196      3178    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3153      3137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3170      3153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3157      3143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3125      3106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3208      3195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3140      3123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160538
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104603i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00156716
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00157671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160538
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104596i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00174872
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00158627
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160538
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104603i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00156716
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00157671
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160538
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160538
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160538
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104596i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00174872
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104648 n_nop=104638 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=90 dram_eff=0.3556
bk0: 4a 104602i bk1: 4a 104603i bk2: 0a 104646i bk3: 0a 104648i bk4: 0a 104648i bk5: 0a 104648i bk6: 0a 104648i bk7: 0a 104648i bk8: 0a 104648i bk9: 0a 104648i bk10: 0a 104648i bk11: 0a 104648i bk12: 0a 104648i bk13: 0a 104648i bk14: 0a 104648i bk15: 0a 104649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000306 
total_CMD = 104648 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 104586 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104648 
n_nop = 104638 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00158627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1536
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.1667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1536
icnt_total_pkts_simt_to_mem=1536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1536
Req_Network_cycles = 33842
Req_Network_injected_packets_per_cycle =       0.0454 
Req_Network_conflicts_per_cycle =       0.0045
Req_Network_conflicts_per_cycle_util =       0.3063
Req_Bank_Level_Parallism =       3.1156
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 1536
Reply_Network_cycles = 33842
Reply_Network_injected_packets_per_cycle =        0.0454
Reply_Network_conflicts_per_cycle =        0.0093
Reply_Network_conflicts_per_cycle_util =       0.6181
Reply_Bank_Level_Parallism =       3.0236
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 11468 (inst/sec)
gpgpu_simulation_rate = 3384 (cycle/sec)
gpgpu_silicon_slowdown = 334515x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-7.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 7
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-7.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 7
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 7: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5643
gpu_sim_insn = 26624
gpu_ipc =       4.7181
gpu_tot_sim_cycle = 39485
gpu_tot_sim_insn = 141312
gpu_tot_ipc =       3.5789
gpu_tot_issued_cta = 28
gpu_occupancy = 16.3061% 
gpu_tot_occupancy = 16.2605% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0454
partiton_level_parallism_total  =       0.0454
partiton_level_parallism_util =       3.5556
partiton_level_parallism_util_total  =       3.1717
L2_BW  =       1.6433 GB/Sec
L2_BW_total  =       1.6440 GB/Sec
gpu_total_sim_rate=11776

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1792
	L1D_total_cache_misses = 1792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 44
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 896

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 147456
gpgpu_n_tot_w_icount = 4608
gpgpu_n_stall_shd_mem = 448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7168
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 6144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:579	W0_Idle:28869	W0_Scoreboard:37340	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4416
single_issue_nums: WS0:1152	WS1:1152	WS2:1152	WS3:1152	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35840 {40:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35840 {40:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7168 {8:896,}
maxmflatency = 540 
max_icnt2mem_latency = 69 
maxmrqlatency = 13 
max_icnt2sh_latency = 7 
averagemflatency = 260 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1648 	30 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1741 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1654 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3662      3638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3653      3637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3661      3647    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3654      3640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3615      3600    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3612      3595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3630      3613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3616      3598    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3647      3626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3669      3649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3643      3625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3645      3626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3644      3629    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3608      3587    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3684      3669    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3622      3603    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137596
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122052i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00134319
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00135138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137596
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122045i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00149881
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00135957
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122052i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00134319
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00135138
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137596
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137596
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137596
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122045i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00149881
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122097 n_nop=122087 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=90 dram_eff=0.3556
bk0: 4a 122051i bk1: 4a 122052i bk2: 0a 122095i bk3: 0a 122097i bk4: 0a 122097i bk5: 0a 122097i bk6: 0a 122097i bk7: 0a 122097i bk8: 0a 122097i bk9: 0a 122097i bk10: 0a 122097i bk11: 0a 122097i bk12: 0a 122097i bk13: 0a 122097i bk14: 0a 122097i bk15: 0a 122098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000262 
total_CMD = 122097 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 122035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122097 
n_nop = 122087 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00135957

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1792
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.1429
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 896
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1792
icnt_total_pkts_simt_to_mem=1792
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1792
Req_Network_cycles = 39485
Req_Network_injected_packets_per_cycle =       0.0454 
Req_Network_conflicts_per_cycle =       0.0043
Req_Network_conflicts_per_cycle_util =       0.2973
Req_Bank_Level_Parallism =       3.1717
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 1792
Reply_Network_cycles = 39485
Reply_Network_injected_packets_per_cycle =        0.0454
Reply_Network_conflicts_per_cycle =        0.0095
Reply_Network_conflicts_per_cycle_util =       0.6443
Reply_Bank_Level_Parallism =       3.0790
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 11776 (inst/sec)
gpgpu_simulation_rate = 3290 (cycle/sec)
gpgpu_silicon_slowdown = 344072x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-8.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 8
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-8.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 8
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 8: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 5660
gpu_sim_insn = 26624
gpu_ipc =       4.7039
gpu_tot_sim_cycle = 45145
gpu_tot_sim_insn = 167936
gpu_tot_ipc =       3.7199
gpu_tot_issued_cta = 32
gpu_occupancy = 16.2598% 
gpu_tot_occupancy = 16.2604% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0452
partiton_level_parallism_total  =       0.0454
partiton_level_parallism_util =       2.6122
partiton_level_parallism_util_total  =       3.0890
L2_BW  =       1.6384 GB/Sec
L2_BW_total  =       1.6433 GB/Sec
gpu_total_sim_rate=12918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2048
	L1D_total_cache_misses = 2048
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 54
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 38
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 176128
gpgpu_n_tot_w_icount = 5504
gpgpu_n_stall_shd_mem = 512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 512
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:735	W0_Idle:33233	W0_Scoreboard:42368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5248
single_issue_nums: WS0:1376	WS1:1376	WS2:1376	WS3:1376	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
maxmflatency = 540 
max_icnt2mem_latency = 69 
maxmrqlatency = 13 
max_icnt2sh_latency = 7 
averagemflatency = 258 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1889 	45 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1978 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1906 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4138      4112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4125      4107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4151      4135    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4136      4120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4100      4083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4102      4083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4108      4089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4098      4078    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4132      4106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4150      4125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4157      4137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4120      4098    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4147      4127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4116      4091    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4171      4153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4112      4091    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139555i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00117479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00118195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120344
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139548i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00131089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00118911
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120344
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139555i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00117479
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00118195
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120344
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120344
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120344
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139548i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00131089
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=139600 n_nop=139590 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=90 dram_eff=0.3556
bk0: 4a 139554i bk1: 4a 139555i bk2: 0a 139598i bk3: 0a 139600i bk4: 0a 139600i bk5: 0a 139600i bk6: 0a 139600i bk7: 0a 139600i bk8: 0a 139600i bk9: 0a 139600i bk10: 0a 139600i bk11: 0a 139600i bk12: 0a 139600i bk13: 0a 139600i bk14: 0a 139600i bk15: 0a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000229 
total_CMD = 139600 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 139538 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139600 
n_nop = 139590 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00118911

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2048
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.1250
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2048
icnt_total_pkts_simt_to_mem=2048
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2048
Req_Network_cycles = 45145
Req_Network_injected_packets_per_cycle =       0.0454 
Req_Network_conflicts_per_cycle =       0.0047
Req_Network_conflicts_per_cycle_util =       0.3198
Req_Bank_Level_Parallism =       3.0890
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2048
Reply_Network_cycles = 45145
Reply_Network_injected_packets_per_cycle =        0.0454
Reply_Network_conflicts_per_cycle =        0.0086
Reply_Network_conflicts_per_cycle_util =       0.5735
Reply_Bank_Level_Parallism =       3.0118
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 12918 (inst/sec)
gpgpu_simulation_rate = 3472 (cycle/sec)
gpgpu_silicon_slowdown = 326036x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-9.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 9
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-9.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 9
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 9: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5666
gpu_sim_insn = 16384
gpu_ipc =       2.8916
gpu_tot_sim_cycle = 50811
gpu_tot_sim_insn = 184320
gpu_tot_ipc =       3.6276
gpu_tot_issued_cta = 36
gpu_occupancy = 15.2267% 
gpu_tot_occupancy = 16.1418% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1130
partiton_level_parallism_total  =       0.0529
partiton_level_parallism_util =       3.6782
partiton_level_parallism_util_total  =       3.2115
L2_BW  =       4.0917 GB/Sec
L2_BW_total  =       1.9163 GB/Sec
gpu_total_sim_rate=12288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2688
	L1D_total_cache_misses = 2304
	L1D_total_cache_miss_rate = 0.8571
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 62
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 192512
gpgpu_n_tot_w_icount = 6016
gpgpu_n_stall_shd_mem = 1024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1152
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:811	W0_Idle:38690	W0_Scoreboard:46895	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5760
single_issue_nums: WS0:1504	WS1:1504	WS2:1504	WS3:1504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9216 {8:1152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61440 {40:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46080 {40:1152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 256 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2511 	63 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2595 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2325 	249 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5309      5280    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5303      5282    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5345      5329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5309      5292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5291      5272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5287      5266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5288      5268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5285      5264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5315      5293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       5349      5328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       5358      5342    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       5325      5304    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       5345      5327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       5320      5301    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       5365      5347    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       5312      5296    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157076i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00104378
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00105015
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106924
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106924
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157069i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00116471
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00105651
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106924
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157076i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00104378
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00105015
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106924
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106924
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106924
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157069i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00116471
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157121 n_nop=157111 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=90 dram_eff=0.3556
bk0: 4a 157075i bk1: 4a 157076i bk2: 0a 157119i bk3: 0a 157121i bk4: 0a 157121i bk5: 0a 157121i bk6: 0a 157121i bk7: 0a 157121i bk8: 0a 157121i bk9: 0a 157121i bk10: 0a 157121i bk11: 0a 157121i bk12: 0a 157121i bk13: 0a 157121i bk14: 0a 157121i bk15: 0a 157122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000204 
total_CMD = 157121 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 157059 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157121 
n_nop = 157111 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00105651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 84, Miss = 8, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2688
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0952
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2688
icnt_total_pkts_simt_to_mem=2688
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2688
Req_Network_cycles = 50811
Req_Network_injected_packets_per_cycle =       0.0529 
Req_Network_conflicts_per_cycle =       0.0051
Req_Network_conflicts_per_cycle_util =       0.3094
Req_Bank_Level_Parallism =       3.2115
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0014
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 2688
Reply_Network_cycles = 50811
Reply_Network_injected_packets_per_cycle =        0.0529
Reply_Network_conflicts_per_cycle =        0.0212
Reply_Network_conflicts_per_cycle_util =       1.2532
Reply_Bank_Level_Parallism =       3.1220
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 12288 (inst/sec)
gpgpu_simulation_rate = 3387 (cycle/sec)
gpgpu_silicon_slowdown = 334219x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-10.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 10
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-10.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 10
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 10: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 5659
gpu_sim_insn = 16384
gpu_ipc =       2.8952
gpu_tot_sim_cycle = 56470
gpu_tot_sim_insn = 200704
gpu_tot_ipc =       3.5542
gpu_tot_issued_cta = 40
gpu_occupancy = 15.2439% 
gpu_tot_occupancy = 16.0499% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1131
partiton_level_parallism_total  =       0.0589
partiton_level_parallism_util =       3.6782
partiton_level_parallism_util_total  =       3.2918
L2_BW  =       4.0967 GB/Sec
L2_BW_total  =       2.1348 GB/Sec
gpu_total_sim_rate=11806

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3328
	L1D_total_cache_misses = 2560
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 54
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 208896
gpgpu_n_tot_w_icount = 6528
gpgpu_n_stall_shd_mem = 1536
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 10240
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1536
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:887	W0_Idle:44087	W0_Scoreboard:51422	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6272
single_issue_nums: WS0:1632	WS1:1632	WS2:1632	WS3:1632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51200 {40:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 252 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3133 	81 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3212 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2959 	255 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6480      6449    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6479      6456    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6532      6516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6490      6472    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6479      6458    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6470      6446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       6467      6444    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6464      6442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6486      6462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       6527      6503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       6551      6536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6498      6475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       6537      6516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       6505      6483    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       6545      6526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       6500      6481    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174575i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000939182
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000944909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962089
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962089
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174568i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00104799
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000950636
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962089
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174575i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000939182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000944909
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962089
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962089
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962089
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174568i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00104799
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=174620 n_nop=174610 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001833
n_activity=90 dram_eff=0.3556
bk0: 4a 174574i bk1: 4a 174575i bk2: 0a 174618i bk3: 0a 174620i bk4: 0a 174620i bk5: 0a 174620i bk6: 0a 174620i bk7: 0a 174620i bk8: 0a 174620i bk9: 0a 174620i bk10: 0a 174620i bk11: 0a 174620i bk12: 0a 174620i bk13: 0a 174620i bk14: 0a 174620i bk15: 0a 174621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000183 
total_CMD = 174620 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 174558 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 174620 
n_nop = 174610 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000950636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3328
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0769
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3328
icnt_total_pkts_simt_to_mem=3328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3328
Req_Network_cycles = 56470
Req_Network_injected_packets_per_cycle =       0.0589 
Req_Network_conflicts_per_cycle =       0.0054
Req_Network_conflicts_per_cycle_util =       0.3027
Req_Bank_Level_Parallism =       3.2918
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0016
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 3328
Reply_Network_cycles = 56470
Reply_Network_injected_packets_per_cycle =        0.0589
Reply_Network_conflicts_per_cycle =        0.0195
Reply_Network_conflicts_per_cycle_util =       1.0647
Reply_Bank_Level_Parallism =       3.2155
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 11806 (inst/sec)
gpgpu_simulation_rate = 3321 (cycle/sec)
gpgpu_silicon_slowdown = 340861x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-11.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 11
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-11.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 11
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 11: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5662
gpu_sim_insn = 16384
gpu_ipc =       2.8937
gpu_tot_sim_cycle = 62132
gpu_tot_sim_insn = 217088
gpu_tot_ipc =       3.4940
gpu_tot_issued_cta = 44
gpu_occupancy = 15.2190% 
gpu_tot_occupancy = 15.9727% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1130
partiton_level_parallism_total  =       0.0639
partiton_level_parallism_util =       3.9506
partiton_level_parallism_util_total  =       3.3828
L2_BW  =       4.0946 GB/Sec
L2_BW_total  =       2.3134 GB/Sec
gpu_total_sim_rate=11425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3968
	L1D_total_cache_misses = 2816
	L1D_total_cache_miss_rate = 0.7097
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 78
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 225280
gpgpu_n_tot_w_icount = 7040
gpgpu_n_stall_shd_mem = 2048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1408
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 11264
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:961	W0_Idle:49607	W0_Scoreboard:55832	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6784
single_issue_nums: WS0:1760	WS1:1760	WS2:1760	WS3:1760	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11264 {8:1408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 102400 {40:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56320 {40:1408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 249 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3773 	81 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3852 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3376 	364 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7654      7622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7656      7633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7710      7693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7662      7643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7653      7631    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7643      7619    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7643      7620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       7642      7618    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       7673      7654    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       7722      7703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7748      7736    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       7699      7676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       7727      7709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       7706      7688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       7734      7716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       7697      7684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000874412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192084i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000853593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000858798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000874412
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000874412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000874412
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192077i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000952485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000864003
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000874412
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192084i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000853593
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000858798
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000874412
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000874412
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000874412
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192077i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000952485
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=192129 n_nop=192119 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=90 dram_eff=0.3556
bk0: 4a 192083i bk1: 4a 192084i bk2: 0a 192127i bk3: 0a 192129i bk4: 0a 192129i bk5: 0a 192129i bk6: 0a 192129i bk7: 0a 192129i bk8: 0a 192129i bk9: 0a 192129i bk10: 0a 192129i bk11: 0a 192129i bk12: 0a 192129i bk13: 0a 192129i bk14: 0a 192129i bk15: 0a 192130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000167 
total_CMD = 192129 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 192067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192129 
n_nop = 192119 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000864003

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3968
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0645
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3968
icnt_total_pkts_simt_to_mem=3968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3968
Req_Network_cycles = 62132
Req_Network_injected_packets_per_cycle =       0.0639 
Req_Network_conflicts_per_cycle =       0.0050
Req_Network_conflicts_per_cycle_util =       0.2668
Req_Bank_Level_Parallism =       3.3828
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0016
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 3968
Reply_Network_cycles = 62132
Reply_Network_injected_packets_per_cycle =        0.0639
Reply_Network_conflicts_per_cycle =        0.0287
Reply_Network_conflicts_per_cycle_util =       1.4809
Reply_Bank_Level_Parallism =       3.2902
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0016
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 11425 (inst/sec)
gpgpu_simulation_rate = 3270 (cycle/sec)
gpgpu_silicon_slowdown = 346177x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-12.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 12
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-12.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 12
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 12: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 5657
gpu_sim_insn = 16384
gpu_ipc =       2.8962
gpu_tot_sim_cycle = 67789
gpu_tot_sim_insn = 233472
gpu_tot_ipc =       3.4441
gpu_tot_issued_cta = 48
gpu_occupancy = 15.2379% 
gpu_tot_occupancy = 15.9105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1131
partiton_level_parallism_total  =       0.0680
partiton_level_parallism_util =       3.8323
partiton_level_parallism_util_total  =       3.4388
L2_BW  =       4.0982 GB/Sec
L2_BW_total  =       2.4623 GB/Sec
gpu_total_sim_rate=11673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 4608
	L1D_total_cache_misses = 3072
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 85
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 69
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 241664
gpgpu_n_tot_w_icount = 7552
gpgpu_n_stall_shd_mem = 2560
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2560
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1033	W0_Idle:55052	W0_Scoreboard:60271	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7296
single_issue_nums: WS0:1888	WS1:1888	WS2:1888	WS3:1888	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61440 {40:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 247 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4413 	81 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4492 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3980 	400 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8823      8788    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8832      8810    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8891      8873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8834      8813    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8836      8811    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8817      8791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       8818      8793    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       8819      8795    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       8848      8826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8902      8880    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       8928      8915    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       8878      8854    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       8903      8884    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       8873      8855    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       8909      8892    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       8865      8850    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000801443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209577i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000782361
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000787131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000801443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000801443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000801443
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209570i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000873
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000791902
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000801443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209577i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000782361
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000787131
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000801443
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000801443
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000801443
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209570i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000873
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=209622 n_nop=209612 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=90 dram_eff=0.3556
bk0: 4a 209576i bk1: 4a 209577i bk2: 0a 209620i bk3: 0a 209622i bk4: 0a 209622i bk5: 0a 209622i bk6: 0a 209622i bk7: 0a 209622i bk8: 0a 209622i bk9: 0a 209622i bk10: 0a 209622i bk11: 0a 209622i bk12: 0a 209622i bk13: 0a 209622i bk14: 0a 209622i bk15: 0a 209623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000153 
total_CMD = 209622 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 209560 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209622 
n_nop = 209612 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000791902

========= L2 cache stats =========
L2_cache_bank[0]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 144, Miss = 8, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4608
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4608
icnt_total_pkts_simt_to_mem=4608
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4608
Req_Network_cycles = 67789
Req_Network_injected_packets_per_cycle =       0.0680 
Req_Network_conflicts_per_cycle =       0.0049
Req_Network_conflicts_per_cycle_util =       0.2455
Req_Bank_Level_Parallism =       3.4388
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0015
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0021

Reply_Network_injected_packets_num = 4608
Reply_Network_cycles = 67789
Reply_Network_injected_packets_per_cycle =        0.0680
Reply_Network_conflicts_per_cycle =        0.0274
Reply_Network_conflicts_per_cycle_util =       1.3537
Reply_Bank_Level_Parallism =       3.3537
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 11673 (inst/sec)
gpgpu_simulation_rate = 3389 (cycle/sec)
gpgpu_silicon_slowdown = 334021x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-13.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 13
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-13.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 13: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5664
gpu_sim_insn = 23552
gpu_ipc =       4.1582
gpu_tot_sim_cycle = 73453
gpu_tot_sim_insn = 257024
gpu_tot_ipc =       3.4992
gpu_tot_issued_cta = 52
gpu_occupancy = 16.2041% 
gpu_tot_occupancy = 15.9335% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0452
partiton_level_parallism_total  =       0.0662
partiton_level_parallism_util =       3.2821
partiton_level_parallism_util_total  =       3.4302
L2_BW  =       1.6372 GB/Sec
L2_BW_total  =       2.3987 GB/Sec
gpu_total_sim_rate=11682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 4864
	L1D_total_cache_misses = 3328
	L1D_total_cache_miss_rate = 0.6842
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 91
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 265216
gpgpu_n_tot_w_icount = 8288
gpgpu_n_stall_shd_mem = 2848
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1664
gpgpu_n_mem_write_global = 3200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13312
gpgpu_n_store_insn = 13312
gpgpu_n_shmem_insn = 10240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 224
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2624
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1123	W0_Idle:59207	W0_Scoreboard:65826	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8032
single_issue_nums: WS0:2072	WS1:2072	WS2:2072	WS3:2072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13312 {8:1664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 128000 {40:3200,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66560 {40:1664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25600 {8:3200,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 245 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4668 	82 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4748 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4218 	417 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9307      9271    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9318      9293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       9373      9352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9320      9296    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9314      9286    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       9302      9274    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       9307      9283    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       9295      9268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       9318      9294    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       9376      9352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       9411      9396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9357      9331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9382      9361    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9355      9335    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9387      9368    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9346      9329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000739642
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227092i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000722031
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000726434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000739642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000739642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000739642
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227085i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000805681
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000730836
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000739642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227092i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000722031
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000726434
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000739642
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000739642
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000739642
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227085i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000805681
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227137 n_nop=227127 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=90 dram_eff=0.3556
bk0: 4a 227091i bk1: 4a 227092i bk2: 0a 227135i bk3: 0a 227137i bk4: 0a 227137i bk5: 0a 227137i bk6: 0a 227137i bk7: 0a 227137i bk8: 0a 227137i bk9: 0a 227137i bk10: 0a 227137i bk11: 0a 227137i bk12: 0a 227137i bk13: 0a 227137i bk14: 0a 227137i bk15: 0a 227138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000141 
total_CMD = 227137 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227075 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227137 
n_nop = 227127 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000730836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 152, Miss = 8, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4864
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4864
icnt_total_pkts_simt_to_mem=4864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4864
Req_Network_cycles = 73453
Req_Network_injected_packets_per_cycle =       0.0662 
Req_Network_conflicts_per_cycle =       0.0047
Req_Network_conflicts_per_cycle_util =       0.2412
Req_Bank_Level_Parallism =       3.4302
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0014
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0021

Reply_Network_injected_packets_num = 4864
Reply_Network_cycles = 73453
Reply_Network_injected_packets_per_cycle =        0.0662
Reply_Network_conflicts_per_cycle =        0.0258
Reply_Network_conflicts_per_cycle_util =       1.3036
Reply_Bank_Level_Parallism =       3.3407
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 11682 (inst/sec)
gpgpu_simulation_rate = 3338 (cycle/sec)
gpgpu_silicon_slowdown = 339125x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-14.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 14
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-14.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 14: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 5658
gpu_sim_insn = 23552
gpu_ipc =       4.1626
gpu_tot_sim_cycle = 79111
gpu_tot_sim_insn = 280576
gpu_tot_ipc =       3.5466
gpu_tot_issued_cta = 56
gpu_occupancy = 16.2021% 
gpu_tot_occupancy = 15.9530% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0452
partiton_level_parallism_total  =       0.0647
partiton_level_parallism_util =       3.5068
partiton_level_parallism_util_total  =       3.4339
L2_BW  =       1.6390 GB/Sec
L2_BW_total  =       2.3444 GB/Sec
gpu_total_sim_rate=11690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 5120
	L1D_total_cache_misses = 3584
	L1D_total_cache_miss_rate = 0.7000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 93
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 288768
gpgpu_n_tot_w_icount = 9024
gpgpu_n_stall_shd_mem = 3136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 14336
gpgpu_n_shmem_insn = 12288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2688
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1185	W0_Idle:63374	W0_Scoreboard:71353	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8768
single_issue_nums: WS0:2256	WS1:2256	WS2:2256	WS3:2256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71680 {40:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 245 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4924 	82 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5004 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4458 	433 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9783      9745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9791      9764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       9850      9825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9800      9774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9797      9768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       9787      9756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       9789      9765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       9770      9741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       9797      9771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       9849      9823    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       9893      9876    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9833      9805    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9856      9833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9832      9810    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9862      9841    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9824      9805    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000686743
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244588i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000670392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00067448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000686743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000686743
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000686743
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244581i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000748059
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000678568
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000686743
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244588i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000670392
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00067448
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000686743
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000686743
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000686743
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244581i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000748059
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=244633 n_nop=244623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=90 dram_eff=0.3556
bk0: 4a 244587i bk1: 4a 244588i bk2: 0a 244631i bk3: 0a 244633i bk4: 0a 244633i bk5: 0a 244633i bk6: 0a 244633i bk7: 0a 244633i bk8: 0a 244633i bk9: 0a 244633i bk10: 0a 244633i bk11: 0a 244633i bk12: 0a 244633i bk13: 0a 244633i bk14: 0a 244633i bk15: 0a 244634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000131 
total_CMD = 244633 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 244571 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244633 
n_nop = 244623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000678568

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5120
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5120
icnt_total_pkts_simt_to_mem=5120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5120
Req_Network_cycles = 79111
Req_Network_injected_packets_per_cycle =       0.0647 
Req_Network_conflicts_per_cycle =       0.0044
Req_Network_conflicts_per_cycle_util =       0.2321
Req_Bank_Level_Parallism =       3.4339
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0014
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 5120
Reply_Network_cycles = 79111
Reply_Network_injected_packets_per_cycle =        0.0647
Reply_Network_conflicts_per_cycle =        0.0245
Reply_Network_conflicts_per_cycle_util =       1.2680
Reply_Bank_Level_Parallism =       3.3464
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 11690 (inst/sec)
gpgpu_simulation_rate = 3296 (cycle/sec)
gpgpu_silicon_slowdown = 343446x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-15.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 15
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-15.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 15
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 15: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5659
gpu_sim_insn = 23552
gpu_ipc =       4.1619
gpu_tot_sim_cycle = 84770
gpu_tot_sim_insn = 304128
gpu_tot_ipc =       3.5877
gpu_tot_issued_cta = 60
gpu_occupancy = 16.2026% 
gpu_tot_occupancy = 15.9699% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0452
partiton_level_parallism_total  =       0.0634
partiton_level_parallism_util =       3.5556
partiton_level_parallism_util_total  =       3.4395
L2_BW  =       1.6387 GB/Sec
L2_BW_total  =       2.2973 GB/Sec
gpu_total_sim_rate=12165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 5376
	L1D_total_cache_misses = 3840
	L1D_total_cache_miss_rate = 0.7143
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 93
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3456

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 312320
gpgpu_n_tot_w_icount = 9760
gpgpu_n_stall_shd_mem = 3424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1920
gpgpu_n_mem_write_global = 3456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 15360
gpgpu_n_shmem_insn = 14336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2752
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1220	W0_Idle:67553	W0_Scoreboard:76907	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9504
single_issue_nums: WS0:2440	WS1:2440	WS2:2440	WS3:2440	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15360 {8:1920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 138240 {40:3456,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76800 {40:1920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27648 {8:3456,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 245 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5180 	82 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5260 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4709 	438 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10262     10220    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10274     10245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      10334     10307    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      10279     10251    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      10269     10238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      10261     10228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      10267     10241    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      10247     10215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      10275     10247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      10326     10299    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      10369     10350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      10308     10278    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      10336     10311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      10306     10281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      10336     10313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      10300     10280    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000640896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262088i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000625637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000629451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000640896
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000640896
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000640896
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262081i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000698119
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000633266
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000640896
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262088i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000625637
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000629451
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000640896
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000640896
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000640896
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262081i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000698119
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=262133 n_nop=262123 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001221
n_activity=90 dram_eff=0.3556
bk0: 4a 262087i bk1: 4a 262088i bk2: 0a 262131i bk3: 0a 262133i bk4: 0a 262133i bk5: 0a 262133i bk6: 0a 262133i bk7: 0a 262133i bk8: 0a 262133i bk9: 0a 262133i bk10: 0a 262133i bk11: 0a 262133i bk12: 0a 262133i bk13: 0a 262133i bk14: 0a 262133i bk15: 0a 262134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000122 
total_CMD = 262133 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 262071 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 262133 
n_nop = 262123 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000633266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5376
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0476
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3456
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5376
icnt_total_pkts_simt_to_mem=5376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5376
Req_Network_cycles = 84770
Req_Network_injected_packets_per_cycle =       0.0634 
Req_Network_conflicts_per_cycle =       0.0041
Req_Network_conflicts_per_cycle_util =       0.2239
Req_Bank_Level_Parallism =       3.4395
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0013
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 5376
Reply_Network_cycles = 84770
Reply_Network_injected_packets_per_cycle =        0.0634
Reply_Network_conflicts_per_cycle =        0.0230
Reply_Network_conflicts_per_cycle_util =       1.2176
Reply_Bank_Level_Parallism =       3.3516
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0012
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 12165 (inst/sec)
gpgpu_simulation_rate = 3390 (cycle/sec)
gpgpu_silicon_slowdown = 333923x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-16.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 16
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-16.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 16
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 16: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 5662
gpu_sim_insn = 23552
gpu_ipc =       4.1597
gpu_tot_sim_cycle = 90432
gpu_tot_sim_insn = 327680
gpu_tot_ipc =       3.6235
gpu_tot_issued_cta = 64
gpu_occupancy = 16.2044% 
gpu_tot_occupancy = 15.9848% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0452
partiton_level_parallism_total  =       0.0623
partiton_level_parallism_util =       3.2821
partiton_level_parallism_util_total  =       3.4321
L2_BW  =       1.6378 GB/Sec
L2_BW_total  =       2.2560 GB/Sec
gpu_total_sim_rate=12136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 5632
	L1D_total_cache_misses = 4096
	L1D_total_cache_miss_rate = 0.7273
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 93
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3584

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 335872
gpgpu_n_tot_w_icount = 10496
gpgpu_n_stall_shd_mem = 3712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 3584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2816
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1246	W0_Idle:71769	W0_Scoreboard:82473	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
single_issue_nums: WS0:2624	WS1:2624	WS2:2624	WS3:2624	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 143360 {40:3584,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28672 {8:3584,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 244 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5436 	82 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5516 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4936 	467 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10743     10697    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10761     10731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      10814     10786    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      10760     10730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      10744     10709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      10737     10703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      10749     10721    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      10722     10689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      10747     10717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      10805     10775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      10847     10826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      10793     10761    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      10810     10783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      10784     10756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      10816     10790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      10774     10752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000600768
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279597i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000586464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00059004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000600768
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000600768
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000600768
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279590i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000654408
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000593616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000600768
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279597i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000586464
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00059004
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000600768
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000600768
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000600768
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279590i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000654408
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279642 n_nop=279632 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=90 dram_eff=0.3556
bk0: 4a 279596i bk1: 4a 279597i bk2: 0a 279640i bk3: 0a 279642i bk4: 0a 279642i bk5: 0a 279642i bk6: 0a 279642i bk7: 0a 279642i bk8: 0a 279642i bk9: 0a 279642i bk10: 0a 279642i bk11: 0a 279642i bk12: 0a 279642i bk13: 0a 279642i bk14: 0a 279642i bk15: 0a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000114 
total_CMD = 279642 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 279580 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279642 
n_nop = 279632 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000593616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 176, Miss = 8, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5632
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0455
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3584
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5632
icnt_total_pkts_simt_to_mem=5632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5632
Req_Network_cycles = 90432
Req_Network_injected_packets_per_cycle =       0.0623 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       0.2230
Req_Bank_Level_Parallism =       3.4321
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0012
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 5632
Reply_Network_cycles = 90432
Reply_Network_injected_packets_per_cycle =        0.0623
Reply_Network_conflicts_per_cycle =        0.0223
Reply_Network_conflicts_per_cycle_util =       1.1961
Reply_Bank_Level_Parallism =       3.3464
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0012
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 12136 (inst/sec)
gpgpu_simulation_rate = 3349 (cycle/sec)
gpgpu_silicon_slowdown = 338011x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-17.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 17
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-17.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 17
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 17: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 5626
gpu_sim_insn = 23552
gpu_ipc =       4.1863
gpu_tot_sim_cycle = 96058
gpu_tot_sim_insn = 351232
gpu_tot_ipc =       3.6565
gpu_tot_issued_cta = 68
gpu_occupancy = 16.2918% 
gpu_tot_occupancy = 16.0023% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0613
partiton_level_parallism_util =       3.6571
partiton_level_parallism_util_total  =       3.4413
L2_BW  =       1.6483 GB/Sec
L2_BW_total  =       2.2204 GB/Sec
gpu_total_sim_rate=12111

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 5888
	L1D_total_cache_misses = 4352
	L1D_total_cache_miss_rate = 0.7391
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 97
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3712

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 20
ctas_completed 68, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 359424
gpgpu_n_tot_w_icount = 11232
gpgpu_n_stall_shd_mem = 3840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2176
gpgpu_n_mem_write_global = 3712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17408
gpgpu_n_store_insn = 17408
gpgpu_n_shmem_insn = 18432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2880
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1272	W0_Idle:75988	W0_Scoreboard:87468	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10976
single_issue_nums: WS0:2808	WS1:2808	WS2:2808	WS3:2808	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17408 {8:2176,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 148480 {40:3712,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87040 {40:2176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29696 {8:3712,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 244 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5692 	82 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5772 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5168 	490 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11224     11176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11251     11219    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      11299     11268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      11237     11206    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      11233     11196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      11219     11182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      11226     11195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      11210     11175    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      11233     11201    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      11283     11252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      11329     11306    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      11273     11239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      11293     11264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      11260     11230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      11293     11266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      11249     11225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000565582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296994i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000552116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000555483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000565582
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000565582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000565582
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296987i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000616081
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000558849
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000565582
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296994i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000552116
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000555483
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000565582
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000565582
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000565582
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296987i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000616081
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=297039 n_nop=297029 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=90 dram_eff=0.3556
bk0: 4a 296993i bk1: 4a 296994i bk2: 0a 297037i bk3: 0a 297039i bk4: 0a 297039i bk5: 0a 297039i bk6: 0a 297039i bk7: 0a 297039i bk8: 0a 297039i bk9: 0a 297039i bk10: 0a 297039i bk11: 0a 297039i bk12: 0a 297039i bk13: 0a 297039i bk14: 0a 297039i bk15: 0a 297040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000108 
total_CMD = 297039 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 296977 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 297039 
n_nop = 297029 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000558849

========= L2 cache stats =========
L2_cache_bank[0]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5888
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0435
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3712
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5888
icnt_total_pkts_simt_to_mem=5888
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5888
Req_Network_cycles = 96058
Req_Network_injected_packets_per_cycle =       0.0613 
Req_Network_conflicts_per_cycle =       0.0039
Req_Network_conflicts_per_cycle_util =       0.2198
Req_Bank_Level_Parallism =       3.4413
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0012
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 5888
Reply_Network_cycles = 96058
Reply_Network_injected_packets_per_cycle =        0.0613
Reply_Network_conflicts_per_cycle =        0.0216
Reply_Network_conflicts_per_cycle_util =       1.1843
Reply_Bank_Level_Parallism =       3.3588
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 12111 (inst/sec)
gpgpu_simulation_rate = 3312 (cycle/sec)
gpgpu_silicon_slowdown = 341787x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-18.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 18
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-18.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 18
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 18: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 5630
gpu_sim_insn = 23552
gpu_ipc =       4.1833
gpu_tot_sim_cycle = 101688
gpu_tot_sim_insn = 374784
gpu_tot_ipc =       3.6856
gpu_tot_issued_cta = 72
gpu_occupancy = 16.2933% 
gpu_tot_occupancy = 16.0180% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0604
partiton_level_parallism_util =       3.5556
partiton_level_parallism_util_total  =       3.4459
L2_BW  =       1.6471 GB/Sec
L2_BW_total  =       2.1887 GB/Sec
gpu_total_sim_rate=12492

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 6144
	L1D_total_cache_misses = 4608
	L1D_total_cache_miss_rate = 0.7500
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 101
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 382976
gpgpu_n_tot_w_icount = 11968
gpgpu_n_stall_shd_mem = 3968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2304
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18432
gpgpu_n_store_insn = 18432
gpgpu_n_shmem_insn = 20480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2944
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1301	W0_Idle:80189	W0_Scoreboard:92518	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11712
single_issue_nums: WS0:2992	WS1:2992	WS2:2992	WS3:2992	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18432 {8:2304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 153600 {40:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92160 {40:2304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 244 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5948 	82 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6028 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5386 	525 	233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11707     11656    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11738     11705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      11772     11739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      11717     11684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      11718     11679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      11691     11652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      11712     11678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      11699     11662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      11717     11680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      11766     11732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      11809     11783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      11755     11719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      11780     11749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      11733     11701    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      11782     11751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      11737     11712    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314404i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000521547
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000524727
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534268
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534268
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314397i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00058197
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000527908
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534268
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314404i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000521547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000524727
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534268
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534268
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534268
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314397i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00058197
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=314449 n_nop=314439 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=90 dram_eff=0.3556
bk0: 4a 314403i bk1: 4a 314404i bk2: 0a 314447i bk3: 0a 314449i bk4: 0a 314449i bk5: 0a 314449i bk6: 0a 314449i bk7: 0a 314449i bk8: 0a 314449i bk9: 0a 314449i bk10: 0a 314449i bk11: 0a 314449i bk12: 0a 314449i bk13: 0a 314449i bk14: 0a 314449i bk15: 0a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000102 
total_CMD = 314449 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 314387 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 314449 
n_nop = 314439 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000527908

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 192, Miss = 8, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6144
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0417
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6144
icnt_total_pkts_simt_to_mem=6144
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6144
Req_Network_cycles = 101688
Req_Network_injected_packets_per_cycle =       0.0604 
Req_Network_conflicts_per_cycle =       0.0038
Req_Network_conflicts_per_cycle_util =       0.2176
Req_Bank_Level_Parallism =       3.4459
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 6144
Reply_Network_cycles = 101688
Reply_Network_injected_packets_per_cycle =        0.0604
Reply_Network_conflicts_per_cycle =        0.0212
Reply_Network_conflicts_per_cycle_util =       1.1805
Reply_Bank_Level_Parallism =       3.3611
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 12492 (inst/sec)
gpgpu_simulation_rate = 3389 (cycle/sec)
gpgpu_silicon_slowdown = 334021x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-19.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 19
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-19.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 19
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 19: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 19 
gpu_sim_cycle = 5626
gpu_sim_insn = 23552
gpu_ipc =       4.1863
gpu_tot_sim_cycle = 107314
gpu_tot_sim_insn = 398336
gpu_tot_ipc =       3.7119
gpu_tot_issued_cta = 76
gpu_occupancy = 16.2917% 
gpu_tot_occupancy = 16.0319% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0596
partiton_level_parallism_util =       3.6571
partiton_level_parallism_util_total  =       3.4539
L2_BW  =       1.6483 GB/Sec
L2_BW_total  =       2.1603 GB/Sec
gpu_total_sim_rate=12448

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 6400
	L1D_total_cache_misses = 4864
	L1D_total_cache_miss_rate = 0.7600
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 105
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3968

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
ctas_completed 76, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 406528
gpgpu_n_tot_w_icount = 12704
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2432
gpgpu_n_mem_write_global = 3968
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19456
gpgpu_n_store_insn = 19456
gpgpu_n_shmem_insn = 22528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1088
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3008
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1341	W0_Idle:84399	W0_Scoreboard:97504	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12448
single_issue_nums: WS0:3176	WS1:3176	WS2:3176	WS3:3176	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19456 {8:2432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 158720 {40:3968,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 97280 {40:2432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 31744 {8:3968,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 244 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6204 	82 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6284 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5612 	554 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12191     12138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12218     12183    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      12253     12218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      12197     12162    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      12197     12156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      12167     12126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      12193     12157    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      12177     12138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      12193     12153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      12252     12216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      12292     12264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      12242     12205    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      12272     12239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      12209     12174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      12264     12230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      12219     12192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331801i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000494205
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000497219
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506259
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506259
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331794i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000551461
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000500232
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506259
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331801i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000494205
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000497219
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506259
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506259
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506259
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331794i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000551461
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331846 n_nop=331836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.643e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 331800i bk1: 4a 331801i bk2: 0a 331844i bk3: 0a 331846i bk4: 0a 331846i bk5: 0a 331846i bk6: 0a 331846i bk7: 0a 331846i bk8: 0a 331846i bk9: 0a 331846i bk10: 0a 331846i bk11: 0a 331846i bk12: 0a 331846i bk13: 0a 331846i bk14: 0a 331846i bk15: 0a 331847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000096 
total_CMD = 331846 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331784 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331846 
n_nop = 331836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000500232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 200, Miss = 8, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6400
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0400
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3968
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6400
icnt_total_pkts_simt_to_mem=6400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6400
Req_Network_cycles = 107314
Req_Network_injected_packets_per_cycle =       0.0596 
Req_Network_conflicts_per_cycle =       0.0037
Req_Network_conflicts_per_cycle_util =       0.2115
Req_Bank_Level_Parallism =       3.4539
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 6400
Reply_Network_cycles = 107314
Reply_Network_injected_packets_per_cycle =        0.0596
Reply_Network_conflicts_per_cycle =        0.0208
Reply_Network_conflicts_per_cycle_util =       1.1721
Reply_Bank_Level_Parallism =       3.3684
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 12448 (inst/sec)
gpgpu_simulation_rate = 3353 (cycle/sec)
gpgpu_silicon_slowdown = 337608x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-20.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 20
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-20.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 20
GPGPU-Sim uArch: Shader 30 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 20: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 5631
gpu_sim_insn = 23552
gpu_ipc =       4.1826
gpu_tot_sim_cycle = 112945
gpu_tot_sim_insn = 421888
gpu_tot_ipc =       3.7353
gpu_tot_issued_cta = 80
gpu_occupancy = 16.2753% 
gpu_tot_occupancy = 16.0438% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0589
partiton_level_parallism_util =       3.4133
partiton_level_parallism_util_total  =       3.4523
L2_BW  =       1.6468 GB/Sec
L2_BW_total  =       2.1347 GB/Sec
gpu_total_sim_rate=12408

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 6656
	L1D_total_cache_misses = 5120
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 109
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 430080
gpgpu_n_tot_w_icount = 13440
gpgpu_n_stall_shd_mem = 4224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1379	W0_Idle:88705	W0_Scoreboard:102468	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13184
single_issue_nums: WS0:3360	WS1:3360	WS2:3360	WS3:3360	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102400 {40:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6454 	88 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6534 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5837 	585 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12680     12624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12697     12658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      12731     12692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      12688     12650    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      12691     12648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      12666     12624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      12682     12643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      12655     12613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      12669     12627    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      12731     12693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      12780     12749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      12720     12681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      12758     12724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      12698     12661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      12747     12709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      12702     12673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481018
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349214i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000469566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000472429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481018
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481018
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481018
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349207i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000523966
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000475292
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481018
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349214i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000469566
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000472429
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481018
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481018
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481018
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349207i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000523966
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=349259 n_nop=349249 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.162e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 349213i bk1: 4a 349214i bk2: 0a 349257i bk3: 0a 349259i bk4: 0a 349259i bk5: 0a 349259i bk6: 0a 349259i bk7: 0a 349259i bk8: 0a 349259i bk9: 0a 349259i bk10: 0a 349259i bk11: 0a 349259i bk12: 0a 349259i bk13: 0a 349259i bk14: 0a 349259i bk15: 0a 349260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000092 
total_CMD = 349259 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 349197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 349259 
n_nop = 349249 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000475292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6656
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0385
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6656
icnt_total_pkts_simt_to_mem=6656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6656
Req_Network_cycles = 112945
Req_Network_injected_packets_per_cycle =       0.0589 
Req_Network_conflicts_per_cycle =       0.0037
Req_Network_conflicts_per_cycle_util =       0.2168
Req_Bank_Level_Parallism =       3.4523
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 6656
Reply_Network_cycles = 112945
Reply_Network_injected_packets_per_cycle =        0.0589
Reply_Network_conflicts_per_cycle =        0.0204
Reply_Network_conflicts_per_cycle_util =       1.1641
Reply_Bank_Level_Parallism =       3.3701
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 12408 (inst/sec)
gpgpu_simulation_rate = 3321 (cycle/sec)
gpgpu_silicon_slowdown = 340861x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-21.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 21
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-21.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 21
GPGPU-Sim uArch: Shader 34 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 21: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 21 
gpu_sim_cycle = 5630
gpu_sim_insn = 22528
gpu_ipc =       4.0014
gpu_tot_sim_cycle = 118575
gpu_tot_sim_insn = 444416
gpu_tot_ipc =       3.7480
gpu_tot_issued_cta = 84
gpu_occupancy = 16.2663% 
gpu_tot_occupancy = 16.0541% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0583
partiton_level_parallism_util =       3.3247
partiton_level_parallism_util_total  =       3.4474
L2_BW  =       1.6471 GB/Sec
L2_BW_total  =       2.1116 GB/Sec
gpu_total_sim_rate=12344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 6912
	L1D_total_cache_misses = 5376
	L1D_total_cache_miss_rate = 0.7778
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 113
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4224

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 36
ctas_completed 84, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 452608
gpgpu_n_tot_w_icount = 14144
gpgpu_n_stall_shd_mem = 4352
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2688
gpgpu_n_mem_write_global = 4224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 21504
gpgpu_n_store_insn = 21504
gpgpu_n_shmem_insn = 26624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1433	W0_Idle:92948	W0_Scoreboard:107495	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13888
single_issue_nums: WS0:3536	WS1:3536	WS2:3536	WS3:3536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21504 {8:2688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 168960 {40:4224,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 107520 {40:2688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33792 {8:4224,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6710 	88 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6790 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6064 	613 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13166     13108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13179     13138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      13221     13180    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      13169     13131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      13170     13124    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      13161     13115    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      13164     13125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      13136     13092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      13154     13110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      13212     13170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      13278     13244    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      13212     13171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      13234     13199    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      13187     13148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      13232     13190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      13177     13145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000458179
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366624i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00044727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000449997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000458179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000458179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000458179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366617i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000499088
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000452724
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000458179
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366624i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00044727
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000449997
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000458179
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000458179
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000458179
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366617i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000499088
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=366669 n_nop=366659 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.727e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 366623i bk1: 4a 366624i bk2: 0a 366667i bk3: 0a 366669i bk4: 0a 366669i bk5: 0a 366669i bk6: 0a 366669i bk7: 0a 366669i bk8: 0a 366669i bk9: 0a 366669i bk10: 0a 366669i bk11: 0a 366669i bk12: 0a 366669i bk13: 0a 366669i bk14: 0a 366669i bk15: 0a 366670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000087 
total_CMD = 366669 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 366607 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 366669 
n_nop = 366659 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000452724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6912
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0370
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4224
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6912
icnt_total_pkts_simt_to_mem=6912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6912
Req_Network_cycles = 118575
Req_Network_injected_packets_per_cycle =       0.0583 
Req_Network_conflicts_per_cycle =       0.0037
Req_Network_conflicts_per_cycle_util =       0.2214
Req_Bank_Level_Parallism =       3.4474
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 6912
Reply_Network_cycles = 118575
Reply_Network_injected_packets_per_cycle =        0.0583
Reply_Network_conflicts_per_cycle =        0.0201
Reply_Network_conflicts_per_cycle_util =       1.1598
Reply_Bank_Level_Parallism =       3.3684
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 12344 (inst/sec)
gpgpu_simulation_rate = 3293 (cycle/sec)
gpgpu_silicon_slowdown = 343759x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-22.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 22
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-22.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 22
GPGPU-Sim uArch: Shader 38 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 22: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 5628
gpu_sim_insn = 22528
gpu_ipc =       4.0028
gpu_tot_sim_cycle = 124203
gpu_tot_sim_insn = 466944
gpu_tot_ipc =       3.7595
gpu_tot_issued_cta = 88
gpu_occupancy = 16.2923% 
gpu_tot_occupancy = 16.0647% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0577
partiton_level_parallism_util =       3.5556
partiton_level_parallism_util_total  =       3.4511
L2_BW  =       1.6477 GB/Sec
L2_BW_total  =       2.0906 GB/Sec
gpu_total_sim_rate=12620

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 7168
	L1D_total_cache_misses = 5632
	L1D_total_cache_miss_rate = 0.7857
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 119
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4352

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 79
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 475136
gpgpu_n_tot_w_icount = 14848
gpgpu_n_stall_shd_mem = 4480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2816
gpgpu_n_mem_write_global = 4352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22528
gpgpu_n_store_insn = 22528
gpgpu_n_shmem_insn = 28672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1280
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1474	W0_Idle:97168	W0_Scoreboard:112518	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14592
single_issue_nums: WS0:3712	WS1:3712	WS2:3712	WS3:3712	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22528 {8:2816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 174080 {40:4352,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 112640 {40:2816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 34816 {8:4352,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6966 	88 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7046 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6293 	639 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13641     13581    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13653     13610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      13711     13668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      13643     13603    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      13660     13612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      13647     13599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      13642     13601    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      13625     13579    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      13635     13587    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      13694     13649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      13765     13729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      13692     13648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      13729     13690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      13678     13638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      13709     13665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      13663     13629    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384027i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000427003
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000429607
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437418
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437418
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384020i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000476473
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000432211
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437418
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384027i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000427003
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000429607
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437418
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437418
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437418
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384020i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000476473
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=384072 n_nop=384062 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.332e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 384026i bk1: 4a 384027i bk2: 0a 384070i bk3: 0a 384072i bk4: 0a 384072i bk5: 0a 384072i bk6: 0a 384072i bk7: 0a 384072i bk8: 0a 384072i bk9: 0a 384072i bk10: 0a 384072i bk11: 0a 384072i bk12: 0a 384072i bk13: 0a 384072i bk14: 0a 384072i bk15: 0a 384073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000083 
total_CMD = 384072 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384072 
n_nop = 384062 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000432211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7168
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0357
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4352
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7168
icnt_total_pkts_simt_to_mem=7168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7168
Req_Network_cycles = 124203
Req_Network_injected_packets_per_cycle =       0.0577 
Req_Network_conflicts_per_cycle =       0.0036
Req_Network_conflicts_per_cycle_util =       0.2162
Req_Bank_Level_Parallism =       3.4511
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 7168
Reply_Network_cycles = 124203
Reply_Network_injected_packets_per_cycle =        0.0577
Reply_Network_conflicts_per_cycle =        0.0197
Reply_Network_conflicts_per_cycle_util =       1.1519
Reply_Bank_Level_Parallism =       3.3700
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 12620 (inst/sec)
gpgpu_simulation_rate = 3356 (cycle/sec)
gpgpu_silicon_slowdown = 337306x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-23.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 23
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-23.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 23
GPGPU-Sim uArch: Shader 42 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 23: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 23 
gpu_sim_cycle = 5641
gpu_sim_insn = 22528
gpu_ipc =       3.9936
gpu_tot_sim_cycle = 129844
gpu_tot_sim_insn = 489472
gpu_tot_ipc =       3.7697
gpu_tot_issued_cta = 92
gpu_occupancy = 16.2751% 
gpu_tot_occupancy = 16.0736% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0454
partiton_level_parallism_total  =       0.0572
partiton_level_parallism_util =       3.0843
partiton_level_parallism_util_total  =       3.4370
L2_BW  =       1.6439 GB/Sec
L2_BW_total  =       2.0712 GB/Sec
gpu_total_sim_rate=12550

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 7424
	L1D_total_cache_misses = 5888
	L1D_total_cache_miss_rate = 0.7931
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 123
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 79
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 44
ctas_completed 92, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 497664
gpgpu_n_tot_w_icount = 15552
gpgpu_n_stall_shd_mem = 4608
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2944
gpgpu_n_mem_write_global = 4480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23552
gpgpu_n_store_insn = 23552
gpgpu_n_shmem_insn = 30720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3264
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1506	W0_Idle:101444	W0_Scoreboard:117546	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15296
single_issue_nums: WS0:3888	WS1:3888	WS2:3888	WS3:3888	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23552 {8:2944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 179200 {40:4480,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 117760 {40:2944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35840 {8:4480,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7222 	88 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7302 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6541 	647 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      14130     14068    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      14133     14087    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      14198     14153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      14128     14086    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      14133     14083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      14131     14081    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      14113     14070    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      14109     14061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      14110     14060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      14173     14126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      14251     14212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      14174     14128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      14211     14170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      14165     14123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      14183     14137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      14144     14108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401471i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000408452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000410943
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418414
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418414
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401464i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000455773
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000413433
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418414
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401471i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000408452
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000410943
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418414
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418414
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418414
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401464i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000455773
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=401516 n_nop=401506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.97e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 401470i bk1: 4a 401471i bk2: 0a 401514i bk3: 0a 401516i bk4: 0a 401516i bk5: 0a 401516i bk6: 0a 401516i bk7: 0a 401516i bk8: 0a 401516i bk9: 0a 401516i bk10: 0a 401516i bk11: 0a 401516i bk12: 0a 401516i bk13: 0a 401516i bk14: 0a 401516i bk15: 0a 401517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000080 
total_CMD = 401516 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401454 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401516 
n_nop = 401506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000413433

========= L2 cache stats =========
L2_cache_bank[0]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 232, Miss = 8, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7424
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0345
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4480
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7424
icnt_total_pkts_simt_to_mem=7424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7424
Req_Network_cycles = 129844
Req_Network_injected_packets_per_cycle =       0.0572 
Req_Network_conflicts_per_cycle =       0.0035
Req_Network_conflicts_per_cycle_util =       0.2097
Req_Bank_Level_Parallism =       3.4370
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 7424
Reply_Network_cycles = 129844
Reply_Network_injected_packets_per_cycle =        0.0572
Reply_Network_conflicts_per_cycle =        0.0190
Reply_Network_conflicts_per_cycle_util =       1.1175
Reply_Bank_Level_Parallism =       3.3562
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 12550 (inst/sec)
gpgpu_simulation_rate = 3329 (cycle/sec)
gpgpu_silicon_slowdown = 340042x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-24.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 24
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-24.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 24
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 24: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 5638
gpu_sim_insn = 22528
gpu_ipc =       3.9957
gpu_tot_sim_cycle = 135482
gpu_tot_sim_insn = 512000
gpu_tot_ipc =       3.7791
gpu_tot_issued_cta = 96
gpu_occupancy = 16.2959% 
gpu_tot_occupancy = 16.0827% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0454
partiton_level_parallism_total  =       0.0567
partiton_level_parallism_util =       2.7826
partiton_level_parallism_util_total  =       3.4103
L2_BW  =       1.6448 GB/Sec
L2_BW_total  =       2.0534 GB/Sec
gpu_total_sim_rate=12487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 7680
	L1D_total_cache_misses = 6144
	L1D_total_cache_miss_rate = 0.8000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 129
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 81
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 520192
gpgpu_n_tot_w_icount = 16256
gpgpu_n_stall_shd_mem = 4736
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 4608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1408
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3328
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1533	W0_Idle:105674	W0_Scoreboard:122669	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16000
single_issue_nums: WS0:4064	WS1:4064	WS2:4064	WS3:4064	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 184320 {40:4608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36864 {8:4608,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7476 	90 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7554 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6797 	647 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      14605     14541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      14617     14569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      14685     14638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      14606     14562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      14615     14563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      14609     14557    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      14595     14550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      14595     14546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      14606     14553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      14646     14596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      14750     14708    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      14660     14611    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      14698     14654    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      14655     14610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      14667     14618    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      14625     14586    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000401003
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418905i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000391455
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000393842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000401003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000401003
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000401003
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418898i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000436806
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000396229
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000401003
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418905i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000391455
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000393842
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000401003
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000401003
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000401003
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418898i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000436806
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=418950 n_nop=418940 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.638e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 418904i bk1: 4a 418905i bk2: 0a 418948i bk3: 0a 418950i bk4: 0a 418950i bk5: 0a 418950i bk6: 0a 418950i bk7: 0a 418950i bk8: 0a 418950i bk9: 0a 418950i bk10: 0a 418950i bk11: 0a 418950i bk12: 0a 418950i bk13: 0a 418950i bk14: 0a 418950i bk15: 0a 418951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000076 
total_CMD = 418950 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 418888 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 418950 
n_nop = 418940 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000396229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 240, Miss = 8, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7680
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4608
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7680
icnt_total_pkts_simt_to_mem=7680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7680
Req_Network_cycles = 135482
Req_Network_injected_packets_per_cycle =       0.0567 
Req_Network_conflicts_per_cycle =       0.0036
Req_Network_conflicts_per_cycle_util =       0.2145
Req_Bank_Level_Parallism =       3.4103
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 7680
Reply_Network_cycles = 135482
Reply_Network_injected_packets_per_cycle =        0.0567
Reply_Network_conflicts_per_cycle =        0.0183
Reply_Network_conflicts_per_cycle_util =       1.0742
Reply_Bank_Level_Parallism =       3.3333
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 12487 (inst/sec)
gpgpu_simulation_rate = 3304 (cycle/sec)
gpgpu_silicon_slowdown = 342615x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-25.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 25
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-25.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 25
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 25: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 25 
gpu_sim_cycle = 5628
gpu_sim_insn = 20480
gpu_ipc =       3.6389
gpu_tot_sim_cycle = 141110
gpu_tot_sim_insn = 532480
gpu_tot_ipc =       3.7735
gpu_tot_issued_cta = 100
gpu_occupancy = 16.2921% 
gpu_tot_occupancy = 16.0909% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0562
partiton_level_parallism_util =       3.4595
partiton_level_parallism_util_total  =       3.4119
L2_BW  =       1.6477 GB/Sec
L2_BW_total  =       2.0372 GB/Sec
gpu_total_sim_rate=12678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 7936
	L1D_total_cache_misses = 6400
	L1D_total_cache_miss_rate = 0.8065
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 136
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4736

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 84
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 52
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 540672
gpgpu_n_tot_w_icount = 16896
gpgpu_n_stall_shd_mem = 4864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3200
gpgpu_n_mem_write_global = 4736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 25600
gpgpu_n_store_insn = 25600
gpgpu_n_shmem_insn = 34816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3392
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1589	W0_Idle:109904	W0_Scoreboard:127727	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16640
single_issue_nums: WS0:4224	WS1:4224	WS2:4224	WS3:4224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25600 {8:3200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 189440 {40:4736,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128000 {40:3200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37888 {8:4736,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7732 	90 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7810 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7048 	652 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15086     15020    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      15100     15050    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      15164     15115    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      15083     15037    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      15096     15042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      15090     15036    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      15080     15033    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      15080     15029    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      15090     15035    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      15132     15080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      15237     15192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      15148     15097    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      15170     15124    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      15142     15095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      15147     15096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      15104     15063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000385008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436309i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000375842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000378133
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000385008
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000385008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000385008
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436302i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000419384
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000380425
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000385008
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436309i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000375842
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000378133
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000385008
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000385008
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000385008
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436302i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000419384
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=436354 n_nop=436344 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.333e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 436308i bk1: 4a 436309i bk2: 0a 436352i bk3: 0a 436354i bk4: 0a 436354i bk5: 0a 436354i bk6: 0a 436354i bk7: 0a 436354i bk8: 0a 436354i bk9: 0a 436354i bk10: 0a 436354i bk11: 0a 436354i bk12: 0a 436354i bk13: 0a 436354i bk14: 0a 436354i bk15: 0a 436355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000073 
total_CMD = 436354 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 436292 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 436354 
n_nop = 436344 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000380425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 248, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7936
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0323
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4736
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7936
icnt_total_pkts_simt_to_mem=7936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7936
Req_Network_cycles = 141110
Req_Network_injected_packets_per_cycle =       0.0562 
Req_Network_conflicts_per_cycle =       0.0035
Req_Network_conflicts_per_cycle_util =       0.2094
Req_Bank_Level_Parallism =       3.4119
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 7936
Reply_Network_cycles = 141110
Reply_Network_injected_packets_per_cycle =        0.0562
Reply_Network_conflicts_per_cycle =        0.0176
Reply_Network_conflicts_per_cycle_util =       1.0454
Reply_Bank_Level_Parallism =       3.3345
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 12678 (inst/sec)
gpgpu_simulation_rate = 3359 (cycle/sec)
gpgpu_silicon_slowdown = 337005x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-26.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 26
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-26.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 26
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 26: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 5628
gpu_sim_insn = 20480
gpu_ipc =       3.6389
gpu_tot_sim_cycle = 146738
gpu_tot_sim_insn = 552960
gpu_tot_ipc =       3.7683
gpu_tot_issued_cta = 104
gpu_occupancy = 16.2603% 
gpu_tot_occupancy = 16.0973% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0558
partiton_level_parallism_util =       3.5556
partiton_level_parallism_util_total  =       3.4162
L2_BW  =       1.6477 GB/Sec
L2_BW_total  =       2.0223 GB/Sec
gpu_total_sim_rate=12567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 8192
	L1D_total_cache_misses = 6656
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4864

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 56
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 561152
gpgpu_n_tot_w_icount = 17536
gpgpu_n_stall_shd_mem = 4992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3328
gpgpu_n_mem_write_global = 4864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26624
gpgpu_n_store_insn = 26624
gpgpu_n_shmem_insn = 36864
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1536
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3456
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1622	W0_Idle:114143	W0_Scoreboard:132819	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17280
single_issue_nums: WS0:4384	WS1:4384	WS2:4384	WS3:4384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 26624 {8:3328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 194560 {40:4864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133120 {40:3328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 38912 {8:4864,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7988 	90 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8066 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7283 	673 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15563     15494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      15582     15530    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      15645     15595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      15569     15521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      15589     15533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      15572     15516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      15564     15515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      15566     15513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      15573     15516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      15622     15567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      15729     15680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      15628     15575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      15649     15601    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      15623     15574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      15633     15581    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      15581     15538    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000370242
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453712i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000361427
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000363631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000370242
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000370242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000370242
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453705i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0004033
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000365835
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000370242
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453712i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000361427
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000363631
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000370242
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000370242
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000370242
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453705i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0004033
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=453757 n_nop=453747 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.052e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 453711i bk1: 4a 453712i bk2: 0a 453755i bk3: 0a 453757i bk4: 0a 453757i bk5: 0a 453757i bk6: 0a 453757i bk7: 0a 453757i bk8: 0a 453757i bk9: 0a 453757i bk10: 0a 453757i bk11: 0a 453757i bk12: 0a 453757i bk13: 0a 453757i bk14: 0a 453757i bk15: 0a 453758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000071 
total_CMD = 453757 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 453695 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 453757 
n_nop = 453747 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000365835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8192
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4864
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8192
icnt_total_pkts_simt_to_mem=8192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8192
Req_Network_cycles = 146738
Req_Network_injected_packets_per_cycle =       0.0558 
Req_Network_conflicts_per_cycle =       0.0034
Req_Network_conflicts_per_cycle_util =       0.2077
Req_Bank_Level_Parallism =       3.4162
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 8192
Reply_Network_cycles = 146738
Reply_Network_injected_packets_per_cycle =        0.0558
Reply_Network_conflicts_per_cycle =        0.0173
Reply_Network_conflicts_per_cycle_util =       1.0359
Reply_Bank_Level_Parallism =       3.3382
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 12567 (inst/sec)
gpgpu_simulation_rate = 3334 (cycle/sec)
gpgpu_silicon_slowdown = 339532x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-27.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 27
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-27.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 27
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 27: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 27 
gpu_sim_cycle = 5629
gpu_sim_insn = 20480
gpu_ipc =       3.6383
gpu_tot_sim_cycle = 152367
gpu_tot_sim_insn = 573440
gpu_tot_ipc =       3.7635
gpu_tot_issued_cta = 108
gpu_occupancy = 16.2792% 
gpu_tot_occupancy = 16.1039% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0554
partiton_level_parallism_util =       3.6056
partiton_level_parallism_util_total  =       3.4216
L2_BW  =       1.6474 GB/Sec
L2_BW_total  =       2.0084 GB/Sec
gpu_total_sim_rate=12466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 8448
	L1D_total_cache_misses = 6912
	L1D_total_cache_miss_rate = 0.8182
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 150
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4992

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 90
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 60
ctas_completed 108, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 581632
gpgpu_n_tot_w_icount = 18176
gpgpu_n_stall_shd_mem = 5120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3456
gpgpu_n_mem_write_global = 4992
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27648
gpgpu_n_store_insn = 27648
gpgpu_n_shmem_insn = 38912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3520
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1668	W0_Idle:118368	W0_Scoreboard:137904	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
single_issue_nums: WS0:4544	WS1:4544	WS2:4544	WS3:4544	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27648 {8:3456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 199680 {40:4992,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138240 {40:3456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 39936 {8:4992,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8244 	90 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8322 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7507 	704 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      16048     15976    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      16060     16006    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      16123     16070    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      16050     16000    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      16074     16016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      16054     15996    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      16054     16003    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      16045     15989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      16058     15999    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      16114     16056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      16223     16173    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      16112     16057    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      16134     16083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      16109     16058    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      16106     16051    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      16067     16022    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000356564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471119i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000348074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000350197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000356564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000356564
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000356564
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471112i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0003884
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000352319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000356564
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471119i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000348074
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000350197
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000356564
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000356564
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000356564
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471112i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0003884
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=471164 n_nop=471154 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.792e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 471118i bk1: 4a 471119i bk2: 0a 471162i bk3: 0a 471164i bk4: 0a 471164i bk5: 0a 471164i bk6: 0a 471164i bk7: 0a 471164i bk8: 0a 471164i bk9: 0a 471164i bk10: 0a 471164i bk11: 0a 471164i bk12: 0a 471164i bk13: 0a 471164i bk14: 0a 471164i bk15: 0a 471165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000068 
total_CMD = 471164 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 471102 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 471164 
n_nop = 471154 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000352319

========= L2 cache stats =========
L2_cache_bank[0]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8448
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4992
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8448
icnt_total_pkts_simt_to_mem=8448
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8448
Req_Network_cycles = 152367
Req_Network_injected_packets_per_cycle =       0.0554 
Req_Network_conflicts_per_cycle =       0.0033
Req_Network_conflicts_per_cycle_util =       0.2053
Req_Bank_Level_Parallism =       3.4216
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 8448
Reply_Network_cycles = 152367
Reply_Network_injected_packets_per_cycle =        0.0554
Reply_Network_conflicts_per_cycle =        0.0171
Reply_Network_conflicts_per_cycle_util =       1.0312
Reply_Bank_Level_Parallism =       3.3418
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 12466 (inst/sec)
gpgpu_simulation_rate = 3312 (cycle/sec)
gpgpu_silicon_slowdown = 341787x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-28.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 28
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-28.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 28
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 28: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 5627
gpu_sim_insn = 20480
gpu_ipc =       3.6396
gpu_tot_sim_cycle = 157994
gpu_tot_sim_insn = 593920
gpu_tot_ipc =       3.7591
gpu_tot_issued_cta = 112
gpu_occupancy = 16.2739% 
gpu_tot_occupancy = 16.1098% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0455
partiton_level_parallism_total  =       0.0551
partiton_level_parallism_util =       3.8209
partiton_level_parallism_util_total  =       3.4322
L2_BW  =       1.6480 GB/Sec
L2_BW_total  =       1.9956 GB/Sec
gpu_total_sim_rate=12373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 8704
	L1D_total_cache_misses = 7168
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 157
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5120

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 64
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 602112
gpgpu_n_tot_w_icount = 18816
gpgpu_n_stall_shd_mem = 5248
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3584
gpgpu_n_mem_write_global = 5120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3584
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1717	W0_Idle:122615	W0_Scoreboard:142956	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18560
single_issue_nums: WS0:4704	WS1:4704	WS2:4704	WS3:4704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28672 {8:3584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 204800 {40:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143360 {40:3584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40960 {8:5120,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8500 	90 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8578 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7761 	706 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      16526     16453    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      16545     16490    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      16609     16555    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      16526     16474    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      16551     16491    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      16537     16477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      16536     16483    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      16530     16473    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      16548     16486    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      16605     16545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      16703     16651    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      16594     16537    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      16624     16572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      16581     16528    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      16585     16528    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      16548     16501    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488520i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000335677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000337724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343864
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343864
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488513i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000374566
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000339771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488520i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000335677
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000337724
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343864
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343864
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343864
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488513i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000374566
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=488565 n_nop=488555 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.55e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 488519i bk1: 4a 488520i bk2: 0a 488563i bk3: 0a 488565i bk4: 0a 488565i bk5: 0a 488565i bk6: 0a 488565i bk7: 0a 488565i bk8: 0a 488565i bk9: 0a 488565i bk10: 0a 488565i bk11: 0a 488565i bk12: 0a 488565i bk13: 0a 488565i bk14: 0a 488565i bk15: 0a 488566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000065 
total_CMD = 488565 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 488503 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 488565 
n_nop = 488555 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000339771

========= L2 cache stats =========
L2_cache_bank[0]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8704
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0294
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5120
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8704
icnt_total_pkts_simt_to_mem=8704
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8704
Req_Network_cycles = 157994
Req_Network_injected_packets_per_cycle =       0.0551 
Req_Network_conflicts_per_cycle =       0.0032
Req_Network_conflicts_per_cycle_util =       0.2015
Req_Bank_Level_Parallism =       3.4322
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0009
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 8704
Reply_Network_cycles = 157994
Reply_Network_injected_packets_per_cycle =        0.0551
Reply_Network_conflicts_per_cycle =        0.0165
Reply_Network_conflicts_per_cycle_util =       1.0069
Reply_Bank_Level_Parallism =       3.3529
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 12373 (inst/sec)
gpgpu_simulation_rate = 3291 (cycle/sec)
gpgpu_silicon_slowdown = 343968x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-29.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 29
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-29.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 29
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 29: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 29 
gpu_sim_cycle = 5750
gpu_sim_insn = 43264
gpu_ipc =       7.5242
gpu_tot_sim_cycle = 163744
gpu_tot_sim_insn = 637184
gpu_tot_ipc =       3.8913
gpu_tot_issued_cta = 116
gpu_occupancy = 16.3353% 
gpu_tot_occupancy = 16.1189% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0445
partiton_level_parallism_total  =       0.0547
partiton_level_parallism_util =       3.4595
partiton_level_parallism_util_total  =       3.4330
L2_BW  =       1.6128 GB/Sec
L2_BW_total  =       1.9822 GB/Sec
gpu_total_sim_rate=13003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 8960
	L1D_total_cache_misses = 7424
	L1D_total_cache_miss_rate = 0.8286
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 161
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 68
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5248

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 68
ctas_completed 116, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 648192
gpgpu_n_tot_w_icount = 20256
gpgpu_n_stall_shd_mem = 5376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3712
gpgpu_n_mem_write_global = 5248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 29696
gpgpu_n_store_insn = 29696
gpgpu_n_shmem_insn = 43008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3648
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1858	W0_Idle:126860	W0_Scoreboard:149154	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19912
single_issue_nums: WS0:5064	WS1:5064	WS2:5064	WS3:5064	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29696 {8:3712,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 209920 {40:5248,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148480 {40:3712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41984 {8:5248,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8756 	90 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8834 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8017 	706 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17008     16933    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      17036     16977    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      17084     17028    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      17000     16946    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      17027     16965    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      17015     16953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      17019     16964    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      17013     16954    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      17026     16962    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      17085     17023    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      17181     17127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      17084     17024    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      17098     17044    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      17062     17007    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      17066     17007    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      17029     16980    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033179
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506300i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00032389
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000325865
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506293i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000361414
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00032784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033179
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506300i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00032389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000325865
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033179
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033179
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033179
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506293i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000361414
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=506345 n_nop=506335 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.32e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 506299i bk1: 4a 506300i bk2: 0a 506343i bk3: 0a 506345i bk4: 0a 506345i bk5: 0a 506345i bk6: 0a 506345i bk7: 0a 506345i bk8: 0a 506345i bk9: 0a 506345i bk10: 0a 506345i bk11: 0a 506345i bk12: 0a 506345i bk13: 0a 506345i bk14: 0a 506345i bk15: 0a 506346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000063 
total_CMD = 506345 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 506283 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506345 
n_nop = 506335 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00032784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8960
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0286
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5248
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8960
icnt_total_pkts_simt_to_mem=8960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8960
Req_Network_cycles = 163744
Req_Network_injected_packets_per_cycle =       0.0547 
Req_Network_conflicts_per_cycle =       0.0032
Req_Network_conflicts_per_cycle_util =       0.1989
Req_Bank_Level_Parallism =       3.4330
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0009
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 8960
Reply_Network_cycles = 163744
Reply_Network_injected_packets_per_cycle =        0.0547
Reply_Network_conflicts_per_cycle =        0.0160
Reply_Network_conflicts_per_cycle_util =       0.9790
Reply_Bank_Level_Parallism =       3.3558
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 13003 (inst/sec)
gpgpu_simulation_rate = 3341 (cycle/sec)
gpgpu_silicon_slowdown = 338820x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-30.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 30
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-30.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 30
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 30: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 5745
gpu_sim_insn = 43264
gpu_ipc =       7.5307
gpu_tot_sim_cycle = 169489
gpu_tot_sim_insn = 680448
gpu_tot_ipc =       4.0147
gpu_tot_issued_cta = 120
gpu_occupancy = 16.3522% 
gpu_tot_occupancy = 16.1278% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0446
partiton_level_parallism_total  =       0.0544
partiton_level_parallism_util =       3.7647
partiton_level_parallism_util_total  =       3.4414
L2_BW  =       1.6142 GB/Sec
L2_BW_total  =       1.9697 GB/Sec
gpu_total_sim_rate=13342

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 9216
	L1D_total_cache_misses = 7680
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 165
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5376

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 72
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 694272
gpgpu_n_tot_w_icount = 21696
gpgpu_n_stall_shd_mem = 5504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 5376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 30720
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 45056
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3712
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2006	W0_Idle:131078	W0_Scoreboard:155324	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21264
single_issue_nums: WS0:5424	WS1:5424	WS2:5424	WS3:5424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215040 {40:5376,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 153600 {40:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43008 {8:5376,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9012 	90 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9090 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8273 	706 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17489     17412    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      17521     17460    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      17562     17504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      17475     17419    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      17506     17442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      17496     17432    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      17499     17442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      17494     17433    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      17505     17438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      17567     17503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      17659     17602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      17554     17492    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      17583     17526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      17539     17482    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      17555     17493    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      17507     17457    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524066i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000312911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000314819
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320543
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524059i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000349163
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000316727
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320543
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524066i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000312911
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000314819
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320543
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320543
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320543
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524059i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000349163
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=524111 n_nop=524101 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.106e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 524065i bk1: 4a 524066i bk2: 0a 524109i bk3: 0a 524111i bk4: 0a 524111i bk5: 0a 524111i bk6: 0a 524111i bk7: 0a 524111i bk8: 0a 524111i bk9: 0a 524111i bk10: 0a 524111i bk11: 0a 524111i bk12: 0a 524111i bk13: 0a 524111i bk14: 0a 524111i bk15: 0a 524112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000061 
total_CMD = 524111 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 524049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 524111 
n_nop = 524101 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000316727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9216
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0278
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5376
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9216
icnt_total_pkts_simt_to_mem=9216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9216
Req_Network_cycles = 169489
Req_Network_injected_packets_per_cycle =       0.0544 
Req_Network_conflicts_per_cycle =       0.0031
Req_Network_conflicts_per_cycle_util =       0.1938
Req_Bank_Level_Parallism =       3.4414
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0009
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 9216
Reply_Network_cycles = 169489
Reply_Network_injected_packets_per_cycle =        0.0544
Reply_Network_conflicts_per_cycle =        0.0154
Reply_Network_conflicts_per_cycle_util =       0.9547
Reply_Bank_Level_Parallism =       3.3660
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 13342 (inst/sec)
gpgpu_simulation_rate = 3323 (cycle/sec)
gpgpu_silicon_slowdown = 340656x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-31.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 31
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-31.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 31
GPGPU-Sim uArch: Shader 28 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 31: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 31 
gpu_sim_cycle = 5748
gpu_sim_insn = 43264
gpu_ipc =       7.5268
gpu_tot_sim_cycle = 175237
gpu_tot_sim_insn = 723712
gpu_tot_ipc =       4.1299
gpu_tot_issued_cta = 124
gpu_occupancy = 16.3289% 
gpu_tot_occupancy = 16.1353% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0445
partiton_level_parallism_total  =       0.0541
partiton_level_parallism_util =       3.7101
partiton_level_parallism_util_total  =       3.4481
L2_BW  =       1.6133 GB/Sec
L2_BW_total  =       1.9580 GB/Sec
gpu_total_sim_rate=13654

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[28]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[29]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[31]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 9472
	L1D_total_cache_misses = 7936
	L1D_total_cache_miss_rate = 0.8378
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 169
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 76
ctas_completed 124, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 740352
gpgpu_n_tot_w_icount = 23136
gpgpu_n_stall_shd_mem = 5632
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3968
gpgpu_n_mem_write_global = 5504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31744
gpgpu_n_store_insn = 31744
gpgpu_n_shmem_insn = 47104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3776
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2152	W0_Idle:135305	W0_Scoreboard:161531	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22616
single_issue_nums: WS0:5784	WS1:5784	WS2:5784	WS3:5784	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31744 {8:3968,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 220160 {40:5504,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158720 {40:3968,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 44032 {8:5504,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 243 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9268 	90 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9346 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8506 	729 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17971     17890    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      18006     17943    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      18040     17980    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      17949     17891    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      17989     17923    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      17972     17906    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      17983     17924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      17976     17913    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      17988     17919    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      18061     17994    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      18139     18081    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      18033     17969    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      18065     18006    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      18018     17957    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      18029     17965    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      17987     17935    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000310029
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541840i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000302647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000304493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000310029
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000310029
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000310029
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541833i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033771
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000306338
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000310029
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541840i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000302647
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000304493
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000310029
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000310029
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000310029
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541833i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00033771
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=541885 n_nop=541875 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.905e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 541839i bk1: 4a 541840i bk2: 0a 541883i bk3: 0a 541885i bk4: 0a 541885i bk5: 0a 541885i bk6: 0a 541885i bk7: 0a 541885i bk8: 0a 541885i bk9: 0a 541885i bk10: 0a 541885i bk11: 0a 541885i bk12: 0a 541885i bk13: 0a 541885i bk14: 0a 541885i bk15: 0a 541886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000059 
total_CMD = 541885 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 541823 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 541885 
n_nop = 541875 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000306338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 296, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9472
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0270
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5504
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9472
icnt_total_pkts_simt_to_mem=9472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9472
Req_Network_cycles = 175237
Req_Network_injected_packets_per_cycle =       0.0541 
Req_Network_conflicts_per_cycle =       0.0031
Req_Network_conflicts_per_cycle_util =       0.1951
Req_Bank_Level_Parallism =       3.4481
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 9472
Reply_Network_cycles = 175237
Reply_Network_injected_packets_per_cycle =        0.0541
Reply_Network_conflicts_per_cycle =        0.0152
Reply_Network_conflicts_per_cycle_util =       0.9509
Reply_Bank_Level_Parallism =       3.3732
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 13654 (inst/sec)
gpgpu_simulation_rate = 3306 (cycle/sec)
gpgpu_silicon_slowdown = 342407x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-32.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 32
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f45db000000
-local mem base_addr = 0x00007f45d9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat3-dimx32-dimy32/results/traces/kernel-32.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 32
GPGPU-Sim uArch: Shader 32 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 32: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 32 
gpu_sim_cycle = 5753
gpu_sim_insn = 43264
gpu_ipc =       7.5203
gpu_tot_sim_cycle = 180990
gpu_tot_sim_insn = 766976
gpu_tot_ipc =       4.2377
gpu_tot_issued_cta = 128
gpu_occupancy = 16.3442% 
gpu_tot_occupancy = 16.1428% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0445
partiton_level_parallism_total  =       0.0537
partiton_level_parallism_util =       3.5068
partiton_level_parallism_util_total  =       3.4496
L2_BW  =       1.6119 GB/Sec
L2_BW_total  =       1.9470 GB/Sec
gpu_total_sim_rate=13945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[28]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[29]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[31]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 9728
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 173
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5632

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53, 53, 53, 53, 53, 53, 53, 53, 
gpgpu_n_tot_thrd_icount = 786432
gpgpu_n_tot_w_icount = 24576
gpgpu_n_stall_shd_mem = 5760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 5632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3840
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2289	W0_Idle:139577	W0_Scoreboard:167726	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23968
single_issue_nums: WS0:6144	WS1:6144	WS2:6144	WS3:6144	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 225280 {40:5632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45056 {8:5632,}
maxmflatency = 540 
max_icnt2mem_latency = 70 
maxmrqlatency = 13 
max_icnt2sh_latency = 15 
averagemflatency = 242 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:32 	0 	16 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9522 	92 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9602 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8747 	744 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5564      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5569      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5574      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5552      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5541      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5577      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5546      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/32 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 128
min_bank_accesses = 0!
chip skew: 8/8 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18454     18371    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      18480     18415    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      18513     18451    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      18430     18370    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      18474     18406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      18454     18386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      18466     18405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      18455     18390    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      18483     18413    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      18534     18463    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      18626     18564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      18518     18452    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      18560     18500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      18502     18438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      18505     18438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      18471     18417    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        533       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        536       533         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        527       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        540       538         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        519       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000300174
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559630i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000293027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000294814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000300174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000300174
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000300174
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559623i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000326975
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000296601
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000300174
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559630i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661017
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000293027
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000294814
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000300174
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000300174
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000300174
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559623i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.779661
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000326975
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=559675 n_nop=559665 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.718e-05
n_activity=90 dram_eff=0.3556
bk0: 4a 559629i bk1: 4a 559630i bk2: 0a 559673i bk3: 0a 559675i bk4: 0a 559675i bk5: 0a 559675i bk6: 0a 559675i bk7: 0a 559675i bk8: 0a 559675i bk9: 0a 559675i bk10: 0a 559675i bk11: 0a 559675i bk12: 0a 559675i bk13: 0a 559675i bk14: 0a 559675i bk15: 0a 559676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677966
Bank_Level_Parallism_Col = 1.620690
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620690 

BW Util details:
bwutil = 0.000057 
total_CMD = 559675 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 559613 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559675 
n_nop = 559665 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000296601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 304, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9728
L2_total_cache_misses = 256
L2_total_cache_miss_rate = 0.0263
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9728
icnt_total_pkts_simt_to_mem=9728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9728
Req_Network_cycles = 180990
Req_Network_injected_packets_per_cycle =       0.0537 
Req_Network_conflicts_per_cycle =       0.0030
Req_Network_conflicts_per_cycle_util =       0.1957
Req_Bank_Level_Parallism =       3.4496
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 9728
Reply_Network_cycles = 180990
Reply_Network_injected_packets_per_cycle =        0.0537
Reply_Network_conflicts_per_cycle =        0.0149
Reply_Network_conflicts_per_cycle_util =       0.9365
Reply_Bank_Level_Parallism =       3.3743
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 13945 (inst/sec)
gpgpu_simulation_rate = 3290 (cycle/sec)
gpgpu_silicon_slowdown = 344072x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
