<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>70448</Best-caseLatency>
            <Average-caseLatency>70448</Average-caseLatency>
            <Worst-caseLatency>70448</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.704 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.704 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.704 ms</Worst-caseRealTimeLatency>
            <Interval-min>70449</Interval-min>
            <Interval-max>70449</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_63_4>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>33536</Latency>
                <AbsoluteTimeLatency>335360</AbsoluteTimeLatency>
                <IterationLatency>131</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_63_4>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:63</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_63_4>
                    <Name>VITIS_LOOP_63_4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:63</SourceLocation>
                </VITIS_LOOP_63_4>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>72</BRAM_18K>
            <DSP>8</DSP>
            <FF>18605</FF>
            <LUT>18523</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WSTRB</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WSTRB</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>705</ID>
                    <BindInstances>icmp_ln33_fu_120_p2 add_ln33_1_fu_126_p2 add_ln33_fu_153_p2 icmp_ln34_fu_159_p2 select_ln33_fu_165_p3 select_ln33_1_fu_173_p3 add_ln36_fu_197_p2 add_ln34_fu_208_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_67_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>713</ID>
                    <BindInstances>icmp_ln67_fu_173_p2 add_ln67_fu_179_p2 add_ln69_fu_189_p2 add_ln71_fu_247_p2 add_ln71_1_fu_253_p2 xor_ln71_fu_275_p2 and_ln71_fu_281_p2 xor_ln71_1_fu_287_p2 select_ln71_fu_293_p3 select_ln71_1_fu_301_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_92_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>724</ID>
                    <BindInstances>sparsemux_33_6_24_1_1_U95 sub_ln97_fu_1542_p2 sub_ln97_1_fu_1562_p2 scale_64_fu_1582_p3 sparsemux_33_6_24_1_1_U96 sub_ln97_2_fu_1682_p2 sub_ln97_3_fu_1702_p2 scale_65_fu_1722_p3 sparsemux_33_6_24_1_1_U97 sub_ln97_4_fu_1822_p2 sub_ln97_5_fu_1842_p2 scale_66_fu_1862_p3 sparsemux_33_6_24_1_1_U98 sub_ln97_6_fu_1962_p2 sub_ln97_7_fu_1982_p2 scale_67_fu_2002_p3 add_ln92_fu_2368_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_78_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>856</ID>
                    <BindInstances>sdiv_38ns_24s_38_42_1_U11 icmp_ln84_fu_1689_p2 icmp_ln84_1_fu_1695_p2 or_ln84_fu_1701_p2 xor_ln84_fu_1707_p2 and_ln84_fu_1713_p2 xor_ln84_1_fu_1719_p2 or_ln84_1_fu_1725_p2 and_ln84_1_fu_1731_p2 select_ln84_fu_1737_p3 or_ln84_2_fu_1745_p2 t_1_fu_1751_p3 sparsemux_33_6_24_1_1_U15 col_sum_64_fu_1839_p2 add_ln86_1_fu_1845_p2 icmp_ln86_fu_1851_p2 xor_ln86_fu_1906_p2 and_ln86_fu_1912_p2 xor_ln86_1_fu_1918_p2 and_ln86_1_fu_1924_p2 xor_ln86_2_fu_1930_p2 sdiv_38ns_24s_38_42_1_U12 icmp_ln84_2_fu_1999_p2 icmp_ln84_3_fu_2005_p2 or_ln84_3_fu_2011_p2 xor_ln84_2_fu_2017_p2 and_ln84_2_fu_2023_p2 xor_ln84_3_fu_2029_p2 or_ln84_4_fu_2035_p2 and_ln84_3_fu_2041_p2 select_ln84_2_fu_2047_p3 or_ln84_5_fu_2055_p2 t_3_fu_2061_p3 sparsemux_33_6_24_1_1_U16 col_sum_65_fu_2149_p2 add_ln86_2_fu_2155_p2 icmp_ln86_2_fu_2161_p2 xor_ln86_3_fu_2216_p2 and_ln86_2_fu_2222_p2 xor_ln86_4_fu_2228_p2 and_ln86_3_fu_2234_p2 xor_ln86_5_fu_2240_p2 sdiv_38ns_24s_38_42_1_U13 icmp_ln84_4_fu_2309_p2 icmp_ln84_5_fu_2315_p2 or_ln84_6_fu_2321_p2 xor_ln84_4_fu_2327_p2 and_ln84_4_fu_2333_p2 xor_ln84_5_fu_2339_p2 or_ln84_7_fu_2345_p2 and_ln84_5_fu_2351_p2 select_ln84_4_fu_2357_p3 or_ln84_8_fu_2365_p2 t_5_fu_2371_p3 sparsemux_33_6_24_1_1_U17 col_sum_66_fu_2459_p2 add_ln86_3_fu_2465_p2 icmp_ln86_3_fu_2471_p2 xor_ln86_6_fu_2526_p2 and_ln86_4_fu_2532_p2 xor_ln86_7_fu_2538_p2 and_ln86_5_fu_2544_p2 xor_ln86_8_fu_2550_p2 sdiv_38ns_24s_38_42_1_U14 icmp_ln84_6_fu_2619_p2 icmp_ln84_7_fu_2625_p2 or_ln84_9_fu_2631_p2 xor_ln84_6_fu_2637_p2 and_ln84_6_fu_2643_p2 xor_ln84_7_fu_2649_p2 or_ln84_10_fu_2655_p2 and_ln84_7_fu_2661_p2 select_ln84_6_fu_2667_p3 or_ln84_11_fu_2675_p2 t_7_fu_2681_p3 sparsemux_33_6_24_1_1_U18 col_sum_67_fu_2769_p2 add_ln86_4_fu_2775_p2 icmp_ln86_4_fu_2781_p2 xor_ln86_9_fu_2836_p2 and_ln86_6_fu_2842_p2 xor_ln86_10_fu_2848_p2 and_ln86_7_fu_2854_p2 xor_ln86_11_fu_2860_p2 add_ln78_fu_1582_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>938</ID>
                    <BindInstances>icmp_ln102_fu_804_p2 add_ln102_1_fu_810_p2 add_ln102_fu_826_p2 select_ln103_fu_840_p3 select_ln102_fu_852_p3 sparsemux_33_6_24_1_1_U231 mul_24s_24s_48_1_1_U227 add_ln108_fu_1256_p2 xor_ln108_fu_1270_p2 and_ln108_fu_1276_p2 icmp_ln108_fu_1298_p2 icmp_ln108_1_fu_1312_p2 icmp_ln108_2_fu_1318_p2 select_ln108_fu_1324_p3 xor_ln108_1_fu_1332_p2 and_ln108_1_fu_1338_p2 select_ln108_1_fu_1344_p3 and_ln108_2_fu_1352_p2 xor_ln108_2_fu_1358_p2 or_ln108_fu_1364_p2 xor_ln108_3_fu_1370_p2 and_ln108_3_fu_1376_p2 and_ln108_4_fu_1382_p2 or_ln108_4_fu_1388_p2 xor_ln108_4_fu_1394_p2 and_ln108_5_fu_1400_p2 select_ln108_2_fu_1406_p3 or_ln108_1_fu_1414_p2 select_ln108_3_fu_1420_p3 sparsemux_33_6_24_1_1_U232 mul_24s_24s_48_1_1_U228 add_ln108_1_fu_1475_p2 xor_ln108_5_fu_1489_p2 and_ln108_6_fu_1495_p2 icmp_ln108_3_fu_1517_p2 icmp_ln108_4_fu_1531_p2 icmp_ln108_5_fu_1537_p2 select_ln108_4_fu_1543_p3 xor_ln108_6_fu_1551_p2 and_ln108_7_fu_1557_p2 select_ln108_5_fu_1563_p3 and_ln108_8_fu_1571_p2 xor_ln108_7_fu_1577_p2 or_ln108_2_fu_1583_p2 xor_ln108_8_fu_1589_p2 and_ln108_9_fu_1595_p2 and_ln108_10_fu_1601_p2 or_ln108_9_fu_1607_p2 xor_ln108_9_fu_1613_p2 and_ln108_11_fu_1619_p2 select_ln108_6_fu_1625_p3 or_ln108_3_fu_1633_p2 select_ln108_7_fu_1639_p3 sparsemux_33_6_24_1_1_U233 mul_24s_24s_48_1_1_U229 add_ln108_2_fu_1694_p2 xor_ln108_10_fu_1708_p2 and_ln108_12_fu_1714_p2 icmp_ln108_6_fu_1736_p2 icmp_ln108_7_fu_1750_p2 icmp_ln108_8_fu_1756_p2 select_ln108_8_fu_1762_p3 xor_ln108_11_fu_1770_p2 and_ln108_13_fu_1776_p2 select_ln108_9_fu_1782_p3 and_ln108_14_fu_1790_p2 xor_ln108_12_fu_1796_p2 or_ln108_5_fu_1802_p2 xor_ln108_13_fu_1808_p2 and_ln108_15_fu_1814_p2 and_ln108_16_fu_1820_p2 or_ln108_10_fu_1826_p2 xor_ln108_14_fu_1832_p2 and_ln108_17_fu_1838_p2 select_ln108_10_fu_1844_p3 or_ln108_6_fu_1852_p2 select_ln108_11_fu_1858_p3 sparsemux_33_6_24_1_1_U234 mul_24s_24s_48_1_1_U230 add_ln108_3_fu_1913_p2 xor_ln108_15_fu_1927_p2 and_ln108_18_fu_1933_p2 icmp_ln108_9_fu_1955_p2 icmp_ln108_10_fu_1969_p2 icmp_ln108_11_fu_1975_p2 select_ln108_12_fu_1981_p3 xor_ln108_16_fu_1989_p2 and_ln108_19_fu_1995_p2 select_ln108_13_fu_2001_p3 and_ln108_20_fu_2009_p2 xor_ln108_17_fu_2015_p2 or_ln108_7_fu_2021_p2 xor_ln108_18_fu_2027_p2 and_ln108_21_fu_2033_p2 and_ln108_22_fu_2039_p2 or_ln108_11_fu_2045_p2 xor_ln108_19_fu_2051_p2 and_ln108_23_fu_2057_p2 select_ln108_14_fu_2063_p3 or_ln108_8_fu_2071_p2 select_ln108_15_fu_2077_p3 add_ln103_fu_1188_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1016</ID>
                    <BindInstances>icmp_ln114_fu_142_p2 add_ln114_1_fu_148_p2 add_ln114_fu_160_p2 icmp_ln115_fu_166_p2 select_ln114_fu_172_p3 select_ln114_1_fu_180_p3 select_ln117_fu_241_p3 add_ln115_fu_220_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_1_U C_1_36_U C_1_U row_buf_U row_buf_1_U row_buf_2_U row_buf_3_U icmp_ln63_fu_1373_p2 add_ln63_fu_1379_p2 add_ln75_fu_1675_p2 xor_ln75_fu_1701_p2 and_ln75_fu_1707_p2 xor_ln75_1_fu_1713_p2 select_ln75_fu_1719_p3 denom_1_fu_1727_p3 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U control_s_axi_U A_m_axi_U C_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2</Name>
            <Loops>
                <VITIS_LOOP_33_1_VITIS_LOOP_34_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1_VITIS_LOOP_34_2>
                        <Name>VITIS_LOOP_33_1_VITIS_LOOP_34_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_33_1_VITIS_LOOP_34_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_33_1_VITIS_LOOP_34_2>
                            <Name>VITIS_LOOP_33_1_VITIS_LOOP_34_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:33</SourceLocation>
                        </VITIS_LOOP_33_1_VITIS_LOOP_34_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_1_VITIS_LOOP_34_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln33_fu_120_p2" SOURCE="top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1_VITIS_LOOP_34_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_126_p2" SOURCE="top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1_VITIS_LOOP_34_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_153_p2" SOURCE="top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_1_VITIS_LOOP_34_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_159_p2" SOURCE="top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_1_VITIS_LOOP_34_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_fu_165_p3" SOURCE="top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_1_VITIS_LOOP_34_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_1_fu_173_p3" SOURCE="top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1_VITIS_LOOP_34_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_197_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1_VITIS_LOOP_34_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_208_p2" SOURCE="top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_67_5</Name>
            <Loops>
                <VITIS_LOOP_67_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.385</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_5>
                        <Name>VITIS_LOOP_67_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_67_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_5>
                            <Name>VITIS_LOOP_67_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:67</SourceLocation>
                        </VITIS_LOOP_67_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_173_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_179_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_189_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_247_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_253_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_fu_275_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_fu_281_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_1_fu_287_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_293_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_1_fu_301_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_78_6</Name>
            <Loops>
                <VITIS_LOOP_78_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.702</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>61</Best-caseLatency>
                    <Average-caseLatency>61</Average-caseLatency>
                    <Worst-caseLatency>61</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_6>
                        <Name>VITIS_LOOP_78_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>59</Latency>
                        <AbsoluteTimeLatency>0.590 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_78_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_78_6>
                            <Name>VITIS_LOOP_78_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:78</SourceLocation>
                        </VITIS_LOOP_78_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13280</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>12998</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_78_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U11" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln84_fu_1689_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln84_1_fu_1695_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_fu_1701_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_fu_1707_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_fu_1713_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_1_fu_1719_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_1_fu_1725_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_1_fu_1731_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_fu_1737_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_2_fu_1745_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_1751_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U15" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_64_fu_1839_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_1845_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_fu_1851_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_fu_1906_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_fu_1912_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_1_fu_1918_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_1_fu_1924_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_2_fu_1930_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_78_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U12" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln84_2_fu_1999_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln84_3_fu_2005_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_3_fu_2011_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_2_fu_2017_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_2_fu_2023_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_3_fu_2029_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_4_fu_2035_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_3_fu_2041_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_2_fu_2047_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_5_fu_2055_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_2061_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U16" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_65_fu_2149_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_2_fu_2155_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_2_fu_2161_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_3_fu_2216_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_2_fu_2222_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_4_fu_2228_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_3_fu_2234_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_5_fu_2240_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_78_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U13" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln84_4_fu_2309_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln84_5_fu_2315_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_6_fu_2321_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_4_fu_2327_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_4_fu_2333_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_5_fu_2339_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_7_fu_2345_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_5_fu_2351_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_4_fu_2357_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_8_fu_2365_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_2371_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U17" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_66_fu_2459_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_3_fu_2465_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_3_fu_2471_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_6_fu_2526_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_4_fu_2532_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_7_fu_2538_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_5_fu_2544_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_8_fu_2550_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_78_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U14" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln84_6_fu_2619_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln84_7_fu_2625_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_9_fu_2631_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_6_fu_2637_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_6_fu_2643_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_7_fu_2649_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_10_fu_2655_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_7_fu_2661_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_6_fu_2667_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_11_fu_2675_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_2681_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U18" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_67_fu_2769_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_4_fu_2775_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_4_fu_2781_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_9_fu_2836_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_6_fu_2842_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_10_fu_2848_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_7_fu_2854_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_11_fu_2860_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_1582_p2" SOURCE="top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_92_8</Name>
            <Loops>
                <VITIS_LOOP_92_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.726</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_8>
                        <Name>VITIS_LOOP_92_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_92_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_92_8>
                            <Name>VITIS_LOOP_92_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:92</SourceLocation>
                        </VITIS_LOOP_92_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1545</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>645</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U95" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_fu_1542_p2" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_1_fu_1562_p2" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_64_fu_1582_p3" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U96" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_2_fu_1682_p2" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_3_fu_1702_p2" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_65_fu_1722_p3" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U97" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_4_fu_1822_p2" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_5_fu_1842_p2" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_66_fu_1862_p3" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U98" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_6_fu_1962_p2" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_7_fu_1982_p2" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_67_fu_2002_p3" SOURCE="top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_2368_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11</Name>
            <Loops>
                <VITIS_LOOP_102_10_VITIS_LOOP_103_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_10_VITIS_LOOP_103_11>
                        <Name>VITIS_LOOP_102_10_VITIS_LOOP_103_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>40.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_102_10_VITIS_LOOP_103_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_102_10_VITIS_LOOP_103_11>
                            <Name>VITIS_LOOP_102_10_VITIS_LOOP_103_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:102</SourceLocation>
                        </VITIS_LOOP_102_10_VITIS_LOOP_103_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>260</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1219</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_fu_804_p2" SOURCE="top.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_810_p2" SOURCE="top.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_826_p2" SOURCE="top.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_840_p3" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_fu_852_p3" SOURCE="top.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U231" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U227" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_1256_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_fu_1270_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_fu_1276_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_1298_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_1_fu_1312_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_2_fu_1318_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_fu_1324_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_1_fu_1332_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_1_fu_1338_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_1_fu_1344_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_2_fu_1352_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_2_fu_1358_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_fu_1364_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_3_fu_1370_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_3_fu_1376_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_4_fu_1382_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_4_fu_1388_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_4_fu_1394_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_5_fu_1400_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_2_fu_1406_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_1_fu_1414_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_3_fu_1420_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U232" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U228" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln108_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_1475_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_5_fu_1489_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_6_fu_1495_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_3_fu_1517_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_4_fu_1531_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_5_fu_1537_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_4_fu_1543_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_6_fu_1551_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_7_fu_1557_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_5_fu_1563_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_8_fu_1571_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_7_fu_1577_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_2_fu_1583_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_8_fu_1589_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_9_fu_1595_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_10_fu_1601_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_9_fu_1607_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_9_fu_1613_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_11_fu_1619_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_6_fu_1625_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_3_fu_1633_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_7_fu_1639_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U233" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U229" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln108_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_2_fu_1694_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_10_fu_1708_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_12_fu_1714_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_6_fu_1736_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_7_fu_1750_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_8_fu_1756_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_8_fu_1762_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_11_fu_1770_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_13_fu_1776_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_9_fu_1782_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_14_fu_1790_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_12_fu_1796_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_5_fu_1802_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_13_fu_1808_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_15_fu_1814_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_16_fu_1820_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_10_fu_1826_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_14_fu_1832_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_17_fu_1838_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_10_fu_1844_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_6_fu_1852_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_11_fu_1858_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U234" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U230" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln108_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_3_fu_1913_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_15_fu_1927_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_18_fu_1933_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_9_fu_1955_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_10_fu_1969_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_11_fu_1975_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_12_fu_1981_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_16_fu_1989_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_19_fu_1995_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_13_fu_2001_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_20_fu_2009_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_17_fu_2015_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_7_fu_2021_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_18_fu_2027_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_21_fu_2033_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_22_fu_2039_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_11_fu_2045_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_19_fu_2051_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln108_23_fu_2057_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln108_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_14_fu_2063_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln108_8_fu_2071_p2" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln108_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_15_fu_2077_p3" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_10_VITIS_LOOP_103_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_1188_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14</Name>
            <Loops>
                <VITIS_LOOP_114_13_VITIS_LOOP_115_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_114_13_VITIS_LOOP_115_14>
                        <Name>VITIS_LOOP_114_13_VITIS_LOOP_115_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_114_13_VITIS_LOOP_115_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:115</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_114_13_VITIS_LOOP_115_14>
                            <Name>VITIS_LOOP_114_13_VITIS_LOOP_115_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:114</SourceLocation>
                        </VITIS_LOOP_114_13_VITIS_LOOP_115_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_114_13_VITIS_LOOP_115_14" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln114_fu_142_p2" SOURCE="top.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_13_VITIS_LOOP_115_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_148_p2" SOURCE="top.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_13_VITIS_LOOP_115_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_160_p2" SOURCE="top.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_114_13_VITIS_LOOP_115_14" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln115_fu_166_p2" SOURCE="top.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_114_13_VITIS_LOOP_115_14" OPTYPE="select" PRAGMA="" RTLNAME="select_ln114_fu_172_p3" SOURCE="top.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_114_13_VITIS_LOOP_115_14" OPTYPE="select" PRAGMA="" RTLNAME="select_ln114_1_fu_180_p3" SOURCE="top.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln114_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_114_13_VITIS_LOOP_115_14" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_fu_241_p3" SOURCE="top.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_13_VITIS_LOOP_115_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_220_p2" SOURCE="top.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_63_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>70448</Best-caseLatency>
                    <Average-caseLatency>70448</Average-caseLatency>
                    <Worst-caseLatency>70448</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.704 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.704 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.704 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>70449</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_4>
                        <Name>VITIS_LOOP_63_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33536</Latency>
                        <AbsoluteTimeLatency>0.335 ms</AbsoluteTimeLatency>
                        <IterationLatency>131</IterationLatency>
                        <PipelineDepth>131</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856</Instance>
                        </InstanceList>
                    </VITIS_LOOP_63_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_63_4>
                            <Name>VITIS_LOOP_63_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:63</SourceLocation>
                        </VITIS_LOOP_63_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>72</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>18605</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>18523</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="top.cpp:29" STORAGESIZE="24 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_36_U" SOURCE="top.cpp:30" STORAGESIZE="24 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_U" SOURCE="top.cpp:30" STORAGESIZE="24 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_U" SOURCE="top.cpp:41" STORAGESIZE="24 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_1_U" SOURCE="top.cpp:41" STORAGESIZE="24 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_2_U" SOURCE="top.cpp:41" STORAGESIZE="24 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_3_U" SOURCE="top.cpp:41" STORAGESIZE="24 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_1373_p2" SOURCE="top.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1379_p2" SOURCE="top.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_1675_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln75_fu_1701_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln75_fu_1707_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln75_1_fu_1713_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_1719_p3" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_1727_p3" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A_DRAM" index="0" direction="in" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_A" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_DRAM" index="1" direction="out" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_DRAM_1" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 31 to 0 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_DRAM_2" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 63 to 32 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x1c" name="C_DRAM_1" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 31 to 0 of C_DRAM"/>
                    </fields>
                </register>
                <register offset="0x20" name="C_DRAM_2" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 63 to 32 of C_DRAM"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="C_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_A:m_axi_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_A_" paramPrefix="C_M_AXI_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_A_ARADDR</port>
                <port>m_axi_A_ARBURST</port>
                <port>m_axi_A_ARCACHE</port>
                <port>m_axi_A_ARID</port>
                <port>m_axi_A_ARLEN</port>
                <port>m_axi_A_ARLOCK</port>
                <port>m_axi_A_ARPROT</port>
                <port>m_axi_A_ARQOS</port>
                <port>m_axi_A_ARREADY</port>
                <port>m_axi_A_ARREGION</port>
                <port>m_axi_A_ARSIZE</port>
                <port>m_axi_A_ARUSER</port>
                <port>m_axi_A_ARVALID</port>
                <port>m_axi_A_AWADDR</port>
                <port>m_axi_A_AWBURST</port>
                <port>m_axi_A_AWCACHE</port>
                <port>m_axi_A_AWID</port>
                <port>m_axi_A_AWLEN</port>
                <port>m_axi_A_AWLOCK</port>
                <port>m_axi_A_AWPROT</port>
                <port>m_axi_A_AWQOS</port>
                <port>m_axi_A_AWREADY</port>
                <port>m_axi_A_AWREGION</port>
                <port>m_axi_A_AWSIZE</port>
                <port>m_axi_A_AWUSER</port>
                <port>m_axi_A_AWVALID</port>
                <port>m_axi_A_BID</port>
                <port>m_axi_A_BREADY</port>
                <port>m_axi_A_BRESP</port>
                <port>m_axi_A_BUSER</port>
                <port>m_axi_A_BVALID</port>
                <port>m_axi_A_RDATA</port>
                <port>m_axi_A_RID</port>
                <port>m_axi_A_RLAST</port>
                <port>m_axi_A_RREADY</port>
                <port>m_axi_A_RRESP</port>
                <port>m_axi_A_RUSER</port>
                <port>m_axi_A_RVALID</port>
                <port>m_axi_A_WDATA</port>
                <port>m_axi_A_WID</port>
                <port>m_axi_A_WLAST</port>
                <port>m_axi_A_WREADY</port>
                <port>m_axi_A_WSTRB</port>
                <port>m_axi_A_WUSER</port>
                <port>m_axi_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_C_" paramPrefix="C_M_AXI_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_C_ARADDR</port>
                <port>m_axi_C_ARBURST</port>
                <port>m_axi_C_ARCACHE</port>
                <port>m_axi_C_ARID</port>
                <port>m_axi_C_ARLEN</port>
                <port>m_axi_C_ARLOCK</port>
                <port>m_axi_C_ARPROT</port>
                <port>m_axi_C_ARQOS</port>
                <port>m_axi_C_ARREADY</port>
                <port>m_axi_C_ARREGION</port>
                <port>m_axi_C_ARSIZE</port>
                <port>m_axi_C_ARUSER</port>
                <port>m_axi_C_ARVALID</port>
                <port>m_axi_C_AWADDR</port>
                <port>m_axi_C_AWBURST</port>
                <port>m_axi_C_AWCACHE</port>
                <port>m_axi_C_AWID</port>
                <port>m_axi_C_AWLEN</port>
                <port>m_axi_C_AWLOCK</port>
                <port>m_axi_C_AWPROT</port>
                <port>m_axi_C_AWQOS</port>
                <port>m_axi_C_AWREADY</port>
                <port>m_axi_C_AWREGION</port>
                <port>m_axi_C_AWSIZE</port>
                <port>m_axi_C_AWUSER</port>
                <port>m_axi_C_AWVALID</port>
                <port>m_axi_C_BID</port>
                <port>m_axi_C_BREADY</port>
                <port>m_axi_C_BRESP</port>
                <port>m_axi_C_BUSER</port>
                <port>m_axi_C_BVALID</port>
                <port>m_axi_C_RDATA</port>
                <port>m_axi_C_RID</port>
                <port>m_axi_C_RLAST</port>
                <port>m_axi_C_RREADY</port>
                <port>m_axi_C_RRESP</port>
                <port>m_axi_C_RUSER</port>
                <port>m_axi_C_RVALID</port>
                <port>m_axi_C_WDATA</port>
                <port>m_axi_C_WID</port>
                <port>m_axi_C_WLAST</port>
                <port>m_axi_C_WREADY</port>
                <port>m_axi_C_WSTRB</port>
                <port>m_axi_C_WUSER</port>
                <port>m_axi_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="C_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C_DRAM"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_A">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_C">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_DRAM_1, 0x10, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">A_DRAM_2, 0x14, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_1, 0x1c, 32, W, Data signal of C_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_2, 0x20, 32, W, Data signal of C_DRAM, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_DRAM">in, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C_DRAM">out, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A_DRAM">m_axi_A, interface, , channel=0</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_1 offset=0x10 range=32</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_2 offset=0x14 range=32</column>
                    <column name="C_DRAM">m_axi_C, interface, , channel=0</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_1 offset=0x1c range=32</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_A">read, 16384, 32, VITIS_LOOP_33_1, top.cpp:33:22</column>
                    <column name="m_axi_C">write, 16384, 32, VITIS_LOOP_114_13, top.cpp:114:24</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_A">A_DRAM, top.cpp:36:10, read, Widen Fail, , VITIS_LOOP_34_2, top.cpp:34:26, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_A">A_DRAM, top.cpp:36:10, read, Inferred, 16384, VITIS_LOOP_33_1, top.cpp:33:22, , </column>
                    <column name="m_axi_C">C_DRAM, top.cpp:117:15, write, Widen Fail, , VITIS_LOOP_115_14, top.cpp:115:28, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_C">C_DRAM, top.cpp:117:15, write, Inferred, 16384, VITIS_LOOP_114_13, top.cpp:114:24, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="top.cpp:23" status="valid" parentFunction="top_kernel" variable="A_DRAM" isDirective="0" options="m_axi port=A_DRAM offset=slave bundle=A"/>
        <Pragma type="interface" location="top.cpp:24" status="valid" parentFunction="top_kernel" variable="C_DRAM" isDirective="0" options="m_axi port=C_DRAM offset=slave bundle=C"/>
        <Pragma type="interface" location="top.cpp:25" status="valid" parentFunction="top_kernel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="top.cpp:26" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="top.cpp:35" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="top.cpp:42" status="valid" parentFunction="top_kernel" variable="row_buf" isDirective="0" options="variable=row_buf cyclic factor=UF_NORM dim=1"/>
        <Pragma type="bind_storage" location="top.cpp:46" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="top.cpp:47" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF_NORM dim=2"/>
        <Pragma type="array_partition" location="top.cpp:52" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:53" status="valid" parentFunction="top_kernel" variable="scale" isDirective="0" options="variable=scale complete dim=1"/>
        <Pragma type="pipeline" location="top.cpp:57" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:68" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:79" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="top.cpp:80" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum inter false"/>
        <Pragma type="unroll" location="top.cpp:82" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:93" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:95" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:104" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:106" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:116" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="top_kernel" options="dim=2 type=cyclic factor=2 variable=C" pragmaLocId="top.cpp:30:0" srcPragmaType="pipeline" srcPragmaLoc="top.cpp:104:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="C" varLoc=""/>
    </AutoPragmaReport>
</profile>

