// Seed: 3878765947
module module_0;
  wire id_2;
  assign id_1 = id_2;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply0 id_7
);
  assign id_1 = 1;
  module_0(); id_9 :
  assert property (@(posedge id_5) id_3)
  else $display(id_9 == 1);
  wire id_10;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2
);
  wire id_4;
  module_0();
endmodule
