
//declare the Verilog module - The inputs and output signals.
module comparator(a,b,op);

    
    input [7:0] a;
    input [7:0] b;
    
     output op;
     //Internal variables
     
     reg op;
  
    //When the inputs and A or B are changed execute this block
    always @(a or b)
     begin
        if(a > b) 
           op=1;
        else 
         op=0; 
    end
endmodule