// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/09/2023 17:43:21"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vending_machine (
	nRST,
	clk,
	C,
	V,
	choice,
	P,
	E,
	D,
	ESTQ);
input 	nRST;
input 	clk;
input 	C;
input 	[7:0] V;
input 	[2:0] choice;
output 	[7:0] P;
output 	[7:0] E;
output 	[2:0] D;
output 	[7:0] ESTQ;

// Design Ports Information
// P[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[2]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[4]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[6]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P[7]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[0]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[1]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[2]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[3]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[4]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[5]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[6]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// E[7]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[0]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[2]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[1]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[2]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[3]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[4]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[6]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ESTQ[7]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[0]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[7]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[2]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nRST	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// choice[0]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// choice[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// choice[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \P[0]~output_o ;
wire \P[1]~output_o ;
wire \P[2]~output_o ;
wire \P[3]~output_o ;
wire \P[4]~output_o ;
wire \P[5]~output_o ;
wire \P[6]~output_o ;
wire \P[7]~output_o ;
wire \E[0]~output_o ;
wire \E[1]~output_o ;
wire \E[2]~output_o ;
wire \E[3]~output_o ;
wire \E[4]~output_o ;
wire \E[5]~output_o ;
wire \E[6]~output_o ;
wire \E[7]~output_o ;
wire \D[0]~output_o ;
wire \D[1]~output_o ;
wire \D[2]~output_o ;
wire \ESTQ[0]~output_o ;
wire \ESTQ[1]~output_o ;
wire \ESTQ[2]~output_o ;
wire \ESTQ[3]~output_o ;
wire \ESTQ[4]~output_o ;
wire \ESTQ[5]~output_o ;
wire \ESTQ[6]~output_o ;
wire \ESTQ[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \nRST~input_o ;
wire \V[7]~input_o ;
wire \C~input_o ;
wire \Selector0~0_combout ;
wire \V[6]~input_o ;
wire \V[5]~input_o ;
wire \V[4]~input_o ;
wire \V[3]~input_o ;
wire \V[1]~input_o ;
wire \V[0]~input_o ;
wire \accumulator|temp2~2_combout ;
wire \V[2]~input_o ;
wire \accumulator|temp2[0]~3_combout ;
wire \accumulator|temp2[0]~4_combout ;
wire \accumulator|temp2[0]~5_combout ;
wire \accumulator|temp2[0]~6_combout ;
wire \accumulator|adder|bit1|sum~0_combout ;
wire \accumulator|temp2~13_combout ;
wire \accumulator|adder|bit1|c_out~0_combout ;
wire \accumulator|temp2~7_combout ;
wire \accumulator|adder|bit2|c_out~0_combout ;
wire \accumulator|temp2~8_combout ;
wire \accumulator|adder|bit3|c_out~0_combout ;
wire \accumulator|temp2~9_combout ;
wire \accumulator|adder|bit4|c_out~0_combout ;
wire \accumulator|temp2~10_combout ;
wire \accumulator|adder|bit5|c_out~0_combout ;
wire \accumulator|temp2~11_combout ;
wire \accumulator|adder|bit6|c_out~0_combout ;
wire \accumulator|temp2~12_combout ;
wire \choice[1]~input_o ;
wire \choice[2]~input_o ;
wire \choice[0]~input_o ;
wire \mux|output[0]~0_combout ;
wire \mux|output[7]~1_combout ;
wire \mux|output[7]~1clkctrl_outclk ;
wire \mux|Equal1~0_combout ;
wire \mux|Equal1~1_combout ;
wire \mux|output[4]~3_combout ;
wire \mux|output[1]~2_combout ;
wire \subtractor|subtractor|bit1|c_out~combout ;
wire \next_state~8_combout ;
wire \next_state~9_combout ;
wire \next_state~13_combout ;
wire \next_state~10_combout ;
wire \next_state~11_combout ;
wire \next_state~12_combout ;
wire \CSTATE~6_combout ;
wire \CSTATE.soda_dispensation~q ;
wire \CSTATE~7_combout ;
wire \CSTATE.INIT_STATE~q ;
wire \Selector10~0_combout ;
wire \CSTATE~5_combout ;
wire \CSTATE.Coin_Reception~q ;
wire \P~0_combout ;
wire \P~1_combout ;
wire \P~2_combout ;
wire \P~3_combout ;
wire \P~4_combout ;
wire \P~5_combout ;
wire \P~6_combout ;
wire \P~7_combout ;
wire \Selector8~0_combout ;
wire \subtractor|subtractor|bit1|sum~combout ;
wire \Selector7~0_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \subtractor|subtractor|bit2|c_out~combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \subtractor|subtractor|bit4|sum~0_combout ;
wire \subtractor|subtractor|bit4|sum~combout ;
wire \Selector4~0_combout ;
wire \subtractor|subtractor|bit4|c_out~0_combout ;
wire \Selector3~3_combout ;
wire \Selector3~2_combout ;
wire \subtractor|subtractor|bit4|c_out~1_combout ;
wire \subtractor|subtractor|bit5|c_out~combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \choice_reg[0]~feeder_combout ;
wire \D~0_combout ;
wire \choice_reg[2]~feeder_combout ;
wire \choice_reg[1]~feeder_combout ;
wire \stock_S0_reg[31]~31_combout ;
wire \stock_S0_reg[0]~97_combout ;
wire \stock_S0_reg[1]~33_cout ;
wire \stock_S0_reg[1]~34_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~9_combout ;
wire \stock_S0_reg[31]~96_combout ;
wire \stock_S0_reg[1]~35 ;
wire \stock_S0_reg[2]~36_combout ;
wire \stock_S0_reg[2]~37 ;
wire \stock_S0_reg[3]~38_combout ;
wire \stock_S0_reg[3]~39 ;
wire \stock_S0_reg[4]~40_combout ;
wire \stock_S0_reg[4]~41 ;
wire \stock_S0_reg[5]~42_combout ;
wire \stock_S0_reg[5]~43 ;
wire \stock_S0_reg[6]~44_combout ;
wire \stock_S0_reg[6]~45 ;
wire \stock_S0_reg[7]~46_combout ;
wire \stock_S0_reg[7]~47 ;
wire \stock_S0_reg[8]~48_combout ;
wire \stock_S0_reg[8]~feeder_combout ;
wire \stock_S0_reg[8]~49 ;
wire \stock_S0_reg[9]~50_combout ;
wire \stock_S0_reg[9]~feeder_combout ;
wire \stock_S0_reg[9]~51 ;
wire \stock_S0_reg[10]~52_combout ;
wire \stock_S0_reg[10]~feeder_combout ;
wire \stock_S0_reg[10]~53 ;
wire \stock_S0_reg[11]~54_combout ;
wire \stock_S0_reg[11]~feeder_combout ;
wire \stock_S0_reg[11]~55 ;
wire \stock_S0_reg[12]~56_combout ;
wire \stock_S0_reg[12]~feeder_combout ;
wire \stock_S0_reg[12]~57 ;
wire \stock_S0_reg[13]~58_combout ;
wire \stock_S0_reg[13]~feeder_combout ;
wire \stock_S0_reg[13]~59 ;
wire \stock_S0_reg[14]~60_combout ;
wire \stock_S0_reg[14]~feeder_combout ;
wire \stock_S0_reg[14]~61 ;
wire \stock_S0_reg[15]~62_combout ;
wire \stock_S0_reg[15]~63 ;
wire \stock_S0_reg[16]~64_combout ;
wire \stock_S0_reg[16]~65 ;
wire \stock_S0_reg[17]~66_combout ;
wire \stock_S0_reg[17]~67 ;
wire \stock_S0_reg[18]~68_combout ;
wire \stock_S0_reg[18]~69 ;
wire \stock_S0_reg[19]~70_combout ;
wire \stock_S0_reg[19]~71 ;
wire \stock_S0_reg[20]~72_combout ;
wire \stock_S0_reg[20]~73 ;
wire \stock_S0_reg[21]~74_combout ;
wire \stock_S0_reg[21]~75 ;
wire \stock_S0_reg[22]~76_combout ;
wire \stock_S0_reg[22]~77 ;
wire \stock_S0_reg[23]~78_combout ;
wire \stock_S0_reg[23]~79 ;
wire \stock_S0_reg[24]~80_combout ;
wire \stock_S0_reg[24]~81 ;
wire \stock_S0_reg[25]~82_combout ;
wire \stock_S0_reg[25]~83 ;
wire \stock_S0_reg[26]~84_combout ;
wire \stock_S0_reg[26]~85 ;
wire \stock_S0_reg[27]~86_combout ;
wire \stock_S0_reg[27]~87 ;
wire \stock_S0_reg[28]~88_combout ;
wire \stock_S0_reg[28]~89 ;
wire \stock_S0_reg[29]~90_combout ;
wire \stock_S0_reg[29]~91 ;
wire \stock_S0_reg[30]~92_combout ;
wire \stock_S0_reg[30]~93 ;
wire \stock_S0_reg[31]~94_combout ;
wire \LessThan1~10_combout ;
wire \D[0]~1_combout ;
wire \D[0]~2_combout ;
wire \D[0]~reg0_q ;
wire \D~3_combout ;
wire \D[1]~reg0_q ;
wire \D~4_combout ;
wire \D[2]~reg0_q ;
wire \ESTQ~0_combout ;
wire [31:0] stock_S0_reg;
wire [7:0] price_reg;
wire [2:0] choice_reg;
wire [7:0] \mux|output ;
wire [7:0] \accumulator|temp2 ;


// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \P[0]~output (
	.i(\P~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[0]~output .bus_hold = "false";
defparam \P[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \P[1]~output (
	.i(\P~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[1]~output .bus_hold = "false";
defparam \P[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \P[2]~output (
	.i(\P~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[2]~output .bus_hold = "false";
defparam \P[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \P[3]~output (
	.i(\P~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[3]~output .bus_hold = "false";
defparam \P[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \P[4]~output (
	.i(\P~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[4]~output .bus_hold = "false";
defparam \P[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \P[5]~output (
	.i(\P~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[5]~output .bus_hold = "false";
defparam \P[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \P[6]~output (
	.i(\P~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[6]~output .bus_hold = "false";
defparam \P[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \P[7]~output (
	.i(\P~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \P[7]~output .bus_hold = "false";
defparam \P[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \E[0]~output (
	.i(\Selector8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[0]~output .bus_hold = "false";
defparam \E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N9
cycloneiv_io_obuf \E[1]~output (
	.i(\Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[1]~output .bus_hold = "false";
defparam \E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \E[2]~output (
	.i(\Selector6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[2]~output .bus_hold = "false";
defparam \E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \E[3]~output (
	.i(\Selector5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[3]~output .bus_hold = "false";
defparam \E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N2
cycloneiv_io_obuf \E[4]~output (
	.i(\Selector4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[4]~output .bus_hold = "false";
defparam \E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \E[5]~output (
	.i(\Selector3~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[5]~output .bus_hold = "false";
defparam \E[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneiv_io_obuf \E[6]~output (
	.i(\Selector2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[6]~output .bus_hold = "false";
defparam \E[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \E[7]~output (
	.i(\Selector1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\E[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \E[7]~output .bus_hold = "false";
defparam \E[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \D[0]~output (
	.i(\D[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D[0]~output .bus_hold = "false";
defparam \D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \D[1]~output (
	.i(\D[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D[1]~output .bus_hold = "false";
defparam \D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \D[2]~output (
	.i(\D[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D[2]~output .bus_hold = "false";
defparam \D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiv_io_obuf \ESTQ[0]~output (
	.i(\ESTQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[0]~output .bus_hold = "false";
defparam \ESTQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiv_io_obuf \ESTQ[1]~output (
	.i(\ESTQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[1]~output .bus_hold = "false";
defparam \ESTQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiv_io_obuf \ESTQ[2]~output (
	.i(\ESTQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[2]~output .bus_hold = "false";
defparam \ESTQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \ESTQ[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[3]~output .bus_hold = "false";
defparam \ESTQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y41_N2
cycloneiv_io_obuf \ESTQ[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[4]~output .bus_hold = "false";
defparam \ESTQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \ESTQ[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[5]~output .bus_hold = "false";
defparam \ESTQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiv_io_obuf \ESTQ[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[6]~output .bus_hold = "false";
defparam \ESTQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneiv_io_obuf \ESTQ[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTQ[7]~output .bus_hold = "false";
defparam \ESTQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneiv_io_ibuf \nRST~input (
	.i(nRST),
	.ibar(gnd),
	.o(\nRST~input_o ));
// synopsys translate_off
defparam \nRST~input .bus_hold = "false";
defparam \nRST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneiv_io_ibuf \V[7]~input (
	.i(V[7]),
	.ibar(gnd),
	.o(\V[7]~input_o ));
// synopsys translate_off
defparam \V[7]~input .bus_hold = "false";
defparam \V[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y21_N8
cycloneiv_io_ibuf \C~input (
	.i(C),
	.ibar(gnd),
	.o(\C~input_o ));
// synopsys translate_off
defparam \C~input .bus_hold = "false";
defparam \C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N20
cycloneiv_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\CSTATE.Coin_Reception~q ) # ((!\CSTATE.INIT_STATE~q  & \C~input_o ))

	.dataa(\CSTATE.INIT_STATE~q ),
	.datab(\C~input_o ),
	.datac(\CSTATE.Coin_Reception~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF4F4;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \V[6]~input (
	.i(V[6]),
	.ibar(gnd),
	.o(\V[6]~input_o ));
// synopsys translate_off
defparam \V[6]~input .bus_hold = "false";
defparam \V[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
cycloneiv_io_ibuf \V[5]~input (
	.i(V[5]),
	.ibar(gnd),
	.o(\V[5]~input_o ));
// synopsys translate_off
defparam \V[5]~input .bus_hold = "false";
defparam \V[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneiv_io_ibuf \V[4]~input (
	.i(V[4]),
	.ibar(gnd),
	.o(\V[4]~input_o ));
// synopsys translate_off
defparam \V[4]~input .bus_hold = "false";
defparam \V[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneiv_io_ibuf \V[3]~input (
	.i(V[3]),
	.ibar(gnd),
	.o(\V[3]~input_o ));
// synopsys translate_off
defparam \V[3]~input .bus_hold = "false";
defparam \V[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
cycloneiv_io_ibuf \V[1]~input (
	.i(V[1]),
	.ibar(gnd),
	.o(\V[1]~input_o ));
// synopsys translate_off
defparam \V[1]~input .bus_hold = "false";
defparam \V[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y21_N1
cycloneiv_io_ibuf \V[0]~input (
	.i(V[0]),
	.ibar(gnd),
	.o(\V[0]~input_o ));
// synopsys translate_off
defparam \V[0]~input .bus_hold = "false";
defparam \V[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N8
cycloneiv_lcell_comb \accumulator|temp2~2 (
// Equation(s):
// \accumulator|temp2~2_combout  = (\Selector0~0_combout  & (\accumulator|temp2 [0] $ (\V[0]~input_o )))

	.dataa(gnd),
	.datab(\Selector0~0_combout ),
	.datac(\accumulator|temp2 [0]),
	.datad(\V[0]~input_o ),
	.cin(gnd),
	.combout(\accumulator|temp2~2_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~2 .lut_mask = 16'h0CC0;
defparam \accumulator|temp2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \V[2]~input (
	.i(V[2]),
	.ibar(gnd),
	.o(\V[2]~input_o ));
// synopsys translate_off
defparam \V[2]~input .bus_hold = "false";
defparam \V[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N30
cycloneiv_lcell_comb \accumulator|temp2[0]~3 (
// Equation(s):
// \accumulator|temp2[0]~3_combout  = (\C~input_o  & ((\V[6]~input_o  & (!\V[4]~input_o  & \V[2]~input_o )) # (!\V[6]~input_o  & (\V[4]~input_o  & !\V[2]~input_o ))))

	.dataa(\V[6]~input_o ),
	.datab(\V[4]~input_o ),
	.datac(\C~input_o ),
	.datad(\V[2]~input_o ),
	.cin(gnd),
	.combout(\accumulator|temp2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2[0]~3 .lut_mask = 16'h2040;
defparam \accumulator|temp2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N12
cycloneiv_lcell_comb \accumulator|temp2[0]~4 (
// Equation(s):
// \accumulator|temp2[0]~4_combout  = (\V[1]~input_o  & (!\V[4]~input_o  & !\V[0]~input_o )) # (!\V[1]~input_o  & (\V[4]~input_o ))

	.dataa(\V[1]~input_o ),
	.datab(\V[4]~input_o ),
	.datac(\V[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accumulator|temp2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2[0]~4 .lut_mask = 16'h4646;
defparam \accumulator|temp2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N26
cycloneiv_lcell_comb \accumulator|temp2[0]~5 (
// Equation(s):
// \accumulator|temp2[0]~5_combout  = (\accumulator|temp2[0]~4_combout  & (\V[3]~input_o  & (\V[0]~input_o  & !\V[5]~input_o ))) # (!\accumulator|temp2[0]~4_combout  & (!\V[3]~input_o  & (!\V[0]~input_o  & \V[5]~input_o )))

	.dataa(\accumulator|temp2[0]~4_combout ),
	.datab(\V[3]~input_o ),
	.datac(\V[0]~input_o ),
	.datad(\V[5]~input_o ),
	.cin(gnd),
	.combout(\accumulator|temp2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2[0]~5 .lut_mask = 16'h0180;
defparam \accumulator|temp2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
cycloneiv_lcell_comb \accumulator|temp2[0]~6 (
// Equation(s):
// \accumulator|temp2[0]~6_combout  = ((\accumulator|temp2[0]~3_combout  & (!\V[7]~input_o  & \accumulator|temp2[0]~5_combout ))) # (!\Selector0~0_combout )

	.dataa(\accumulator|temp2[0]~3_combout ),
	.datab(\V[7]~input_o ),
	.datac(\accumulator|temp2[0]~5_combout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2[0]~6 .lut_mask = 16'h20FF;
defparam \accumulator|temp2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N9
dffeas \accumulator|temp2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[0] .is_wysiwyg = "true";
defparam \accumulator|temp2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N28
cycloneiv_lcell_comb \accumulator|adder|bit1|sum~0 (
// Equation(s):
// \accumulator|adder|bit1|sum~0_combout  = \V[1]~input_o  $ (\accumulator|temp2 [1] $ (((\accumulator|temp2 [0] & \V[0]~input_o ))))

	.dataa(\V[1]~input_o ),
	.datab(\accumulator|temp2 [0]),
	.datac(\accumulator|temp2 [1]),
	.datad(\V[0]~input_o ),
	.cin(gnd),
	.combout(\accumulator|adder|bit1|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit1|sum~0 .lut_mask = 16'h965A;
defparam \accumulator|adder|bit1|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N22
cycloneiv_lcell_comb \accumulator|temp2~13 (
// Equation(s):
// \accumulator|temp2~13_combout  = (\accumulator|adder|bit1|sum~0_combout  & ((\CSTATE.Coin_Reception~q ) # ((!\CSTATE.INIT_STATE~q  & \C~input_o ))))

	.dataa(\CSTATE.INIT_STATE~q ),
	.datab(\CSTATE.Coin_Reception~q ),
	.datac(\C~input_o ),
	.datad(\accumulator|adder|bit1|sum~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~13_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~13 .lut_mask = 16'hDC00;
defparam \accumulator|temp2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \accumulator|temp2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[1] .is_wysiwyg = "true";
defparam \accumulator|temp2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N30
cycloneiv_lcell_comb \accumulator|adder|bit1|c_out~0 (
// Equation(s):
// \accumulator|adder|bit1|c_out~0_combout  = (\V[1]~input_o  & ((\accumulator|temp2 [1]) # ((\V[0]~input_o  & \accumulator|temp2 [0])))) # (!\V[1]~input_o  & (\V[0]~input_o  & (\accumulator|temp2 [1] & \accumulator|temp2 [0])))

	.dataa(\V[1]~input_o ),
	.datab(\V[0]~input_o ),
	.datac(\accumulator|temp2 [1]),
	.datad(\accumulator|temp2 [0]),
	.cin(gnd),
	.combout(\accumulator|adder|bit1|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit1|c_out~0 .lut_mask = 16'hE8A0;
defparam \accumulator|adder|bit1|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N8
cycloneiv_lcell_comb \accumulator|temp2~7 (
// Equation(s):
// \accumulator|temp2~7_combout  = (\Selector0~0_combout  & (\accumulator|adder|bit1|c_out~0_combout  $ (\V[2]~input_o  $ (\accumulator|temp2 [2]))))

	.dataa(\accumulator|adder|bit1|c_out~0_combout ),
	.datab(\V[2]~input_o ),
	.datac(\accumulator|temp2 [2]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~7_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~7 .lut_mask = 16'h9600;
defparam \accumulator|temp2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N9
dffeas \accumulator|temp2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[2] .is_wysiwyg = "true";
defparam \accumulator|temp2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N18
cycloneiv_lcell_comb \accumulator|adder|bit2|c_out~0 (
// Equation(s):
// \accumulator|adder|bit2|c_out~0_combout  = (\accumulator|temp2 [2] & ((\accumulator|adder|bit1|c_out~0_combout ) # (\V[2]~input_o ))) # (!\accumulator|temp2 [2] & (\accumulator|adder|bit1|c_out~0_combout  & \V[2]~input_o ))

	.dataa(gnd),
	.datab(\accumulator|temp2 [2]),
	.datac(\accumulator|adder|bit1|c_out~0_combout ),
	.datad(\V[2]~input_o ),
	.cin(gnd),
	.combout(\accumulator|adder|bit2|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit2|c_out~0 .lut_mask = 16'hFCC0;
defparam \accumulator|adder|bit2|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N14
cycloneiv_lcell_comb \accumulator|temp2~8 (
// Equation(s):
// \accumulator|temp2~8_combout  = (\Selector0~0_combout  & (\V[3]~input_o  $ (\accumulator|adder|bit2|c_out~0_combout  $ (\accumulator|temp2 [3]))))

	.dataa(\V[3]~input_o ),
	.datab(\accumulator|adder|bit2|c_out~0_combout ),
	.datac(\accumulator|temp2 [3]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~8_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~8 .lut_mask = 16'h9600;
defparam \accumulator|temp2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N15
dffeas \accumulator|temp2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[3] .is_wysiwyg = "true";
defparam \accumulator|temp2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N4
cycloneiv_lcell_comb \accumulator|adder|bit3|c_out~0 (
// Equation(s):
// \accumulator|adder|bit3|c_out~0_combout  = (\V[3]~input_o  & ((\accumulator|temp2 [3]) # (\accumulator|adder|bit2|c_out~0_combout ))) # (!\V[3]~input_o  & (\accumulator|temp2 [3] & \accumulator|adder|bit2|c_out~0_combout ))

	.dataa(gnd),
	.datab(\V[3]~input_o ),
	.datac(\accumulator|temp2 [3]),
	.datad(\accumulator|adder|bit2|c_out~0_combout ),
	.cin(gnd),
	.combout(\accumulator|adder|bit3|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit3|c_out~0 .lut_mask = 16'hFCC0;
defparam \accumulator|adder|bit3|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N24
cycloneiv_lcell_comb \accumulator|temp2~9 (
// Equation(s):
// \accumulator|temp2~9_combout  = (\Selector0~0_combout  & (\V[4]~input_o  $ (\accumulator|adder|bit3|c_out~0_combout  $ (\accumulator|temp2 [4]))))

	.dataa(\V[4]~input_o ),
	.datab(\accumulator|adder|bit3|c_out~0_combout ),
	.datac(\accumulator|temp2 [4]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~9_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~9 .lut_mask = 16'h9600;
defparam \accumulator|temp2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \accumulator|temp2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[4] .is_wysiwyg = "true";
defparam \accumulator|temp2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N10
cycloneiv_lcell_comb \accumulator|adder|bit4|c_out~0 (
// Equation(s):
// \accumulator|adder|bit4|c_out~0_combout  = (\V[4]~input_o  & ((\accumulator|adder|bit3|c_out~0_combout ) # (\accumulator|temp2 [4]))) # (!\V[4]~input_o  & (\accumulator|adder|bit3|c_out~0_combout  & \accumulator|temp2 [4]))

	.dataa(gnd),
	.datab(\V[4]~input_o ),
	.datac(\accumulator|adder|bit3|c_out~0_combout ),
	.datad(\accumulator|temp2 [4]),
	.cin(gnd),
	.combout(\accumulator|adder|bit4|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit4|c_out~0 .lut_mask = 16'hFCC0;
defparam \accumulator|adder|bit4|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N22
cycloneiv_lcell_comb \accumulator|temp2~10 (
// Equation(s):
// \accumulator|temp2~10_combout  = (\Selector0~0_combout  & (\accumulator|adder|bit4|c_out~0_combout  $ (\accumulator|temp2 [5] $ (\V[5]~input_o ))))

	.dataa(\accumulator|adder|bit4|c_out~0_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\accumulator|temp2 [5]),
	.datad(\V[5]~input_o ),
	.cin(gnd),
	.combout(\accumulator|temp2~10_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~10 .lut_mask = 16'h8448;
defparam \accumulator|temp2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \accumulator|temp2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[5] .is_wysiwyg = "true";
defparam \accumulator|temp2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N28
cycloneiv_lcell_comb \accumulator|adder|bit5|c_out~0 (
// Equation(s):
// \accumulator|adder|bit5|c_out~0_combout  = (\V[5]~input_o  & ((\accumulator|temp2 [5]) # (\accumulator|adder|bit4|c_out~0_combout ))) # (!\V[5]~input_o  & (\accumulator|temp2 [5] & \accumulator|adder|bit4|c_out~0_combout ))

	.dataa(gnd),
	.datab(\V[5]~input_o ),
	.datac(\accumulator|temp2 [5]),
	.datad(\accumulator|adder|bit4|c_out~0_combout ),
	.cin(gnd),
	.combout(\accumulator|adder|bit5|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit5|c_out~0 .lut_mask = 16'hFCC0;
defparam \accumulator|adder|bit5|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N16
cycloneiv_lcell_comb \accumulator|temp2~11 (
// Equation(s):
// \accumulator|temp2~11_combout  = (\Selector0~0_combout  & (\V[6]~input_o  $ (\accumulator|temp2 [6] $ (\accumulator|adder|bit5|c_out~0_combout ))))

	.dataa(\V[6]~input_o ),
	.datab(\Selector0~0_combout ),
	.datac(\accumulator|temp2 [6]),
	.datad(\accumulator|adder|bit5|c_out~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~11_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~11 .lut_mask = 16'h8448;
defparam \accumulator|temp2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N17
dffeas \accumulator|temp2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[6] .is_wysiwyg = "true";
defparam \accumulator|temp2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N2
cycloneiv_lcell_comb \accumulator|adder|bit6|c_out~0 (
// Equation(s):
// \accumulator|adder|bit6|c_out~0_combout  = (\V[6]~input_o  & ((\accumulator|temp2 [6]) # (\accumulator|adder|bit5|c_out~0_combout ))) # (!\V[6]~input_o  & (\accumulator|temp2 [6] & \accumulator|adder|bit5|c_out~0_combout ))

	.dataa(\V[6]~input_o ),
	.datab(\accumulator|temp2 [6]),
	.datac(gnd),
	.datad(\accumulator|adder|bit5|c_out~0_combout ),
	.cin(gnd),
	.combout(\accumulator|adder|bit6|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|adder|bit6|c_out~0 .lut_mask = 16'hEE88;
defparam \accumulator|adder|bit6|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N6
cycloneiv_lcell_comb \accumulator|temp2~12 (
// Equation(s):
// \accumulator|temp2~12_combout  = (\Selector0~0_combout  & (\V[7]~input_o  $ (\accumulator|temp2 [7] $ (\accumulator|adder|bit6|c_out~0_combout ))))

	.dataa(\V[7]~input_o ),
	.datab(\Selector0~0_combout ),
	.datac(\accumulator|temp2 [7]),
	.datad(\accumulator|adder|bit6|c_out~0_combout ),
	.cin(gnd),
	.combout(\accumulator|temp2~12_combout ),
	.cout());
// synopsys translate_off
defparam \accumulator|temp2~12 .lut_mask = 16'h8448;
defparam \accumulator|temp2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N7
dffeas \accumulator|temp2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accumulator|temp2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accumulator|temp2[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator|temp2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator|temp2[7] .is_wysiwyg = "true";
defparam \accumulator|temp2[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneiv_io_ibuf \choice[1]~input (
	.i(choice[1]),
	.ibar(gnd),
	.o(\choice[1]~input_o ));
// synopsys translate_off
defparam \choice[1]~input .bus_hold = "false";
defparam \choice[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneiv_io_ibuf \choice[2]~input (
	.i(choice[2]),
	.ibar(gnd),
	.o(\choice[2]~input_o ));
// synopsys translate_off
defparam \choice[2]~input .bus_hold = "false";
defparam \choice[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \choice[0]~input (
	.i(choice[0]),
	.ibar(gnd),
	.o(\choice[0]~input_o ));
// synopsys translate_off
defparam \choice[0]~input .bus_hold = "false";
defparam \choice[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N20
cycloneiv_lcell_comb \mux|output[0]~0 (
// Equation(s):
// \mux|output[0]~0_combout  = (\choice[1]~input_o  & (!\choice[2]~input_o  & \choice[0]~input_o )) # (!\choice[1]~input_o  & (\choice[2]~input_o  & !\choice[0]~input_o ))

	.dataa(\choice[1]~input_o ),
	.datab(gnd),
	.datac(\choice[2]~input_o ),
	.datad(\choice[0]~input_o ),
	.cin(gnd),
	.combout(\mux|output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|output[0]~0 .lut_mask = 16'h0A50;
defparam \mux|output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N24
cycloneiv_lcell_comb \mux|output[7]~1 (
// Equation(s):
// \mux|output[7]~1_combout  = (\choice[2]~input_o  & (!\choice[1]~input_o )) # (!\choice[2]~input_o  & ((\choice[1]~input_o ) # (\choice[0]~input_o )))

	.dataa(\choice[2]~input_o ),
	.datab(gnd),
	.datac(\choice[1]~input_o ),
	.datad(\choice[0]~input_o ),
	.cin(gnd),
	.combout(\mux|output[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux|output[7]~1 .lut_mask = 16'h5F5A;
defparam \mux|output[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneiv_clkctrl \mux|output[7]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mux|output[7]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux|output[7]~1clkctrl_outclk ));
// synopsys translate_off
defparam \mux|output[7]~1clkctrl .clock_type = "global clock";
defparam \mux|output[7]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N6
cycloneiv_lcell_comb \mux|output[7] (
// Equation(s):
// \mux|output [7] = (GLOBAL(\mux|output[7]~1clkctrl_outclk ) & ((!\mux|output[0]~0_combout ))) # (!GLOBAL(\mux|output[7]~1clkctrl_outclk ) & (\mux|output [7]))

	.dataa(\mux|output [7]),
	.datab(gnd),
	.datac(\mux|output[0]~0_combout ),
	.datad(\mux|output[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|output [7]),
	.cout());
// synopsys translate_off
defparam \mux|output[7] .lut_mask = 16'h0FAA;
defparam \mux|output[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N7
dffeas \price_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux|output [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[7] .is_wysiwyg = "true";
defparam \price_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N4
cycloneiv_lcell_comb \mux|Equal1~0 (
// Equation(s):
// \mux|Equal1~0_combout  = (\choice[1]~input_o  & (!\choice[0]~input_o  & !\choice[2]~input_o ))

	.dataa(gnd),
	.datab(\choice[1]~input_o ),
	.datac(\choice[0]~input_o ),
	.datad(\choice[2]~input_o ),
	.cin(gnd),
	.combout(\mux|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Equal1~0 .lut_mask = 16'h000C;
defparam \mux|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N8
cycloneiv_lcell_comb \mux|output[3] (
// Equation(s):
// \mux|output [3] = (GLOBAL(\mux|output[7]~1clkctrl_outclk ) & ((!\mux|Equal1~0_combout ))) # (!GLOBAL(\mux|output[7]~1clkctrl_outclk ) & (\mux|output [3]))

	.dataa(gnd),
	.datab(\mux|output [3]),
	.datac(\mux|output[7]~1clkctrl_outclk ),
	.datad(\mux|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux|output [3]),
	.cout());
// synopsys translate_off
defparam \mux|output[3] .lut_mask = 16'h0CFC;
defparam \mux|output[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N15
dffeas \price_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux|output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[6] .is_wysiwyg = "true";
defparam \price_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
cycloneiv_lcell_comb \mux|Equal1~1 (
// Equation(s):
// \mux|Equal1~1_combout  = (!\choice[2]~input_o  & (!\choice[1]~input_o  & \choice[0]~input_o ))

	.dataa(gnd),
	.datab(\choice[2]~input_o ),
	.datac(\choice[1]~input_o ),
	.datad(\choice[0]~input_o ),
	.cin(gnd),
	.combout(\mux|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Equal1~1 .lut_mask = 16'h0300;
defparam \mux|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N28
cycloneiv_lcell_comb \mux|output[5] (
// Equation(s):
// \mux|output [5] = (GLOBAL(\mux|output[7]~1clkctrl_outclk ) & (\mux|Equal1~1_combout )) # (!GLOBAL(\mux|output[7]~1clkctrl_outclk ) & ((\mux|output [5])))

	.dataa(gnd),
	.datab(\mux|Equal1~1_combout ),
	.datac(\mux|output[7]~1clkctrl_outclk ),
	.datad(\mux|output [5]),
	.cin(gnd),
	.combout(\mux|output [5]),
	.cout());
// synopsys translate_off
defparam \mux|output[5] .lut_mask = 16'hCFC0;
defparam \mux|output[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N29
dffeas \price_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux|output [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[5] .is_wysiwyg = "true";
defparam \price_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N0
cycloneiv_lcell_comb \mux|output[4]~3 (
// Equation(s):
// \mux|output[4]~3_combout  = (!\choice[2]~input_o  & (\choice[1]~input_o  $ (\choice[0]~input_o )))

	.dataa(\choice[1]~input_o ),
	.datab(gnd),
	.datac(\choice[2]~input_o ),
	.datad(\choice[0]~input_o ),
	.cin(gnd),
	.combout(\mux|output[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux|output[4]~3 .lut_mask = 16'h050A;
defparam \mux|output[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N16
cycloneiv_lcell_comb \mux|output[4] (
// Equation(s):
// \mux|output [4] = (GLOBAL(\mux|output[7]~1clkctrl_outclk ) & (\mux|output[4]~3_combout )) # (!GLOBAL(\mux|output[7]~1clkctrl_outclk ) & ((\mux|output [4])))

	.dataa(\mux|output[4]~3_combout ),
	.datab(gnd),
	.datac(\mux|output[7]~1clkctrl_outclk ),
	.datad(\mux|output [4]),
	.cin(gnd),
	.combout(\mux|output [4]),
	.cout());
// synopsys translate_off
defparam \mux|output[4] .lut_mask = 16'hAFA0;
defparam \mux|output[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \price_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux|output [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[4] .is_wysiwyg = "true";
defparam \price_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N23
dffeas \price_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux|output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[3] .is_wysiwyg = "true";
defparam \price_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N0
cycloneiv_lcell_comb \mux|output[2] (
// Equation(s):
// \mux|output [2] = (GLOBAL(\mux|output[7]~1clkctrl_outclk ) & (\mux|Equal1~0_combout )) # (!GLOBAL(\mux|output[7]~1clkctrl_outclk ) & ((\mux|output [2])))

	.dataa(\mux|Equal1~0_combout ),
	.datab(gnd),
	.datac(\mux|output[7]~1clkctrl_outclk ),
	.datad(\mux|output [2]),
	.cin(gnd),
	.combout(\mux|output [2]),
	.cout());
// synopsys translate_off
defparam \mux|output[2] .lut_mask = 16'hAFA0;
defparam \mux|output[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N1
dffeas \price_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux|output [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[2] .is_wysiwyg = "true";
defparam \price_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N10
cycloneiv_lcell_comb \mux|output[1]~2 (
// Equation(s):
// \mux|output[1]~2_combout  = \choice[2]~input_o  $ (((\choice[1]~input_o ) # (\choice[0]~input_o )))

	.dataa(\choice[1]~input_o ),
	.datab(gnd),
	.datac(\choice[2]~input_o ),
	.datad(\choice[0]~input_o ),
	.cin(gnd),
	.combout(\mux|output[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux|output[1]~2 .lut_mask = 16'h0F5A;
defparam \mux|output[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
cycloneiv_lcell_comb \mux|output[1] (
// Equation(s):
// \mux|output [1] = (GLOBAL(\mux|output[7]~1clkctrl_outclk ) & ((\mux|output[1]~2_combout ))) # (!GLOBAL(\mux|output[7]~1clkctrl_outclk ) & (\mux|output [1]))

	.dataa(\mux|output [1]),
	.datab(gnd),
	.datac(\mux|output[1]~2_combout ),
	.datad(\mux|output[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|output [1]),
	.cout());
// synopsys translate_off
defparam \mux|output[1] .lut_mask = 16'hF0AA;
defparam \mux|output[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N3
dffeas \price_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux|output [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[1] .is_wysiwyg = "true";
defparam \price_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N24
cycloneiv_lcell_comb \mux|output[0] (
// Equation(s):
// \mux|output [0] = (GLOBAL(\mux|output[7]~1clkctrl_outclk ) & ((\mux|output[0]~0_combout ))) # (!GLOBAL(\mux|output[7]~1clkctrl_outclk ) & (\mux|output [0]))

	.dataa(\mux|output [0]),
	.datab(gnd),
	.datac(\mux|output[0]~0_combout ),
	.datad(\mux|output[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|output [0]),
	.cout());
// synopsys translate_off
defparam \mux|output[0] .lut_mask = 16'hF0AA;
defparam \mux|output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \price_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux|output [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(price_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \price_reg[0] .is_wysiwyg = "true";
defparam \price_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N12
cycloneiv_lcell_comb \subtractor|subtractor|bit1|c_out (
// Equation(s):
// \subtractor|subtractor|bit1|c_out~combout  = (\accumulator|temp2 [1] & (((\accumulator|temp2 [0]) # (!price_reg[0])) # (!price_reg[1]))) # (!\accumulator|temp2 [1] & (!price_reg[1] & ((\accumulator|temp2 [0]) # (!price_reg[0]))))

	.dataa(\accumulator|temp2 [1]),
	.datab(price_reg[1]),
	.datac(\accumulator|temp2 [0]),
	.datad(price_reg[0]),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit1|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit1|c_out .lut_mask = 16'hB2BB;
defparam \subtractor|subtractor|bit1|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N20
cycloneiv_lcell_comb \next_state~8 (
// Equation(s):
// \next_state~8_combout  = (price_reg[2] & (\accumulator|temp2 [2] & \subtractor|subtractor|bit1|c_out~combout )) # (!price_reg[2] & ((\accumulator|temp2 [2]) # (\subtractor|subtractor|bit1|c_out~combout )))

	.dataa(price_reg[2]),
	.datab(gnd),
	.datac(\accumulator|temp2 [2]),
	.datad(\subtractor|subtractor|bit1|c_out~combout ),
	.cin(gnd),
	.combout(\next_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~8 .lut_mask = 16'hF550;
defparam \next_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N10
cycloneiv_lcell_comb \next_state~9 (
// Equation(s):
// \next_state~9_combout  = (\accumulator|temp2 [3] & ((\next_state~8_combout ) # (!price_reg[3]))) # (!\accumulator|temp2 [3] & (!price_reg[3] & \next_state~8_combout ))

	.dataa(\accumulator|temp2 [3]),
	.datab(gnd),
	.datac(price_reg[3]),
	.datad(\next_state~8_combout ),
	.cin(gnd),
	.combout(\next_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~9 .lut_mask = 16'hAF0A;
defparam \next_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N6
cycloneiv_lcell_comb \next_state~13 (
// Equation(s):
// \next_state~13_combout  = (\accumulator|temp2 [4] & ((\next_state~9_combout ) # (!price_reg[4]))) # (!\accumulator|temp2 [4] & (!price_reg[4] & \next_state~9_combout ))

	.dataa(\accumulator|temp2 [4]),
	.datab(gnd),
	.datac(price_reg[4]),
	.datad(\next_state~9_combout ),
	.cin(gnd),
	.combout(\next_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~13 .lut_mask = 16'hAF0A;
defparam \next_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N16
cycloneiv_lcell_comb \next_state~10 (
// Equation(s):
// \next_state~10_combout  = (price_reg[5] & (\accumulator|temp2 [5] & \next_state~13_combout )) # (!price_reg[5] & ((\accumulator|temp2 [5]) # (\next_state~13_combout )))

	.dataa(price_reg[5]),
	.datab(gnd),
	.datac(\accumulator|temp2 [5]),
	.datad(\next_state~13_combout ),
	.cin(gnd),
	.combout(\next_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~10 .lut_mask = 16'hF550;
defparam \next_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N18
cycloneiv_lcell_comb \next_state~11 (
// Equation(s):
// \next_state~11_combout  = (\accumulator|temp2 [6] & ((\next_state~10_combout ) # (!price_reg[6]))) # (!\accumulator|temp2 [6] & (!price_reg[6] & \next_state~10_combout ))

	.dataa(gnd),
	.datab(\accumulator|temp2 [6]),
	.datac(price_reg[6]),
	.datad(\next_state~10_combout ),
	.cin(gnd),
	.combout(\next_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~11 .lut_mask = 16'hCF0C;
defparam \next_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N14
cycloneiv_lcell_comb \next_state~12 (
// Equation(s):
// \next_state~12_combout  = (\accumulator|temp2 [7] & ((\next_state~11_combout ) # (!price_reg[7]))) # (!\accumulator|temp2 [7] & (!price_reg[7] & \next_state~11_combout ))

	.dataa(\accumulator|temp2 [7]),
	.datab(price_reg[7]),
	.datac(gnd),
	.datad(\next_state~11_combout ),
	.cin(gnd),
	.combout(\next_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~12 .lut_mask = 16'hBB22;
defparam \next_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N30
cycloneiv_lcell_comb \CSTATE~6 (
// Equation(s):
// \CSTATE~6_combout  = (\CSTATE.Coin_Reception~q  & (\nRST~input_o  & \next_state~12_combout ))

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(\nRST~input_o ),
	.datac(gnd),
	.datad(\next_state~12_combout ),
	.cin(gnd),
	.combout(\CSTATE~6_combout ),
	.cout());
// synopsys translate_off
defparam \CSTATE~6 .lut_mask = 16'h8800;
defparam \CSTATE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N31
dffeas \CSTATE.soda_dispensation (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CSTATE~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CSTATE.soda_dispensation~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CSTATE.soda_dispensation .is_wysiwyg = "true";
defparam \CSTATE.soda_dispensation .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N4
cycloneiv_lcell_comb \CSTATE~7 (
// Equation(s):
// \CSTATE~7_combout  = (!\CSTATE.soda_dispensation~q  & (\nRST~input_o  & ((\C~input_o ) # (\CSTATE.INIT_STATE~q ))))

	.dataa(\CSTATE.soda_dispensation~q ),
	.datab(\C~input_o ),
	.datac(\CSTATE.INIT_STATE~q ),
	.datad(\nRST~input_o ),
	.cin(gnd),
	.combout(\CSTATE~7_combout ),
	.cout());
// synopsys translate_off
defparam \CSTATE~7 .lut_mask = 16'h5400;
defparam \CSTATE~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N5
dffeas \CSTATE.INIT_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CSTATE~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CSTATE.INIT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CSTATE.INIT_STATE .is_wysiwyg = "true";
defparam \CSTATE.INIT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N22
cycloneiv_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (!\CSTATE.INIT_STATE~q  & \C~input_o )

	.dataa(gnd),
	.datab(\CSTATE.INIT_STATE~q ),
	.datac(\C~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h3030;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N12
cycloneiv_lcell_comb \CSTATE~5 (
// Equation(s):
// \CSTATE~5_combout  = (\nRST~input_o  & ((\Selector10~0_combout ) # ((\CSTATE.Coin_Reception~q  & !\next_state~12_combout ))))

	.dataa(\Selector10~0_combout ),
	.datab(\nRST~input_o ),
	.datac(\CSTATE.Coin_Reception~q ),
	.datad(\next_state~12_combout ),
	.cin(gnd),
	.combout(\CSTATE~5_combout ),
	.cout());
// synopsys translate_off
defparam \CSTATE~5 .lut_mask = 16'h88C8;
defparam \CSTATE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \CSTATE.Coin_Reception (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CSTATE~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CSTATE.Coin_Reception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CSTATE.Coin_Reception .is_wysiwyg = "true";
defparam \CSTATE.Coin_Reception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N8
cycloneiv_lcell_comb \P~0 (
// Equation(s):
// \P~0_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [0])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(\accumulator|temp2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\P~0_combout ),
	.cout());
// synopsys translate_off
defparam \P~0 .lut_mask = 16'hA0A0;
defparam \P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N10
cycloneiv_lcell_comb \P~1 (
// Equation(s):
// \P~1_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [1])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accumulator|temp2 [1]),
	.cin(gnd),
	.combout(\P~1_combout ),
	.cout());
// synopsys translate_off
defparam \P~1 .lut_mask = 16'hAA00;
defparam \P~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
cycloneiv_lcell_comb \P~2 (
// Equation(s):
// \P~2_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [2])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(\accumulator|temp2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\P~2_combout ),
	.cout());
// synopsys translate_off
defparam \P~2 .lut_mask = 16'hA0A0;
defparam \P~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
cycloneiv_lcell_comb \P~3 (
// Equation(s):
// \P~3_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [3])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(\accumulator|temp2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\P~3_combout ),
	.cout());
// synopsys translate_off
defparam \P~3 .lut_mask = 16'hA0A0;
defparam \P~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N8
cycloneiv_lcell_comb \P~4 (
// Equation(s):
// \P~4_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [4])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accumulator|temp2 [4]),
	.cin(gnd),
	.combout(\P~4_combout ),
	.cout());
// synopsys translate_off
defparam \P~4 .lut_mask = 16'hAA00;
defparam \P~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N24
cycloneiv_lcell_comb \P~5 (
// Equation(s):
// \P~5_combout  = (\accumulator|temp2 [5] & \CSTATE.Coin_Reception~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accumulator|temp2 [5]),
	.datad(\CSTATE.Coin_Reception~q ),
	.cin(gnd),
	.combout(\P~5_combout ),
	.cout());
// synopsys translate_off
defparam \P~5 .lut_mask = 16'hF000;
defparam \P~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N26
cycloneiv_lcell_comb \P~6 (
// Equation(s):
// \P~6_combout  = (\CSTATE.Coin_Reception~q  & \accumulator|temp2 [6])

	.dataa(\CSTATE.Coin_Reception~q ),
	.datab(gnd),
	.datac(\accumulator|temp2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\P~6_combout ),
	.cout());
// synopsys translate_off
defparam \P~6 .lut_mask = 16'hA0A0;
defparam \P~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N30
cycloneiv_lcell_comb \P~7 (
// Equation(s):
// \P~7_combout  = (\accumulator|temp2 [7] & \CSTATE.Coin_Reception~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accumulator|temp2 [7]),
	.datad(\CSTATE.Coin_Reception~q ),
	.cin(gnd),
	.combout(\P~7_combout ),
	.cout());
// synopsys translate_off
defparam \P~7 .lut_mask = 16'hF000;
defparam \P~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N12
cycloneiv_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\accumulator|temp2 [0] & (((!price_reg[0] & \CSTATE.soda_dispensation~q )) # (!\CSTATE.INIT_STATE~q ))) # (!\accumulator|temp2 [0] & (((price_reg[0] & \CSTATE.soda_dispensation~q ))))

	.dataa(\CSTATE.INIT_STATE~q ),
	.datab(price_reg[0]),
	.datac(\accumulator|temp2 [0]),
	.datad(\CSTATE.soda_dispensation~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h7C50;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N22
cycloneiv_lcell_comb \subtractor|subtractor|bit1|sum (
// Equation(s):
// \subtractor|subtractor|bit1|sum~combout  = price_reg[1] $ (\accumulator|temp2 [1] $ (((\accumulator|temp2 [0]) # (!price_reg[0]))))

	.dataa(price_reg[0]),
	.datab(price_reg[1]),
	.datac(\accumulator|temp2 [0]),
	.datad(\accumulator|temp2 [1]),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit1|sum~combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit1|sum .lut_mask = 16'hC639;
defparam \subtractor|subtractor|bit1|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N0
cycloneiv_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\CSTATE.INIT_STATE~q  & (((!\subtractor|subtractor|bit1|sum~combout  & \CSTATE.soda_dispensation~q )))) # (!\CSTATE.INIT_STATE~q  & ((\accumulator|temp2 [1]) # ((!\subtractor|subtractor|bit1|sum~combout  & 
// \CSTATE.soda_dispensation~q ))))

	.dataa(\CSTATE.INIT_STATE~q ),
	.datab(\accumulator|temp2 [1]),
	.datac(\subtractor|subtractor|bit1|sum~combout ),
	.datad(\CSTATE.soda_dispensation~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h4F44;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N2
cycloneiv_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\CSTATE.soda_dispensation~q  & (price_reg[2] $ (\subtractor|subtractor|bit1|c_out~combout  $ (!\accumulator|temp2 [2]))))

	.dataa(price_reg[2]),
	.datab(\subtractor|subtractor|bit1|c_out~combout ),
	.datac(\accumulator|temp2 [2]),
	.datad(\CSTATE.soda_dispensation~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h6900;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N28
cycloneiv_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((!\CSTATE.INIT_STATE~q  & \accumulator|temp2 [2]))

	.dataa(gnd),
	.datab(\CSTATE.INIT_STATE~q ),
	.datac(\accumulator|temp2 [2]),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFF30;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N18
cycloneiv_lcell_comb \subtractor|subtractor|bit2|c_out (
// Equation(s):
// \subtractor|subtractor|bit2|c_out~combout  = (price_reg[2] & (\accumulator|temp2 [2] & \subtractor|subtractor|bit1|c_out~combout )) # (!price_reg[2] & ((\accumulator|temp2 [2]) # (\subtractor|subtractor|bit1|c_out~combout )))

	.dataa(gnd),
	.datab(price_reg[2]),
	.datac(\accumulator|temp2 [2]),
	.datad(\subtractor|subtractor|bit1|c_out~combout ),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit2|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit2|c_out .lut_mask = 16'hF330;
defparam \subtractor|subtractor|bit2|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N22
cycloneiv_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\CSTATE.soda_dispensation~q  & (\subtractor|subtractor|bit2|c_out~combout  $ (price_reg[3] $ (!\accumulator|temp2 [3]))))

	.dataa(\CSTATE.soda_dispensation~q ),
	.datab(\subtractor|subtractor|bit2|c_out~combout ),
	.datac(price_reg[3]),
	.datad(\accumulator|temp2 [3]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h2882;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N18
cycloneiv_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Selector5~0_combout ) # ((\accumulator|temp2 [3] & !\CSTATE.INIT_STATE~q ))

	.dataa(\accumulator|temp2 [3]),
	.datab(\CSTATE.INIT_STATE~q ),
	.datac(gnd),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hFF22;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
cycloneiv_lcell_comb \subtractor|subtractor|bit4|sum~0 (
// Equation(s):
// \subtractor|subtractor|bit4|sum~0_combout  = price_reg[4] $ (\accumulator|temp2 [4])

	.dataa(price_reg[4]),
	.datab(gnd),
	.datac(\accumulator|temp2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit4|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit4|sum~0 .lut_mask = 16'h5A5A;
defparam \subtractor|subtractor|bit4|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N24
cycloneiv_lcell_comb \subtractor|subtractor|bit4|sum (
// Equation(s):
// \subtractor|subtractor|bit4|sum~combout  = \subtractor|subtractor|bit4|sum~0_combout  $ (((\subtractor|subtractor|bit2|c_out~combout  & ((\accumulator|temp2 [3]) # (!price_reg[3]))) # (!\subtractor|subtractor|bit2|c_out~combout  & (!price_reg[3] & 
// \accumulator|temp2 [3]))))

	.dataa(\subtractor|subtractor|bit4|sum~0_combout ),
	.datab(\subtractor|subtractor|bit2|c_out~combout ),
	.datac(price_reg[3]),
	.datad(\accumulator|temp2 [3]),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit4|sum~combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit4|sum .lut_mask = 16'h65A6;
defparam \subtractor|subtractor|bit4|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N26
cycloneiv_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\accumulator|temp2 [4] & (((!\subtractor|subtractor|bit4|sum~combout  & \CSTATE.soda_dispensation~q )) # (!\CSTATE.INIT_STATE~q ))) # (!\accumulator|temp2 [4] & (!\subtractor|subtractor|bit4|sum~combout  & 
// (\CSTATE.soda_dispensation~q )))

	.dataa(\accumulator|temp2 [4]),
	.datab(\subtractor|subtractor|bit4|sum~combout ),
	.datac(\CSTATE.soda_dispensation~q ),
	.datad(\CSTATE.INIT_STATE~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h30BA;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N4
cycloneiv_lcell_comb \subtractor|subtractor|bit4|c_out~0 (
// Equation(s):
// \subtractor|subtractor|bit4|c_out~0_combout  = (!\subtractor|subtractor|bit4|sum~0_combout  & ((\accumulator|temp2 [3] & ((\subtractor|subtractor|bit2|c_out~combout ) # (!price_reg[3]))) # (!\accumulator|temp2 [3] & 
// (\subtractor|subtractor|bit2|c_out~combout  & !price_reg[3]))))

	.dataa(\subtractor|subtractor|bit4|sum~0_combout ),
	.datab(\accumulator|temp2 [3]),
	.datac(\subtractor|subtractor|bit2|c_out~combout ),
	.datad(price_reg[3]),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit4|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit4|c_out~0 .lut_mask = 16'h4054;
defparam \subtractor|subtractor|bit4|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N24
cycloneiv_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = price_reg[5] $ (((\subtractor|subtractor|bit4|c_out~0_combout ) # ((\accumulator|temp2 [4] & !price_reg[4]))))

	.dataa(\subtractor|subtractor|bit4|c_out~0_combout ),
	.datab(\accumulator|temp2 [4]),
	.datac(price_reg[4]),
	.datad(price_reg[5]),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'h51AE;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N2
cycloneiv_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\accumulator|temp2 [5] & (((\CSTATE.soda_dispensation~q  & \Selector3~3_combout )) # (!\CSTATE.INIT_STATE~q ))) # (!\accumulator|temp2 [5] & (\CSTATE.soda_dispensation~q  & ((!\Selector3~3_combout ))))

	.dataa(\CSTATE.soda_dispensation~q ),
	.datab(\accumulator|temp2 [5]),
	.datac(\CSTATE.INIT_STATE~q ),
	.datad(\Selector3~3_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'h8C2E;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N28
cycloneiv_lcell_comb \subtractor|subtractor|bit4|c_out~1 (
// Equation(s):
// \subtractor|subtractor|bit4|c_out~1_combout  = (\accumulator|temp2 [4] & !price_reg[4])

	.dataa(gnd),
	.datab(\accumulator|temp2 [4]),
	.datac(price_reg[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit4|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit4|c_out~1 .lut_mask = 16'h0C0C;
defparam \subtractor|subtractor|bit4|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N12
cycloneiv_lcell_comb \subtractor|subtractor|bit5|c_out (
// Equation(s):
// \subtractor|subtractor|bit5|c_out~combout  = (\accumulator|temp2 [5] & ((\subtractor|subtractor|bit4|c_out~1_combout ) # ((\subtractor|subtractor|bit4|c_out~0_combout ) # (!price_reg[5])))) # (!\accumulator|temp2 [5] & (!price_reg[5] & 
// ((\subtractor|subtractor|bit4|c_out~1_combout ) # (\subtractor|subtractor|bit4|c_out~0_combout ))))

	.dataa(\accumulator|temp2 [5]),
	.datab(\subtractor|subtractor|bit4|c_out~1_combout ),
	.datac(\subtractor|subtractor|bit4|c_out~0_combout ),
	.datad(price_reg[5]),
	.cin(gnd),
	.combout(\subtractor|subtractor|bit5|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \subtractor|subtractor|bit5|c_out .lut_mask = 16'hA8FE;
defparam \subtractor|subtractor|bit5|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N10
cycloneiv_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\CSTATE.soda_dispensation~q  & (\accumulator|temp2 [6] $ (price_reg[6] $ (!\subtractor|subtractor|bit5|c_out~combout ))))

	.dataa(\accumulator|temp2 [6]),
	.datab(price_reg[6]),
	.datac(\CSTATE.soda_dispensation~q ),
	.datad(\subtractor|subtractor|bit5|c_out~combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h6090;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N16
cycloneiv_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((!\CSTATE.INIT_STATE~q  & \accumulator|temp2 [6]))

	.dataa(\Selector2~0_combout ),
	.datab(\CSTATE.INIT_STATE~q ),
	.datac(\accumulator|temp2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hBABA;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N26
cycloneiv_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = price_reg[7] $ (((\subtractor|subtractor|bit5|c_out~combout  & ((\accumulator|temp2 [6]) # (!price_reg[6]))) # (!\subtractor|subtractor|bit5|c_out~combout  & (!price_reg[6] & \accumulator|temp2 [6]))))

	.dataa(\subtractor|subtractor|bit5|c_out~combout ),
	.datab(price_reg[6]),
	.datac(\accumulator|temp2 [6]),
	.datad(price_reg[7]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h4DB2;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N8
cycloneiv_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\accumulator|temp2 [7] & (((\Selector1~0_combout  & \CSTATE.soda_dispensation~q )) # (!\CSTATE.INIT_STATE~q ))) # (!\accumulator|temp2 [7] & (!\Selector1~0_combout  & ((\CSTATE.soda_dispensation~q ))))

	.dataa(\Selector1~0_combout ),
	.datab(\CSTATE.INIT_STATE~q ),
	.datac(\CSTATE.soda_dispensation~q ),
	.datad(\accumulator|temp2 [7]),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hB350;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N6
cycloneiv_lcell_comb \choice_reg[0]~feeder (
// Equation(s):
// \choice_reg[0]~feeder_combout  = \choice[0]~input_o 

	.dataa(gnd),
	.datab(\choice[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\choice_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \choice_reg[0]~feeder .lut_mask = 16'hCCCC;
defparam \choice_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \choice_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\choice_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choice_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \choice_reg[0] .is_wysiwyg = "true";
defparam \choice_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N30
cycloneiv_lcell_comb \D~0 (
// Equation(s):
// \D~0_combout  = (\CSTATE.soda_dispensation~q  & choice_reg[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CSTATE.soda_dispensation~q ),
	.datad(choice_reg[0]),
	.cin(gnd),
	.combout(\D~0_combout ),
	.cout());
// synopsys translate_off
defparam \D~0 .lut_mask = 16'hF000;
defparam \D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N6
cycloneiv_lcell_comb \choice_reg[2]~feeder (
// Equation(s):
// \choice_reg[2]~feeder_combout  = \choice[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\choice[2]~input_o ),
	.cin(gnd),
	.combout(\choice_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \choice_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \choice_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N7
dffeas \choice_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\choice_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choice_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \choice_reg[2] .is_wysiwyg = "true";
defparam \choice_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N12
cycloneiv_lcell_comb \choice_reg[1]~feeder (
// Equation(s):
// \choice_reg[1]~feeder_combout  = \choice[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\choice[1]~input_o ),
	.cin(gnd),
	.combout(\choice_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \choice_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \choice_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N13
dffeas \choice_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\choice_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CSTATE.INIT_STATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choice_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \choice_reg[1] .is_wysiwyg = "true";
defparam \choice_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N28
cycloneiv_lcell_comb \stock_S0_reg[31]~31 (
// Equation(s):
// \stock_S0_reg[31]~31_combout  = (!choice_reg[1] & (choice_reg[0] & !choice_reg[2]))

	.dataa(choice_reg[1]),
	.datab(gnd),
	.datac(choice_reg[0]),
	.datad(choice_reg[2]),
	.cin(gnd),
	.combout(\stock_S0_reg[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[31]~31 .lut_mask = 16'h0050;
defparam \stock_S0_reg[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N18
cycloneiv_lcell_comb \stock_S0_reg[0]~97 (
// Equation(s):
// \stock_S0_reg[0]~97_combout  = stock_S0_reg[0] $ (((\CSTATE.soda_dispensation~q  & (\stock_S0_reg[31]~31_combout  & !\LessThan1~10_combout ))))

	.dataa(\CSTATE.soda_dispensation~q ),
	.datab(\stock_S0_reg[31]~31_combout ),
	.datac(stock_S0_reg[0]),
	.datad(\LessThan1~10_combout ),
	.cin(gnd),
	.combout(\stock_S0_reg[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[0]~97 .lut_mask = 16'hF078;
defparam \stock_S0_reg[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N19
dffeas \stock_S0_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[0]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[0] .is_wysiwyg = "true";
defparam \stock_S0_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N0
cycloneiv_lcell_comb \stock_S0_reg[1]~33 (
// Equation(s):
// \stock_S0_reg[1]~33_cout  = CARRY(!stock_S0_reg[0])

	.dataa(gnd),
	.datab(stock_S0_reg[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\stock_S0_reg[1]~33_cout ));
// synopsys translate_off
defparam \stock_S0_reg[1]~33 .lut_mask = 16'h0033;
defparam \stock_S0_reg[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N2
cycloneiv_lcell_comb \stock_S0_reg[1]~34 (
// Equation(s):
// \stock_S0_reg[1]~34_combout  = (stock_S0_reg[1] & (\stock_S0_reg[1]~33_cout  & VCC)) # (!stock_S0_reg[1] & (!\stock_S0_reg[1]~33_cout ))
// \stock_S0_reg[1]~35  = CARRY((!stock_S0_reg[1] & !\stock_S0_reg[1]~33_cout ))

	.dataa(gnd),
	.datab(stock_S0_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[1]~33_cout ),
	.combout(\stock_S0_reg[1]~34_combout ),
	.cout(\stock_S0_reg[1]~35 ));
// synopsys translate_off
defparam \stock_S0_reg[1]~34 .lut_mask = 16'hC303;
defparam \stock_S0_reg[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N2
cycloneiv_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (!stock_S0_reg[19] & (!stock_S0_reg[16] & (!stock_S0_reg[17] & !stock_S0_reg[18])))

	.dataa(stock_S0_reg[19]),
	.datab(stock_S0_reg[16]),
	.datac(stock_S0_reg[17]),
	.datad(stock_S0_reg[18]),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h0001;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N24
cycloneiv_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (!stock_S0_reg[21] & (!stock_S0_reg[22] & (!stock_S0_reg[20] & !stock_S0_reg[23])))

	.dataa(stock_S0_reg[21]),
	.datab(stock_S0_reg[22]),
	.datac(stock_S0_reg[20]),
	.datad(stock_S0_reg[23]),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'h0001;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N22
cycloneiv_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (!stock_S0_reg[26] & (!stock_S0_reg[25] & (!stock_S0_reg[27] & !stock_S0_reg[24])))

	.dataa(stock_S0_reg[26]),
	.datab(stock_S0_reg[25]),
	.datac(stock_S0_reg[27]),
	.datad(stock_S0_reg[24]),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'h0001;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N22
cycloneiv_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = (!stock_S0_reg[30] & (!stock_S0_reg[29] & (!stock_S0_reg[28] & \LessThan1~7_combout )))

	.dataa(stock_S0_reg[30]),
	.datab(stock_S0_reg[29]),
	.datac(stock_S0_reg[28]),
	.datad(\LessThan1~7_combout ),
	.cin(gnd),
	.combout(\LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = 16'h0100;
defparam \LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N4
cycloneiv_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!stock_S0_reg[11] & (!stock_S0_reg[8] & (!stock_S0_reg[9] & !stock_S0_reg[10])))

	.dataa(stock_S0_reg[11]),
	.datab(stock_S0_reg[8]),
	.datac(stock_S0_reg[9]),
	.datad(stock_S0_reg[10]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h0001;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N14
cycloneiv_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (!stock_S0_reg[13] & (!stock_S0_reg[12] & (!stock_S0_reg[15] & !stock_S0_reg[14])))

	.dataa(stock_S0_reg[13]),
	.datab(stock_S0_reg[12]),
	.datac(stock_S0_reg[15]),
	.datad(stock_S0_reg[14]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h0001;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N30
cycloneiv_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!stock_S0_reg[7] & (!stock_S0_reg[5] & (!stock_S0_reg[4] & !stock_S0_reg[6])))

	.dataa(stock_S0_reg[7]),
	.datab(stock_S0_reg[5]),
	.datac(stock_S0_reg[4]),
	.datad(stock_S0_reg[6]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N28
cycloneiv_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!stock_S0_reg[3] & (stock_S0_reg[0] & (!stock_S0_reg[1] & !stock_S0_reg[2])))

	.dataa(stock_S0_reg[3]),
	.datab(stock_S0_reg[0]),
	.datac(stock_S0_reg[1]),
	.datad(stock_S0_reg[2]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h0004;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N24
cycloneiv_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (\LessThan1~2_combout  & (\LessThan1~3_combout  & (\LessThan1~1_combout  & \LessThan1~0_combout )))

	.dataa(\LessThan1~2_combout ),
	.datab(\LessThan1~3_combout ),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'h8000;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N12
cycloneiv_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = (\LessThan1~5_combout  & (\LessThan1~6_combout  & (\LessThan1~8_combout  & \LessThan1~4_combout )))

	.dataa(\LessThan1~5_combout ),
	.datab(\LessThan1~6_combout ),
	.datac(\LessThan1~8_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'h8000;
defparam \LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N0
cycloneiv_lcell_comb \stock_S0_reg[31]~96 (
// Equation(s):
// \stock_S0_reg[31]~96_combout  = (!stock_S0_reg[31] & (\stock_S0_reg[31]~31_combout  & (\CSTATE.soda_dispensation~q  & !\LessThan1~9_combout )))

	.dataa(stock_S0_reg[31]),
	.datab(\stock_S0_reg[31]~31_combout ),
	.datac(\CSTATE.soda_dispensation~q ),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\stock_S0_reg[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[31]~96 .lut_mask = 16'h0040;
defparam \stock_S0_reg[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y6_N3
dffeas \stock_S0_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[1] .is_wysiwyg = "true";
defparam \stock_S0_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N4
cycloneiv_lcell_comb \stock_S0_reg[2]~36 (
// Equation(s):
// \stock_S0_reg[2]~36_combout  = (stock_S0_reg[2] & ((GND) # (!\stock_S0_reg[1]~35 ))) # (!stock_S0_reg[2] & (\stock_S0_reg[1]~35  $ (GND)))
// \stock_S0_reg[2]~37  = CARRY((stock_S0_reg[2]) # (!\stock_S0_reg[1]~35 ))

	.dataa(gnd),
	.datab(stock_S0_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[1]~35 ),
	.combout(\stock_S0_reg[2]~36_combout ),
	.cout(\stock_S0_reg[2]~37 ));
// synopsys translate_off
defparam \stock_S0_reg[2]~36 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N5
dffeas \stock_S0_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[2] .is_wysiwyg = "true";
defparam \stock_S0_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N6
cycloneiv_lcell_comb \stock_S0_reg[3]~38 (
// Equation(s):
// \stock_S0_reg[3]~38_combout  = (stock_S0_reg[3] & (\stock_S0_reg[2]~37  & VCC)) # (!stock_S0_reg[3] & (!\stock_S0_reg[2]~37 ))
// \stock_S0_reg[3]~39  = CARRY((!stock_S0_reg[3] & !\stock_S0_reg[2]~37 ))

	.dataa(stock_S0_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[2]~37 ),
	.combout(\stock_S0_reg[3]~38_combout ),
	.cout(\stock_S0_reg[3]~39 ));
// synopsys translate_off
defparam \stock_S0_reg[3]~38 .lut_mask = 16'hA505;
defparam \stock_S0_reg[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N7
dffeas \stock_S0_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[3] .is_wysiwyg = "true";
defparam \stock_S0_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N8
cycloneiv_lcell_comb \stock_S0_reg[4]~40 (
// Equation(s):
// \stock_S0_reg[4]~40_combout  = (stock_S0_reg[4] & ((GND) # (!\stock_S0_reg[3]~39 ))) # (!stock_S0_reg[4] & (\stock_S0_reg[3]~39  $ (GND)))
// \stock_S0_reg[4]~41  = CARRY((stock_S0_reg[4]) # (!\stock_S0_reg[3]~39 ))

	.dataa(gnd),
	.datab(stock_S0_reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[3]~39 ),
	.combout(\stock_S0_reg[4]~40_combout ),
	.cout(\stock_S0_reg[4]~41 ));
// synopsys translate_off
defparam \stock_S0_reg[4]~40 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N9
dffeas \stock_S0_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[4] .is_wysiwyg = "true";
defparam \stock_S0_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N10
cycloneiv_lcell_comb \stock_S0_reg[5]~42 (
// Equation(s):
// \stock_S0_reg[5]~42_combout  = (stock_S0_reg[5] & (\stock_S0_reg[4]~41  & VCC)) # (!stock_S0_reg[5] & (!\stock_S0_reg[4]~41 ))
// \stock_S0_reg[5]~43  = CARRY((!stock_S0_reg[5] & !\stock_S0_reg[4]~41 ))

	.dataa(stock_S0_reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[4]~41 ),
	.combout(\stock_S0_reg[5]~42_combout ),
	.cout(\stock_S0_reg[5]~43 ));
// synopsys translate_off
defparam \stock_S0_reg[5]~42 .lut_mask = 16'hA505;
defparam \stock_S0_reg[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N11
dffeas \stock_S0_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[5] .is_wysiwyg = "true";
defparam \stock_S0_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N12
cycloneiv_lcell_comb \stock_S0_reg[6]~44 (
// Equation(s):
// \stock_S0_reg[6]~44_combout  = (stock_S0_reg[6] & ((GND) # (!\stock_S0_reg[5]~43 ))) # (!stock_S0_reg[6] & (\stock_S0_reg[5]~43  $ (GND)))
// \stock_S0_reg[6]~45  = CARRY((stock_S0_reg[6]) # (!\stock_S0_reg[5]~43 ))

	.dataa(stock_S0_reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[5]~43 ),
	.combout(\stock_S0_reg[6]~44_combout ),
	.cout(\stock_S0_reg[6]~45 ));
// synopsys translate_off
defparam \stock_S0_reg[6]~44 .lut_mask = 16'h5AAF;
defparam \stock_S0_reg[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N13
dffeas \stock_S0_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[6] .is_wysiwyg = "true";
defparam \stock_S0_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N14
cycloneiv_lcell_comb \stock_S0_reg[7]~46 (
// Equation(s):
// \stock_S0_reg[7]~46_combout  = (stock_S0_reg[7] & (\stock_S0_reg[6]~45  & VCC)) # (!stock_S0_reg[7] & (!\stock_S0_reg[6]~45 ))
// \stock_S0_reg[7]~47  = CARRY((!stock_S0_reg[7] & !\stock_S0_reg[6]~45 ))

	.dataa(gnd),
	.datab(stock_S0_reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[6]~45 ),
	.combout(\stock_S0_reg[7]~46_combout ),
	.cout(\stock_S0_reg[7]~47 ));
// synopsys translate_off
defparam \stock_S0_reg[7]~46 .lut_mask = 16'hC303;
defparam \stock_S0_reg[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N15
dffeas \stock_S0_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[7] .is_wysiwyg = "true";
defparam \stock_S0_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N16
cycloneiv_lcell_comb \stock_S0_reg[8]~48 (
// Equation(s):
// \stock_S0_reg[8]~48_combout  = (stock_S0_reg[8] & ((GND) # (!\stock_S0_reg[7]~47 ))) # (!stock_S0_reg[8] & (\stock_S0_reg[7]~47  $ (GND)))
// \stock_S0_reg[8]~49  = CARRY((stock_S0_reg[8]) # (!\stock_S0_reg[7]~47 ))

	.dataa(gnd),
	.datab(stock_S0_reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[7]~47 ),
	.combout(\stock_S0_reg[8]~48_combout ),
	.cout(\stock_S0_reg[8]~49 ));
// synopsys translate_off
defparam \stock_S0_reg[8]~48 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N20
cycloneiv_lcell_comb \stock_S0_reg[8]~feeder (
// Equation(s):
// \stock_S0_reg[8]~feeder_combout  = \stock_S0_reg[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stock_S0_reg[8]~48_combout ),
	.cin(gnd),
	.combout(\stock_S0_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \stock_S0_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N21
dffeas \stock_S0_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[8] .is_wysiwyg = "true";
defparam \stock_S0_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N18
cycloneiv_lcell_comb \stock_S0_reg[9]~50 (
// Equation(s):
// \stock_S0_reg[9]~50_combout  = (stock_S0_reg[9] & (\stock_S0_reg[8]~49  & VCC)) # (!stock_S0_reg[9] & (!\stock_S0_reg[8]~49 ))
// \stock_S0_reg[9]~51  = CARRY((!stock_S0_reg[9] & !\stock_S0_reg[8]~49 ))

	.dataa(gnd),
	.datab(stock_S0_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[8]~49 ),
	.combout(\stock_S0_reg[9]~50_combout ),
	.cout(\stock_S0_reg[9]~51 ));
// synopsys translate_off
defparam \stock_S0_reg[9]~50 .lut_mask = 16'hC303;
defparam \stock_S0_reg[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N22
cycloneiv_lcell_comb \stock_S0_reg[9]~feeder (
// Equation(s):
// \stock_S0_reg[9]~feeder_combout  = \stock_S0_reg[9]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stock_S0_reg[9]~50_combout ),
	.cin(gnd),
	.combout(\stock_S0_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \stock_S0_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N23
dffeas \stock_S0_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[9] .is_wysiwyg = "true";
defparam \stock_S0_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N20
cycloneiv_lcell_comb \stock_S0_reg[10]~52 (
// Equation(s):
// \stock_S0_reg[10]~52_combout  = (stock_S0_reg[10] & ((GND) # (!\stock_S0_reg[9]~51 ))) # (!stock_S0_reg[10] & (\stock_S0_reg[9]~51  $ (GND)))
// \stock_S0_reg[10]~53  = CARRY((stock_S0_reg[10]) # (!\stock_S0_reg[9]~51 ))

	.dataa(stock_S0_reg[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[9]~51 ),
	.combout(\stock_S0_reg[10]~52_combout ),
	.cout(\stock_S0_reg[10]~53 ));
// synopsys translate_off
defparam \stock_S0_reg[10]~52 .lut_mask = 16'h5AAF;
defparam \stock_S0_reg[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N16
cycloneiv_lcell_comb \stock_S0_reg[10]~feeder (
// Equation(s):
// \stock_S0_reg[10]~feeder_combout  = \stock_S0_reg[10]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\stock_S0_reg[10]~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\stock_S0_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \stock_S0_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N17
dffeas \stock_S0_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[10] .is_wysiwyg = "true";
defparam \stock_S0_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N22
cycloneiv_lcell_comb \stock_S0_reg[11]~54 (
// Equation(s):
// \stock_S0_reg[11]~54_combout  = (stock_S0_reg[11] & (\stock_S0_reg[10]~53  & VCC)) # (!stock_S0_reg[11] & (!\stock_S0_reg[10]~53 ))
// \stock_S0_reg[11]~55  = CARRY((!stock_S0_reg[11] & !\stock_S0_reg[10]~53 ))

	.dataa(stock_S0_reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[10]~53 ),
	.combout(\stock_S0_reg[11]~54_combout ),
	.cout(\stock_S0_reg[11]~55 ));
// synopsys translate_off
defparam \stock_S0_reg[11]~54 .lut_mask = 16'hA505;
defparam \stock_S0_reg[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N26
cycloneiv_lcell_comb \stock_S0_reg[11]~feeder (
// Equation(s):
// \stock_S0_reg[11]~feeder_combout  = \stock_S0_reg[11]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stock_S0_reg[11]~54_combout ),
	.cin(gnd),
	.combout(\stock_S0_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \stock_S0_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N27
dffeas \stock_S0_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[11] .is_wysiwyg = "true";
defparam \stock_S0_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N24
cycloneiv_lcell_comb \stock_S0_reg[12]~56 (
// Equation(s):
// \stock_S0_reg[12]~56_combout  = (stock_S0_reg[12] & ((GND) # (!\stock_S0_reg[11]~55 ))) # (!stock_S0_reg[12] & (\stock_S0_reg[11]~55  $ (GND)))
// \stock_S0_reg[12]~57  = CARRY((stock_S0_reg[12]) # (!\stock_S0_reg[11]~55 ))

	.dataa(stock_S0_reg[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[11]~55 ),
	.combout(\stock_S0_reg[12]~56_combout ),
	.cout(\stock_S0_reg[12]~57 ));
// synopsys translate_off
defparam \stock_S0_reg[12]~56 .lut_mask = 16'h5AAF;
defparam \stock_S0_reg[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N8
cycloneiv_lcell_comb \stock_S0_reg[12]~feeder (
// Equation(s):
// \stock_S0_reg[12]~feeder_combout  = \stock_S0_reg[12]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stock_S0_reg[12]~56_combout ),
	.cin(gnd),
	.combout(\stock_S0_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \stock_S0_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N9
dffeas \stock_S0_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[12] .is_wysiwyg = "true";
defparam \stock_S0_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N26
cycloneiv_lcell_comb \stock_S0_reg[13]~58 (
// Equation(s):
// \stock_S0_reg[13]~58_combout  = (stock_S0_reg[13] & (\stock_S0_reg[12]~57  & VCC)) # (!stock_S0_reg[13] & (!\stock_S0_reg[12]~57 ))
// \stock_S0_reg[13]~59  = CARRY((!stock_S0_reg[13] & !\stock_S0_reg[12]~57 ))

	.dataa(gnd),
	.datab(stock_S0_reg[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[12]~57 ),
	.combout(\stock_S0_reg[13]~58_combout ),
	.cout(\stock_S0_reg[13]~59 ));
// synopsys translate_off
defparam \stock_S0_reg[13]~58 .lut_mask = 16'hC303;
defparam \stock_S0_reg[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N6
cycloneiv_lcell_comb \stock_S0_reg[13]~feeder (
// Equation(s):
// \stock_S0_reg[13]~feeder_combout  = \stock_S0_reg[13]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stock_S0_reg[13]~58_combout ),
	.cin(gnd),
	.combout(\stock_S0_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \stock_S0_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N7
dffeas \stock_S0_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[13] .is_wysiwyg = "true";
defparam \stock_S0_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N28
cycloneiv_lcell_comb \stock_S0_reg[14]~60 (
// Equation(s):
// \stock_S0_reg[14]~60_combout  = (stock_S0_reg[14] & ((GND) # (!\stock_S0_reg[13]~59 ))) # (!stock_S0_reg[14] & (\stock_S0_reg[13]~59  $ (GND)))
// \stock_S0_reg[14]~61  = CARRY((stock_S0_reg[14]) # (!\stock_S0_reg[13]~59 ))

	.dataa(stock_S0_reg[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[13]~59 ),
	.combout(\stock_S0_reg[14]~60_combout ),
	.cout(\stock_S0_reg[14]~61 ));
// synopsys translate_off
defparam \stock_S0_reg[14]~60 .lut_mask = 16'h5AAF;
defparam \stock_S0_reg[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N12
cycloneiv_lcell_comb \stock_S0_reg[14]~feeder (
// Equation(s):
// \stock_S0_reg[14]~feeder_combout  = \stock_S0_reg[14]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\stock_S0_reg[14]~60_combout ),
	.cin(gnd),
	.combout(\stock_S0_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \stock_S0_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N13
dffeas \stock_S0_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[14] .is_wysiwyg = "true";
defparam \stock_S0_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N30
cycloneiv_lcell_comb \stock_S0_reg[15]~62 (
// Equation(s):
// \stock_S0_reg[15]~62_combout  = (stock_S0_reg[15] & (\stock_S0_reg[14]~61  & VCC)) # (!stock_S0_reg[15] & (!\stock_S0_reg[14]~61 ))
// \stock_S0_reg[15]~63  = CARRY((!stock_S0_reg[15] & !\stock_S0_reg[14]~61 ))

	.dataa(stock_S0_reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[14]~61 ),
	.combout(\stock_S0_reg[15]~62_combout ),
	.cout(\stock_S0_reg[15]~63 ));
// synopsys translate_off
defparam \stock_S0_reg[15]~62 .lut_mask = 16'hA505;
defparam \stock_S0_reg[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \stock_S0_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[15] .is_wysiwyg = "true";
defparam \stock_S0_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N0
cycloneiv_lcell_comb \stock_S0_reg[16]~64 (
// Equation(s):
// \stock_S0_reg[16]~64_combout  = (stock_S0_reg[16] & ((GND) # (!\stock_S0_reg[15]~63 ))) # (!stock_S0_reg[16] & (\stock_S0_reg[15]~63  $ (GND)))
// \stock_S0_reg[16]~65  = CARRY((stock_S0_reg[16]) # (!\stock_S0_reg[15]~63 ))

	.dataa(gnd),
	.datab(stock_S0_reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[15]~63 ),
	.combout(\stock_S0_reg[16]~64_combout ),
	.cout(\stock_S0_reg[16]~65 ));
// synopsys translate_off
defparam \stock_S0_reg[16]~64 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \stock_S0_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[16] .is_wysiwyg = "true";
defparam \stock_S0_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N2
cycloneiv_lcell_comb \stock_S0_reg[17]~66 (
// Equation(s):
// \stock_S0_reg[17]~66_combout  = (stock_S0_reg[17] & (\stock_S0_reg[16]~65  & VCC)) # (!stock_S0_reg[17] & (!\stock_S0_reg[16]~65 ))
// \stock_S0_reg[17]~67  = CARRY((!stock_S0_reg[17] & !\stock_S0_reg[16]~65 ))

	.dataa(gnd),
	.datab(stock_S0_reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[16]~65 ),
	.combout(\stock_S0_reg[17]~66_combout ),
	.cout(\stock_S0_reg[17]~67 ));
// synopsys translate_off
defparam \stock_S0_reg[17]~66 .lut_mask = 16'hC303;
defparam \stock_S0_reg[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N3
dffeas \stock_S0_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[17] .is_wysiwyg = "true";
defparam \stock_S0_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N4
cycloneiv_lcell_comb \stock_S0_reg[18]~68 (
// Equation(s):
// \stock_S0_reg[18]~68_combout  = (stock_S0_reg[18] & ((GND) # (!\stock_S0_reg[17]~67 ))) # (!stock_S0_reg[18] & (\stock_S0_reg[17]~67  $ (GND)))
// \stock_S0_reg[18]~69  = CARRY((stock_S0_reg[18]) # (!\stock_S0_reg[17]~67 ))

	.dataa(gnd),
	.datab(stock_S0_reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[17]~67 ),
	.combout(\stock_S0_reg[18]~68_combout ),
	.cout(\stock_S0_reg[18]~69 ));
// synopsys translate_off
defparam \stock_S0_reg[18]~68 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N5
dffeas \stock_S0_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[18] .is_wysiwyg = "true";
defparam \stock_S0_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N6
cycloneiv_lcell_comb \stock_S0_reg[19]~70 (
// Equation(s):
// \stock_S0_reg[19]~70_combout  = (stock_S0_reg[19] & (\stock_S0_reg[18]~69  & VCC)) # (!stock_S0_reg[19] & (!\stock_S0_reg[18]~69 ))
// \stock_S0_reg[19]~71  = CARRY((!stock_S0_reg[19] & !\stock_S0_reg[18]~69 ))

	.dataa(stock_S0_reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[18]~69 ),
	.combout(\stock_S0_reg[19]~70_combout ),
	.cout(\stock_S0_reg[19]~71 ));
// synopsys translate_off
defparam \stock_S0_reg[19]~70 .lut_mask = 16'hA505;
defparam \stock_S0_reg[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N7
dffeas \stock_S0_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[19] .is_wysiwyg = "true";
defparam \stock_S0_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N8
cycloneiv_lcell_comb \stock_S0_reg[20]~72 (
// Equation(s):
// \stock_S0_reg[20]~72_combout  = (stock_S0_reg[20] & ((GND) # (!\stock_S0_reg[19]~71 ))) # (!stock_S0_reg[20] & (\stock_S0_reg[19]~71  $ (GND)))
// \stock_S0_reg[20]~73  = CARRY((stock_S0_reg[20]) # (!\stock_S0_reg[19]~71 ))

	.dataa(gnd),
	.datab(stock_S0_reg[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[19]~71 ),
	.combout(\stock_S0_reg[20]~72_combout ),
	.cout(\stock_S0_reg[20]~73 ));
// synopsys translate_off
defparam \stock_S0_reg[20]~72 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N9
dffeas \stock_S0_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[20] .is_wysiwyg = "true";
defparam \stock_S0_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N10
cycloneiv_lcell_comb \stock_S0_reg[21]~74 (
// Equation(s):
// \stock_S0_reg[21]~74_combout  = (stock_S0_reg[21] & (\stock_S0_reg[20]~73  & VCC)) # (!stock_S0_reg[21] & (!\stock_S0_reg[20]~73 ))
// \stock_S0_reg[21]~75  = CARRY((!stock_S0_reg[21] & !\stock_S0_reg[20]~73 ))

	.dataa(stock_S0_reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[20]~73 ),
	.combout(\stock_S0_reg[21]~74_combout ),
	.cout(\stock_S0_reg[21]~75 ));
// synopsys translate_off
defparam \stock_S0_reg[21]~74 .lut_mask = 16'hA505;
defparam \stock_S0_reg[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N11
dffeas \stock_S0_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[21] .is_wysiwyg = "true";
defparam \stock_S0_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N12
cycloneiv_lcell_comb \stock_S0_reg[22]~76 (
// Equation(s):
// \stock_S0_reg[22]~76_combout  = (stock_S0_reg[22] & ((GND) # (!\stock_S0_reg[21]~75 ))) # (!stock_S0_reg[22] & (\stock_S0_reg[21]~75  $ (GND)))
// \stock_S0_reg[22]~77  = CARRY((stock_S0_reg[22]) # (!\stock_S0_reg[21]~75 ))

	.dataa(stock_S0_reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[21]~75 ),
	.combout(\stock_S0_reg[22]~76_combout ),
	.cout(\stock_S0_reg[22]~77 ));
// synopsys translate_off
defparam \stock_S0_reg[22]~76 .lut_mask = 16'h5AAF;
defparam \stock_S0_reg[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N13
dffeas \stock_S0_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[22] .is_wysiwyg = "true";
defparam \stock_S0_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N14
cycloneiv_lcell_comb \stock_S0_reg[23]~78 (
// Equation(s):
// \stock_S0_reg[23]~78_combout  = (stock_S0_reg[23] & (\stock_S0_reg[22]~77  & VCC)) # (!stock_S0_reg[23] & (!\stock_S0_reg[22]~77 ))
// \stock_S0_reg[23]~79  = CARRY((!stock_S0_reg[23] & !\stock_S0_reg[22]~77 ))

	.dataa(gnd),
	.datab(stock_S0_reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[22]~77 ),
	.combout(\stock_S0_reg[23]~78_combout ),
	.cout(\stock_S0_reg[23]~79 ));
// synopsys translate_off
defparam \stock_S0_reg[23]~78 .lut_mask = 16'hC303;
defparam \stock_S0_reg[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N15
dffeas \stock_S0_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[23] .is_wysiwyg = "true";
defparam \stock_S0_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N16
cycloneiv_lcell_comb \stock_S0_reg[24]~80 (
// Equation(s):
// \stock_S0_reg[24]~80_combout  = (stock_S0_reg[24] & ((GND) # (!\stock_S0_reg[23]~79 ))) # (!stock_S0_reg[24] & (\stock_S0_reg[23]~79  $ (GND)))
// \stock_S0_reg[24]~81  = CARRY((stock_S0_reg[24]) # (!\stock_S0_reg[23]~79 ))

	.dataa(gnd),
	.datab(stock_S0_reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[23]~79 ),
	.combout(\stock_S0_reg[24]~80_combout ),
	.cout(\stock_S0_reg[24]~81 ));
// synopsys translate_off
defparam \stock_S0_reg[24]~80 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \stock_S0_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[24] .is_wysiwyg = "true";
defparam \stock_S0_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N18
cycloneiv_lcell_comb \stock_S0_reg[25]~82 (
// Equation(s):
// \stock_S0_reg[25]~82_combout  = (stock_S0_reg[25] & (\stock_S0_reg[24]~81  & VCC)) # (!stock_S0_reg[25] & (!\stock_S0_reg[24]~81 ))
// \stock_S0_reg[25]~83  = CARRY((!stock_S0_reg[25] & !\stock_S0_reg[24]~81 ))

	.dataa(gnd),
	.datab(stock_S0_reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[24]~81 ),
	.combout(\stock_S0_reg[25]~82_combout ),
	.cout(\stock_S0_reg[25]~83 ));
// synopsys translate_off
defparam \stock_S0_reg[25]~82 .lut_mask = 16'hC303;
defparam \stock_S0_reg[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N19
dffeas \stock_S0_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[25] .is_wysiwyg = "true";
defparam \stock_S0_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N20
cycloneiv_lcell_comb \stock_S0_reg[26]~84 (
// Equation(s):
// \stock_S0_reg[26]~84_combout  = (stock_S0_reg[26] & ((GND) # (!\stock_S0_reg[25]~83 ))) # (!stock_S0_reg[26] & (\stock_S0_reg[25]~83  $ (GND)))
// \stock_S0_reg[26]~85  = CARRY((stock_S0_reg[26]) # (!\stock_S0_reg[25]~83 ))

	.dataa(gnd),
	.datab(stock_S0_reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[25]~83 ),
	.combout(\stock_S0_reg[26]~84_combout ),
	.cout(\stock_S0_reg[26]~85 ));
// synopsys translate_off
defparam \stock_S0_reg[26]~84 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N21
dffeas \stock_S0_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[26] .is_wysiwyg = "true";
defparam \stock_S0_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N22
cycloneiv_lcell_comb \stock_S0_reg[27]~86 (
// Equation(s):
// \stock_S0_reg[27]~86_combout  = (stock_S0_reg[27] & (\stock_S0_reg[26]~85  & VCC)) # (!stock_S0_reg[27] & (!\stock_S0_reg[26]~85 ))
// \stock_S0_reg[27]~87  = CARRY((!stock_S0_reg[27] & !\stock_S0_reg[26]~85 ))

	.dataa(stock_S0_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[26]~85 ),
	.combout(\stock_S0_reg[27]~86_combout ),
	.cout(\stock_S0_reg[27]~87 ));
// synopsys translate_off
defparam \stock_S0_reg[27]~86 .lut_mask = 16'hA505;
defparam \stock_S0_reg[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \stock_S0_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[27] .is_wysiwyg = "true";
defparam \stock_S0_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N24
cycloneiv_lcell_comb \stock_S0_reg[28]~88 (
// Equation(s):
// \stock_S0_reg[28]~88_combout  = (stock_S0_reg[28] & ((GND) # (!\stock_S0_reg[27]~87 ))) # (!stock_S0_reg[28] & (\stock_S0_reg[27]~87  $ (GND)))
// \stock_S0_reg[28]~89  = CARRY((stock_S0_reg[28]) # (!\stock_S0_reg[27]~87 ))

	.dataa(gnd),
	.datab(stock_S0_reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[27]~87 ),
	.combout(\stock_S0_reg[28]~88_combout ),
	.cout(\stock_S0_reg[28]~89 ));
// synopsys translate_off
defparam \stock_S0_reg[28]~88 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N25
dffeas \stock_S0_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[28] .is_wysiwyg = "true";
defparam \stock_S0_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N26
cycloneiv_lcell_comb \stock_S0_reg[29]~90 (
// Equation(s):
// \stock_S0_reg[29]~90_combout  = (stock_S0_reg[29] & (\stock_S0_reg[28]~89  & VCC)) # (!stock_S0_reg[29] & (!\stock_S0_reg[28]~89 ))
// \stock_S0_reg[29]~91  = CARRY((!stock_S0_reg[29] & !\stock_S0_reg[28]~89 ))

	.dataa(stock_S0_reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[28]~89 ),
	.combout(\stock_S0_reg[29]~90_combout ),
	.cout(\stock_S0_reg[29]~91 ));
// synopsys translate_off
defparam \stock_S0_reg[29]~90 .lut_mask = 16'hA505;
defparam \stock_S0_reg[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N27
dffeas \stock_S0_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[29] .is_wysiwyg = "true";
defparam \stock_S0_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N28
cycloneiv_lcell_comb \stock_S0_reg[30]~92 (
// Equation(s):
// \stock_S0_reg[30]~92_combout  = (stock_S0_reg[30] & ((GND) # (!\stock_S0_reg[29]~91 ))) # (!stock_S0_reg[30] & (\stock_S0_reg[29]~91  $ (GND)))
// \stock_S0_reg[30]~93  = CARRY((stock_S0_reg[30]) # (!\stock_S0_reg[29]~91 ))

	.dataa(gnd),
	.datab(stock_S0_reg[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\stock_S0_reg[29]~91 ),
	.combout(\stock_S0_reg[30]~92_combout ),
	.cout(\stock_S0_reg[30]~93 ));
// synopsys translate_off
defparam \stock_S0_reg[30]~92 .lut_mask = 16'h3CCF;
defparam \stock_S0_reg[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \stock_S0_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[30] .is_wysiwyg = "true";
defparam \stock_S0_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N30
cycloneiv_lcell_comb \stock_S0_reg[31]~94 (
// Equation(s):
// \stock_S0_reg[31]~94_combout  = stock_S0_reg[31] $ (!\stock_S0_reg[30]~93 )

	.dataa(stock_S0_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\stock_S0_reg[30]~93 ),
	.combout(\stock_S0_reg[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \stock_S0_reg[31]~94 .lut_mask = 16'hA5A5;
defparam \stock_S0_reg[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y5_N31
dffeas \stock_S0_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stock_S0_reg[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\stock_S0_reg[31]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stock_S0_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \stock_S0_reg[31] .is_wysiwyg = "true";
defparam \stock_S0_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N0
cycloneiv_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = (stock_S0_reg[31]) # (\LessThan1~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(stock_S0_reg[31]),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~10 .lut_mask = 16'hFFF0;
defparam \LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N10
cycloneiv_lcell_comb \D[0]~1 (
// Equation(s):
// \D[0]~1_combout  = (choice_reg[2] & (((choice_reg[1])))) # (!choice_reg[2] & (!choice_reg[1] & ((\LessThan1~10_combout ) # (!choice_reg[0]))))

	.dataa(choice_reg[2]),
	.datab(choice_reg[0]),
	.datac(choice_reg[1]),
	.datad(\LessThan1~10_combout ),
	.cin(gnd),
	.combout(\D[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \D[0]~1 .lut_mask = 16'hA5A1;
defparam \D[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N28
cycloneiv_lcell_comb \D[0]~2 (
// Equation(s):
// \D[0]~2_combout  = (!\D[0]~1_combout ) # (!\CSTATE.soda_dispensation~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CSTATE.soda_dispensation~q ),
	.datad(\D[0]~1_combout ),
	.cin(gnd),
	.combout(\D[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \D[0]~2 .lut_mask = 16'h0FFF;
defparam \D[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N31
dffeas \D[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D[0]~reg0 .is_wysiwyg = "true";
defparam \D[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N8
cycloneiv_lcell_comb \D~3 (
// Equation(s):
// \D~3_combout  = (choice_reg[1] & \CSTATE.soda_dispensation~q )

	.dataa(gnd),
	.datab(choice_reg[1]),
	.datac(\CSTATE.soda_dispensation~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\D~3_combout ),
	.cout());
// synopsys translate_off
defparam \D~3 .lut_mask = 16'hC0C0;
defparam \D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N9
dffeas \D[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\D~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D[1]~reg0 .is_wysiwyg = "true";
defparam \D[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N16
cycloneiv_lcell_comb \D~4 (
// Equation(s):
// \D~4_combout  = (!choice_reg[1] & ((choice_reg[2]) # (!choice_reg[0])))

	.dataa(choice_reg[0]),
	.datab(gnd),
	.datac(choice_reg[1]),
	.datad(choice_reg[2]),
	.cin(gnd),
	.combout(\D~4_combout ),
	.cout());
// synopsys translate_off
defparam \D~4 .lut_mask = 16'h0F05;
defparam \D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \D[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\D~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CSTATE.soda_dispensation~q ),
	.sload(gnd),
	.ena(\D[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D[2]~reg0 .is_wysiwyg = "true";
defparam \D[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N18
cycloneiv_lcell_comb \ESTQ~0 (
// Equation(s):
// \ESTQ~0_combout  = (!\CSTATE.INIT_STATE~q  & (\stock_S0_reg[31]~31_combout  & ((\LessThan1~9_combout ) # (stock_S0_reg[31]))))

	.dataa(\LessThan1~9_combout ),
	.datab(\CSTATE.INIT_STATE~q ),
	.datac(stock_S0_reg[31]),
	.datad(\stock_S0_reg[31]~31_combout ),
	.cin(gnd),
	.combout(\ESTQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ESTQ~0 .lut_mask = 16'h3200;
defparam \ESTQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign P[0] = \P[0]~output_o ;

assign P[1] = \P[1]~output_o ;

assign P[2] = \P[2]~output_o ;

assign P[3] = \P[3]~output_o ;

assign P[4] = \P[4]~output_o ;

assign P[5] = \P[5]~output_o ;

assign P[6] = \P[6]~output_o ;

assign P[7] = \P[7]~output_o ;

assign E[0] = \E[0]~output_o ;

assign E[1] = \E[1]~output_o ;

assign E[2] = \E[2]~output_o ;

assign E[3] = \E[3]~output_o ;

assign E[4] = \E[4]~output_o ;

assign E[5] = \E[5]~output_o ;

assign E[6] = \E[6]~output_o ;

assign E[7] = \E[7]~output_o ;

assign D[0] = \D[0]~output_o ;

assign D[1] = \D[1]~output_o ;

assign D[2] = \D[2]~output_o ;

assign ESTQ[0] = \ESTQ[0]~output_o ;

assign ESTQ[1] = \ESTQ[1]~output_o ;

assign ESTQ[2] = \ESTQ[2]~output_o ;

assign ESTQ[3] = \ESTQ[3]~output_o ;

assign ESTQ[4] = \ESTQ[4]~output_o ;

assign ESTQ[5] = \ESTQ[5]~output_o ;

assign ESTQ[6] = \ESTQ[6]~output_o ;

assign ESTQ[7] = \ESTQ[7]~output_o ;

endmodule
