Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dbd10fecf0de4dce99bcb9cd80cc23cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot reg_file_testbench_behav xil_defaultlib.reg_file_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/sp18_team69/hardware/src/riscv_core/reg_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_file_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_file_testbench_behav
