<profile>

<section name = "Vivado HLS Report for 'vlsiModel'" level="0">
<item name = "Date">Thu Apr 18 00:48:54 2024
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">vlsiModel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.122, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_k2c_dense_1_fu_515">k2c_dense_1, ?, ?, ?, ?, none</column>
<column name="grp_k2c_dense_3_fu_540">k2c_dense_3, ?, ?, ?, ?, none</column>
<column name="grp_k2c_dense_2_fu_564">k2c_dense_2, ?, ?, ?, ?, none</column>
<column name="grp_k2c_dense_fu_588">k2c_dense, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1568, 1568, 2, -, -, 784, no</column>
<column name="- Loop 2">20, 20, 2, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 52</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">834, 329, 49607, 40994</column>
<column name="Memory">36, -, 128, 18</column>
<column name="Multiplexer">-, -, -, 910</column>
<column name="Register">-, -, 107, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">119, 44, 18, 32</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_k2c_dense_fu_588">k2c_dense, 769, 80, 11586, 9293</column>
<column name="grp_k2c_dense_1_fu_515">k2c_dense_1, 4, 91, 13594, 12200</column>
<column name="grp_k2c_dense_2_fu_564">k2c_dense_2, 12, 79, 12114, 9718</column>
<column name="grp_k2c_dense_3_fu_540">k2c_dense_3, 49, 79, 12313, 9783</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_1_output_array_U">vlsiModel_dense_1PgM, 1, 0, 0, 50, 32, 1, 1600</column>
<column name="dense_2_output_array_U">vlsiModel_dense_2Shg, 0, 64, 13, 25, 32, 1, 800</column>
<column name="dense_3_output_array_r_U">vlsiModel_dense_3Xh4, 0, 64, 5, 10, 32, 1, 320</column>
<column name="dense_input_input_ar_U">vlsiModel_dense_iLf8, 2, 0, 0, 784, 32, 1, 25088</column>
<column name="dense_input_input_sh_U">vlsiModel_dense_iNgs, 4, 0, 0, 5, 64, 1, 320</column>
<column name="dense_kernel_shape_U">vlsiModel_dense_iNgs, 4, 0, 0, 5, 64, 1, 320</column>
<column name="dense_output_shape_U">vlsiModel_dense_iNgs, 4, 0, 0, 5, 64, 1, 320</column>
<column name="dense_1_kernel_shape_U">vlsiModel_dense_iNgs, 4, 0, 0, 5, 64, 1, 320</column>
<column name="dense_1_output_shape_U">vlsiModel_dense_iNgs, 4, 0, 0, 5, 64, 1, 320</column>
<column name="dense_2_kernel_shape_U">vlsiModel_dense_iNgs, 4, 0, 0, 5, 64, 1, 320</column>
<column name="dense_2_output_shape_U">vlsiModel_dense_iNgs, 4, 0, 0, 5, 64, 1, 320</column>
<column name="dense_3_kernel_shape_U">vlsiModel_dense_iNgs, 4, 0, 0, 5, 64, 1, 320</column>
<column name="dense_output_array_U">vlsiModel_dense_oMgi, 1, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="z1_1_fu_645_p2">+, 0, 0, 17, 10, 1</column>
<column name="z2_1_fu_817_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp_2_fu_811_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_fu_639_p2">icmp, 0, 0, 13, 10, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">85, 17, 1, 17</column>
<column name="dense_1_kernel_shape_address0">27, 5, 3, 15</column>
<column name="dense_1_kernel_shape_address1">15, 3, 3, 9</column>
<column name="dense_1_kernel_shape_ce0">15, 3, 1, 3</column>
<column name="dense_1_kernel_shape_d0">21, 4, 64, 256</column>
<column name="dense_1_output_array_address0">15, 3, 6, 18</column>
<column name="dense_1_output_array_ce0">15, 3, 1, 3</column>
<column name="dense_1_output_array_we0">9, 2, 1, 2</column>
<column name="dense_1_output_shape_address0">27, 5, 3, 15</column>
<column name="dense_1_output_shape_address1">15, 3, 3, 9</column>
<column name="dense_1_output_shape_ce0">15, 3, 1, 3</column>
<column name="dense_1_output_shape_d0">15, 3, 64, 192</column>
<column name="dense_2_kernel_shape_address0">27, 5, 3, 15</column>
<column name="dense_2_kernel_shape_address1">15, 3, 3, 9</column>
<column name="dense_2_kernel_shape_ce0">15, 3, 1, 3</column>
<column name="dense_2_kernel_shape_d0">21, 4, 64, 256</column>
<column name="dense_2_output_array_address0">15, 3, 5, 15</column>
<column name="dense_2_output_array_ce0">15, 3, 1, 3</column>
<column name="dense_2_output_array_we0">9, 2, 1, 2</column>
<column name="dense_2_output_shape_address0">27, 5, 3, 15</column>
<column name="dense_2_output_shape_address1">15, 3, 3, 9</column>
<column name="dense_2_output_shape_ce0">15, 3, 1, 3</column>
<column name="dense_2_output_shape_d0">15, 3, 64, 192</column>
<column name="dense_3_kernel_shape_address0">27, 5, 3, 15</column>
<column name="dense_3_kernel_shape_address1">15, 3, 3, 9</column>
<column name="dense_3_kernel_shape_ce0">15, 3, 1, 3</column>
<column name="dense_3_kernel_shape_d0">21, 4, 64, 256</column>
<column name="dense_3_output_array_r_address0">15, 3, 4, 12</column>
<column name="dense_3_output_array_r_ce0">15, 3, 1, 3</column>
<column name="dense_3_output_array_r_we0">9, 2, 1, 2</column>
<column name="dense_input_input_ar_address0">15, 3, 10, 30</column>
<column name="dense_input_input_ar_ce0">15, 3, 1, 3</column>
<column name="dense_input_input_sh_address0">27, 5, 3, 15</column>
<column name="dense_input_input_sh_address1">15, 3, 3, 9</column>
<column name="dense_input_input_sh_ce0">15, 3, 1, 3</column>
<column name="dense_input_input_shape_address0">21, 4, 3, 12</column>
<column name="dense_input_input_shape_address1">15, 3, 3, 9</column>
<column name="dense_kernel_shape_address0">27, 5, 3, 15</column>
<column name="dense_kernel_shape_address1">15, 3, 3, 9</column>
<column name="dense_kernel_shape_ce0">15, 3, 1, 3</column>
<column name="dense_kernel_shape_d0">21, 4, 64, 256</column>
<column name="dense_output_array_address0">15, 3, 7, 21</column>
<column name="dense_output_array_ce0">15, 3, 1, 3</column>
<column name="dense_output_array_we0">9, 2, 1, 2</column>
<column name="dense_output_shape_address0">27, 5, 3, 15</column>
<column name="dense_output_shape_address1">15, 3, 3, 9</column>
<column name="dense_output_shape_ce0">15, 3, 1, 3</column>
<column name="dense_output_shape_d0">15, 3, 64, 192</column>
<column name="z1_reg_493">9, 2, 10, 20</column>
<column name="z2_reg_504">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="dense_1_bias_numel">3, 0, 64, 61</column>
<column name="dense_1_kernel_ndim">1, 0, 64, 63</column>
<column name="dense_1_kernel_numel">5, 0, 64, 59</column>
<column name="dense_1_output_ndim">1, 0, 64, 63</column>
<column name="dense_1_output_numel">3, 0, 64, 61</column>
<column name="dense_2_bias_numel">3, 0, 64, 61</column>
<column name="dense_2_kernel_ndim">1, 0, 64, 63</column>
<column name="dense_2_kernel_numel">5, 0, 64, 59</column>
<column name="dense_2_output_ndim">1, 0, 64, 63</column>
<column name="dense_2_output_numel">3, 0, 64, 61</column>
<column name="dense_3_bias_numel">2, 0, 64, 62</column>
<column name="dense_3_kernel_ndim">1, 0, 64, 63</column>
<column name="dense_3_kernel_numel">6, 0, 64, 58</column>
<column name="dense_output_ndim">1, 0, 64, 63</column>
<column name="dense_output_numel">3, 0, 64, 61</column>
<column name="grp_k2c_dense_1_fu_515_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_k2c_dense_2_fu_564_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_k2c_dense_3_fu_540_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_k2c_dense_fu_588_ap_start_reg">1, 0, 1, 0</column>
<column name="reg_622">3, 0, 64, 61</column>
<column name="reg_628">3, 0, 64, 61</column>
<column name="z1_1_reg_831">10, 0, 10, 0</column>
<column name="z1_cast2_reg_823">10, 0, 64, 54</column>
<column name="z1_reg_493">10, 0, 10, 0</column>
<column name="z2_1_reg_949">4, 0, 4, 0</column>
<column name="z2_cast1_reg_941">4, 0, 64, 60</column>
<column name="z2_reg_504">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, vlsiModel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, vlsiModel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, vlsiModel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, vlsiModel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, vlsiModel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, vlsiModel, return value</column>
<column name="dense_input_input_array_address0">out, 10, ap_memory, dense_input_input_array, array</column>
<column name="dense_input_input_array_ce0">out, 1, ap_memory, dense_input_input_array, array</column>
<column name="dense_input_input_array_q0">in, 32, ap_memory, dense_input_input_array, array</column>
<column name="dense_input_input_ndim">in, 64, ap_none, dense_input_input_ndim, pointer</column>
<column name="dense_input_input_numel">in, 64, ap_none, dense_input_input_numel, pointer</column>
<column name="dense_input_input_shape_address0">out, 3, ap_memory, dense_input_input_shape, array</column>
<column name="dense_input_input_shape_ce0">out, 1, ap_memory, dense_input_input_shape, array</column>
<column name="dense_input_input_shape_q0">in, 64, ap_memory, dense_input_input_shape, array</column>
<column name="dense_input_input_shape_address1">out, 3, ap_memory, dense_input_input_shape, array</column>
<column name="dense_input_input_shape_ce1">out, 1, ap_memory, dense_input_input_shape, array</column>
<column name="dense_input_input_shape_q1">in, 64, ap_memory, dense_input_input_shape, array</column>
<column name="dense_3_output_array_address0">out, 10, ap_memory, dense_3_output_array, array</column>
<column name="dense_3_output_array_ce0">out, 1, ap_memory, dense_3_output_array, array</column>
<column name="dense_3_output_array_we0">out, 1, ap_memory, dense_3_output_array, array</column>
<column name="dense_3_output_array_d0">out, 32, ap_memory, dense_3_output_array, array</column>
<column name="dense_3_output_ndim">in, 64, ap_none, dense_3_output_ndim, pointer</column>
<column name="dense_3_output_numel">in, 64, ap_none, dense_3_output_numel, pointer</column>
<column name="dense_3_output_shape_address0">out, 3, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_ce0">out, 1, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_we0">out, 1, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_d0">out, 64, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_q0">in, 64, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_address1">out, 3, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_ce1">out, 1, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_we1">out, 1, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_d1">out, 64, ap_memory, dense_3_output_shape, array</column>
<column name="dense_3_output_shape_q1">in, 64, ap_memory, dense_3_output_shape, array</column>
</table>
</item>
</section>
</profile>
