library ieee;
use ieee.std_logic_1164.all;

entity Controle is port (
	enable,clock, reset: in std_logic;
	A: in std_logic_vector(9 downto 0);
	S: out std_logic_vector(9 downto 0);
	HEX0:out std_logic_vector(5 downto 0);
	HEX1:out std_logic_vector(5 downto 0);
	HEX2:out std_logic_vector(5 downto 0);
	HEX3:out std_logic_vector(5 downto 0);
	HEX4:out std_logic_vector(5 downto 0);
	HEX5:out std_logic_vector(5 downto 0)
	);
end Controle;

architecture fsm1arq of FSM1 is
type STATES is (S0, S1, S2, S3);
signal EAtual, PEstado: STATES;
begin

	process(clock,reset)
		begin
			if (reset = '0') then
		EAtual <= S0;
			elsif (clock'event AND clock = '1') then
		EAtual <= PEstado;
			end if;
		end process;
	process(EAtual)
begin
	case EAtual is
		when S0 => if (enable = '0');
						PEstado <= S1
					else
						PEstado <=S0;
					end if;
		when S1 => HEX4 <= "01001100";
				if (A(9 downto 8) = "00");
					HEX5 <= "00001";
					elsif (A(9 downto 8) = "01");
						HEX5 <= "00010"
					elsif (A(9 downto 8) = "10");
						HEX5 <= "00011";
					else
						HEX5 <= "00100";
				end if;
				if (enable = '0');
						PEstado <= S2
					else
						PEstado <=S1;
				end if;
		when S2 => 
	end case;
	end process;
end fsm1arq;