### CompArch Lab 2 Writeup
###### Isaac Getto, Sarah Walters, Patrick Huston
###### 11.06.2015

#### Input Conditioning
1. Circuit diagram

![Input Conditioning Circuit Diagram](img/circuit_diagram.jpg)

2. Clock Analysis
"If the main system clock is running at 50MHz, what is the maximum length input glitch that will be suppressed by this design for a waittime of 10?"

#### Shift Register
###### Testing Strategy