

================================================================
== Vitis HLS Report for 'yuv2rgb_1'
================================================================
* Date:           Mon Nov  1 17:17:29 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   320401|  19664641|  3.204 ms|  0.197 sec|  320401|  19664641|       no|
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles)  |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |   320400|  19664640|  1602 ~ 10242|          -|          -|  200 ~ 1920|        no|
        | + YUV2RGB_LOOP_Y  |     1600|     10240|             8|          -|          -|  200 ~ 1280|        no|
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 11 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [yuv_filter.c:73]   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [yuv_filter.c:73]   --->   Operation 16 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln89 = store i16 0, i16 %x" [yuv_filter.c:89]   --->   Operation 17 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [yuv_filter.c:89]   --->   Operation 18 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%x_3 = load i16 %x" [yuv_filter.c:94]   --->   Operation 19 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.42ns)   --->   "%icmp_ln89 = icmp_eq  i16 %x_3, i16 %p_read_2" [yuv_filter.c:89]   --->   Operation 20 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.07ns)   --->   "%x_4 = add i16 %x_3, i16 1" [yuv_filter.c:89]   --->   Operation 21 'add' 'x_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split9, void %._crit_edge7.loopexit" [yuv_filter.c:89]   --->   Operation 22 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1920, i64 1060" [yuv_filter.c:72]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [yuv_filter.c:72]   --->   Operation 24 'specloopname' 'specloopname_ln72' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i16 %x_3" [yuv_filter.c:94]   --->   Operation 25 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln94, i10 0" [yuv_filter.c:94]   --->   Operation 26 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i16 %x_3" [yuv_filter.c:94]   --->   Operation 27 'trunc' 'trunc_ln94_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln94_1, i8 0" [yuv_filter.c:94]   --->   Operation 28 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.25ns)   --->   "%add_ln94 = add i22 %tmp_cast, i22 %tmp_2_cast" [yuv_filter.c:94]   --->   Operation 29 'add' 'add_ln94' <Predicate = (!icmp_ln89)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln92 = br void" [yuv_filter.c:92]   --->   Operation 30 'br' 'br_ln92' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %p_read_2" [yuv_filter.c:108]   --->   Operation 31 'insertvalue' 'mrv' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %p_read_1" [yuv_filter.c:108]   --->   Operation 32 'insertvalue' 'mrv_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln108 = ret i32 %mrv_1" [yuv_filter.c:108]   --->   Operation 33 'ret' 'ret_ln108' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%y = phi i16 0, void %.split9, i16 %y_2, void %.split"   --->   Operation 34 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.42ns)   --->   "%icmp_ln92 = icmp_eq  i16 %y, i16 %p_read_1" [yuv_filter.c:92]   --->   Operation 35 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.07ns)   --->   "%y_2 = add i16 %y, i16 1" [yuv_filter.c:92]   --->   Operation 36 'add' 'y_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split, void %._crit_edge.loopexit" [yuv_filter.c:92]   --->   Operation 37 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i16 %y" [yuv_filter.c:94]   --->   Operation 38 'zext' 'zext_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.25ns)   --->   "%add_ln94_1 = add i22 %add_ln94, i22 %zext_ln94" [yuv_filter.c:94]   --->   Operation 39 'add' 'add_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i22 %add_ln94_1" [yuv_filter.c:94]   --->   Operation 40 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:94]   --->   Operation 41 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:94]   --->   Operation 42 'load' 'Y' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln89 = store i16 %x_4, i16 %x" [yuv_filter.c:89]   --->   Operation 43 'store' 'store_ln89' <Predicate = (icmp_ln92)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.21>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:96]   --->   Operation 45 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:94]   --->   Operation 46 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:96]   --->   Operation 47 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %Y" [yuv_filter.c:97]   --->   Operation 48 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%C = add i9 %zext_ln97, i9 496" [yuv_filter.c:97]   --->   Operation 49 'add' 'C' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i9 %C" [yuv_filter.c:100]   --->   Operation 50 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 51 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.29>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:95]   --->   Operation 52 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:95]   --->   Operation 53 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:96]   --->   Operation 54 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 55 [1/1] (0.99ns)   --->   "%E = xor i8 %V, i8 128" [yuv_filter.c:99]   --->   Operation 55 'xor' 'E' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 56 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 57 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln100_3 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 58 'sext' 'sext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 59 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 60 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.29>
ST_6 : Operation 61 [1/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:95]   --->   Operation 61 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 62 [1/1] (0.99ns)   --->   "%D = xor i8 %U, i8 128" [yuv_filter.c:98]   --->   Operation 62 'xor' 'D' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 63 'mul' 'mul_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 64 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 65 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %D" [yuv_filter.c:101]   --->   Operation 66 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 67 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 68 [2/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 68 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 69 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 70 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 71 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 72 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 73 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%sext_ln101_3 = sext i17 %mul_ln101_1" [yuv_filter.c:101]   --->   Operation 74 'sext' 'sext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i18 %add_ln100, i18 %sext_ln101_3" [yuv_filter.c:101]   --->   Operation 75 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.65>
ST_8 : Operation 76 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 76 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln100_1, i32 16, i32 17" [yuv_filter.c:100]   --->   Operation 77 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.95ns)   --->   "%icmp_ln100 = icmp_eq  i2 %tmp, i2 1" [yuv_filter.c:100]   --->   Operation 78 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln100_1, i32 17" [yuv_filter.c:100]   --->   Operation 79 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln100_1, i32 8, i32 15" [yuv_filter.c:100]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln100 = select i1 %icmp_ln100, i8 255, i8 0" [yuv_filter.c:100]   --->   Operation 81 'select' 'select_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln100 = or i1 %icmp_ln100, i1 %tmp_1" [yuv_filter.c:100]   --->   Operation 82 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln" [yuv_filter.c:100]   --->   Operation 83 'select' 'R' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 84 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into DSP with root node add_ln101_1)   --->   "%sext_ln101_2 = sext i16 %mul_ln101" [yuv_filter.c:101]   --->   Operation 85 'sext' 'sext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i18 %add_ln100, i18 %sext_ln101_3" [yuv_filter.c:101]   --->   Operation 86 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101_1 = add i18 %add_ln101, i18 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 87 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %D, i9 0" [yuv_filter.c:102]   --->   Operation 88 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i17 %shl_ln" [yuv_filter.c:102]   --->   Operation 89 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %D, i2 0" [yuv_filter.c:102]   --->   Operation 90 'bitconcatenate' 'shl_ln102_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i10 %shl_ln102_1" [yuv_filter.c:102]   --->   Operation 91 'sext' 'sext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.13ns)   --->   "%add_ln102_1 = add i18 %sext_ln102_2, i18 %add_ln100" [yuv_filter.c:102]   --->   Operation 92 'add' 'add_ln102_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln102_3 = sext i18 %add_ln102_1" [yuv_filter.c:102]   --->   Operation 93 'sext' 'sext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.13ns)   --->   "%add_ln102 = add i19 %sext_ln102_3, i19 %sext_ln102_1" [yuv_filter.c:102]   --->   Operation 94 'add' 'add_ln102' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %add_ln102, i32 16, i32 18" [yuv_filter.c:102]   --->   Operation 95 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp_sgt  i3 %tmp_4, i3 0" [yuv_filter.c:102]   --->   Operation 96 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln102, i32 18" [yuv_filter.c:102]   --->   Operation 97 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln102, i32 8, i32 15" [yuv_filter.c:102]   --->   Operation 98 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln102 = select i1 %icmp_ln102, i8 255, i8 0" [yuv_filter.c:102]   --->   Operation 99 'select' 'select_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln102 = or i1 %icmp_ln102, i1 %tmp_5" [yuv_filter.c:102]   --->   Operation 100 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4" [yuv_filter.c:102]   --->   Operation 101 'select' 'B' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.30>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:103]   --->   Operation 102 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:105]   --->   Operation 103 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101_1 = add i18 %add_ln101, i18 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 104 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln101_1, i32 16, i32 17" [yuv_filter.c:101]   --->   Operation 105 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp_eq  i2 %tmp_2, i2 1" [yuv_filter.c:101]   --->   Operation 106 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln101_1, i32 17" [yuv_filter.c:101]   --->   Operation 107 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln101_1, i32 8, i32 15" [yuv_filter.c:101]   --->   Operation 108 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 255, i8 0" [yuv_filter.c:101]   --->   Operation 109 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln101 = or i1 %icmp_ln101, i1 %tmp_3" [yuv_filter.c:101]   --->   Operation 110 'or' 'or_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3" [yuv_filter.c:101]   --->   Operation 111 'select' 'G' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln103 = store i8 %R, i22 %out_channels_ch1_addr" [yuv_filter.c:103]   --->   Operation 112 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln105 = store i8 %B, i22 %out_channels_ch3_addr" [yuv_filter.c:105]   --->   Operation 113 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1280, i64 740" [yuv_filter.c:72]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [yuv_filter.c:72]   --->   Operation 115 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:104]   --->   Operation 116 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln104 = store i8 %G, i22 %out_channels_ch2_addr" [yuv_filter.c:104]   --->   Operation 117 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('x') [9]  (0 ns)
	'store' operation ('store_ln89', yuv_filter.c:89) of constant 0 on local variable 'x' [15]  (1.59 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'load' operation ('x', yuv_filter.c:94) on local variable 'x' [18]  (0 ns)
	'icmp' operation ('icmp_ln89', yuv_filter.c:89) [19]  (2.43 ns)

 <State 3>: 5.51ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', yuv_filter.c:92) [32]  (0 ns)
	'add' operation ('add_ln94_1', yuv_filter.c:94) [40]  (2.26 ns)
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:94) [42]  (0 ns)
	'load' operation ('Y', yuv_filter.c:94) on array 'in_channels_ch1' [48]  (3.25 ns)

 <State 4>: 6.22ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:94) on array 'in_channels_ch1' [48]  (3.25 ns)
	'add' operation ('C', yuv_filter.c:97) [52]  (1.92 ns)
	'mul' operation of DSP[60] ('mul_ln100', yuv_filter.c:100) [56]  (1.05 ns)

 <State 5>: 5.29ns
The critical path consists of the following:
	'load' operation ('V', yuv_filter.c:96) on array 'in_channels_ch3' [50]  (3.25 ns)
	'xor' operation ('E', yuv_filter.c:99) [54]  (0.99 ns)
	'mul' operation of DSP[61] ('mul_ln100_1', yuv_filter.c:100) [59]  (1.05 ns)

 <State 6>: 5.29ns
The critical path consists of the following:
	'load' operation ('U', yuv_filter.c:95) on array 'in_channels_ch2' [49]  (3.25 ns)
	'xor' operation ('D', yuv_filter.c:98) [53]  (0.99 ns)
	'mul' operation of DSP[75] ('mul_ln101', yuv_filter.c:101) [70]  (1.05 ns)

 <State 7>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[60] ('add_ln100', yuv_filter.c:100) [60]  (2.1 ns)
	'add' operation of DSP[61] ('add_ln100_1', yuv_filter.c:100) [61]  (2.1 ns)

 <State 8>: 6.65ns
The critical path consists of the following:
	'add' operation ('add_ln102_1', yuv_filter.c:102) [87]  (2.14 ns)
	'add' operation ('add_ln102', yuv_filter.c:102) [89]  (2.14 ns)
	'icmp' operation ('icmp_ln102', yuv_filter.c:102) [91]  (1.13 ns)
	'or' operation ('or_ln102', yuv_filter.c:102) [95]  (0 ns)
	'select' operation ('B', yuv_filter.c:102) [96]  (1.25 ns)

 <State 9>: 4.31ns
The critical path consists of the following:
	'add' operation of DSP[75] ('add_ln101_1', yuv_filter.c:101) [75]  (2.1 ns)
	'icmp' operation ('icmp_ln101', yuv_filter.c:101) [77]  (0.959 ns)
	'select' operation ('select_ln101', yuv_filter.c:101) [80]  (0 ns)
	'select' operation ('G', yuv_filter.c:101) [82]  (1.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_channels_ch2_addr', yuv_filter.c:104) [46]  (0 ns)
	'store' operation ('store_ln104', yuv_filter.c:104) of variable 'G', yuv_filter.c:101 on array 'out_channels_ch2' [98]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
