<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p24" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_24{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_24{left:93px;bottom:68px;letter-spacing:0.07px;word-spacing:0.02px;}
#t3_24{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_24{left:83px;bottom:998px;letter-spacing:-0.17px;}
#t5_24{left:144px;bottom:998px;letter-spacing:-0.12px;}
#t6_24{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t7_24{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_24{left:424px;bottom:981px;letter-spacing:-0.12px;}
#t9_24{left:689px;bottom:998px;letter-spacing:-0.12px;}
#ta_24{left:689px;bottom:981px;letter-spacing:-0.13px;}
#tb_24{left:808px;bottom:988px;}
#tc_24{left:189px;bottom:956px;letter-spacing:-0.13px;}
#td_24{left:424px;bottom:956px;letter-spacing:-0.12px;}
#te_24{left:424px;bottom:940px;letter-spacing:-0.12px;}
#tf_24{left:424px;bottom:918px;letter-spacing:-0.11px;}
#tg_24{left:424px;bottom:901px;letter-spacing:-0.11px;}
#th_24{left:424px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#ti_24{left:424px;bottom:868px;letter-spacing:-0.11px;}
#tj_24{left:424px;bottom:851px;letter-spacing:-0.12px;}
#tk_24{left:424px;bottom:834px;letter-spacing:-0.11px;}
#tl_24{left:424px;bottom:817px;letter-spacing:-0.11px;}
#tm_24{left:82px;bottom:793px;letter-spacing:-0.14px;}
#tn_24{left:140px;bottom:793px;letter-spacing:-0.14px;}
#to_24{left:189px;bottom:793px;letter-spacing:-0.13px;}
#tp_24{left:189px;bottom:776px;letter-spacing:-0.13px;}
#tq_24{left:424px;bottom:793px;letter-spacing:-0.12px;}
#tr_24{left:424px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#ts_24{left:424px;bottom:755px;letter-spacing:-0.12px;}
#tt_24{left:424px;bottom:738px;letter-spacing:-0.11px;}
#tu_24{left:424px;bottom:721px;letter-spacing:-0.12px;}
#tv_24{left:424px;bottom:700px;letter-spacing:-0.11px;}
#tw_24{left:424px;bottom:683px;letter-spacing:-0.12px;}
#tx_24{left:424px;bottom:666px;letter-spacing:-0.11px;}
#ty_24{left:689px;bottom:793px;letter-spacing:-0.16px;}
#tz_24{left:82px;bottom:642px;letter-spacing:-0.18px;}
#t10_24{left:140px;bottom:642px;letter-spacing:-0.14px;}
#t11_24{left:189px;bottom:642px;letter-spacing:-0.12px;}
#t12_24{left:189px;bottom:625px;letter-spacing:-0.13px;}
#t13_24{left:424px;bottom:642px;letter-spacing:-0.12px;}
#t14_24{left:424px;bottom:620px;letter-spacing:-0.12px;}
#t15_24{left:424px;bottom:603px;letter-spacing:-0.12px;}
#t16_24{left:424px;bottom:582px;letter-spacing:-0.11px;}
#t17_24{left:424px;bottom:565px;letter-spacing:-0.12px;}
#t18_24{left:424px;bottom:548px;letter-spacing:-0.11px;}
#t19_24{left:689px;bottom:642px;letter-spacing:-0.16px;}
#t1a_24{left:189px;bottom:524px;letter-spacing:-0.11px;}
#t1b_24{left:424px;bottom:524px;letter-spacing:-0.12px;}
#t1c_24{left:189px;bottom:499px;letter-spacing:-0.15px;}
#t1d_24{left:424px;bottom:499px;letter-spacing:-0.11px;}
#t1e_24{left:424px;bottom:483px;letter-spacing:-0.11px;}
#t1f_24{left:424px;bottom:461px;letter-spacing:-0.1px;}
#t1g_24{left:424px;bottom:444px;letter-spacing:-0.11px;}
#t1h_24{left:424px;bottom:428px;letter-spacing:-0.11px;}
#t1i_24{left:424px;bottom:411px;letter-spacing:-0.11px;}
#t1j_24{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1k_24{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1l_24{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t1m_24{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t1n_24{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1o_24{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_24{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1q_24{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t1r_24{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t1s_24{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_24{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_24{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_24{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_24{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_24{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_24{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts24" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg24Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg24" style="-webkit-user-select: none;"><object width="935" height="1210" data="24/24.svg" type="image/svg+xml" id="pdf24" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_24" class="t s1_24">2-8 </span><span id="t2_24" class="t s1_24">Vol. 4 </span>
<span id="t3_24" class="t s2_24">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_24" class="t s3_24">4FH </span><span id="t5_24" class="t s3_24">79 </span><span id="t6_24" class="t s3_24">IA32_PPIN </span><span id="t7_24" class="t s3_24">Protected Processor Inventory Number </span>
<span id="t8_24" class="t s3_24">(R/O) </span>
<span id="t9_24" class="t s3_24">If CPUID.(EAX=07H, </span>
<span id="ta_24" class="t s3_24">ECX=01H):EBX[0]=1 </span>
<span id="tb_24" class="t s4_24">1 </span>
<span id="tc_24" class="t s3_24">63:0 </span><span id="td_24" class="t s3_24">Protected Processor Inventory Number </span>
<span id="te_24" class="t s3_24">(R/O) </span>
<span id="tf_24" class="t s3_24">A unique value within a given CPUID </span>
<span id="tg_24" class="t s3_24">family/model/stepping signature that a </span>
<span id="th_24" class="t s3_24">privileged inventory initialization agent can </span>
<span id="ti_24" class="t s3_24">access to identify each physical processor, </span>
<span id="tj_24" class="t s3_24">when access to IA32_PPIN is enabled. </span>
<span id="tk_24" class="t s3_24">Access to IA32_PPIN is permitted only if </span>
<span id="tl_24" class="t s3_24">IA32_PPIN_CTL[bits 1:0] = ‘10b’. </span>
<span id="tm_24" class="t s3_24">79H </span><span id="tn_24" class="t s3_24">121 </span><span id="to_24" class="t s3_24">IA32_BIOS_UPDT_TRIG </span>
<span id="tp_24" class="t s3_24">(BIOS_UPDT_TRIG) </span>
<span id="tq_24" class="t s3_24">BIOS Update Trigger (W) </span>
<span id="tr_24" class="t s3_24">Executing a WRMSR instruction to this MSR </span>
<span id="ts_24" class="t s3_24">causes a microcode update to be loaded </span>
<span id="tt_24" class="t s3_24">into the processor. See Section 10.11.6, </span>
<span id="tu_24" class="t s3_24">“Microcode Update Loader.” </span>
<span id="tv_24" class="t s3_24">A processor may prevent writing to this </span>
<span id="tw_24" class="t s3_24">MSR when loading guest states on VM </span>
<span id="tx_24" class="t s3_24">entries or saving guest states on VM exits. </span>
<span id="ty_24" class="t s3_24">06_01H </span>
<span id="tz_24" class="t s3_24">8BH </span><span id="t10_24" class="t s3_24">139 </span><span id="t11_24" class="t s3_24">IA32_BIOS_SIGN_ID </span>
<span id="t12_24" class="t s3_24">(BIOS_SIGN/BBL_CR_D3) </span>
<span id="t13_24" class="t s3_24">BIOS Update Signature (R/W) </span>
<span id="t14_24" class="t s3_24">Returns the microcode update signature </span>
<span id="t15_24" class="t s3_24">following the execution of CPUID.01H. </span>
<span id="t16_24" class="t s3_24">A processor may prevent writing to this </span>
<span id="t17_24" class="t s3_24">MSR when loading guest states on VM </span>
<span id="t18_24" class="t s3_24">entries or saving guest states on VM exits. </span>
<span id="t19_24" class="t s3_24">06_01H </span>
<span id="t1a_24" class="t s3_24">31:0 </span><span id="t1b_24" class="t s3_24">Reserved </span>
<span id="t1c_24" class="t s3_24">63:32 </span><span id="t1d_24" class="t s3_24">It is recommended that this field be pre- </span>
<span id="t1e_24" class="t s3_24">loaded with zero prior to executing CPUID. </span>
<span id="t1f_24" class="t s3_24">If the field remains zero following the </span>
<span id="t1g_24" class="t s3_24">execution of CPUID, this indicates that no </span>
<span id="t1h_24" class="t s3_24">microcode update is loaded. Any non-zero </span>
<span id="t1i_24" class="t s3_24">value is the microcode update signature. </span>
<span id="t1j_24" class="t s5_24">Table 2-2. </span><span id="t1k_24" class="t s5_24">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1l_24" class="t s6_24">Register </span>
<span id="t1m_24" class="t s6_24">Address </span>
<span id="t1n_24" class="t s6_24">Architectural MSR Name / Bit Fields </span>
<span id="t1o_24" class="t s6_24">(Former MSR Name) </span><span id="t1p_24" class="t s6_24">MSR/Bit Description </span><span id="t1q_24" class="t s6_24">Comment </span>
<span id="t1r_24" class="t s6_24">Hex </span><span id="t1s_24" class="t s6_24">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
