// Seed: 2464442572
module module_0;
  wire id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 module_1 = id_5 ? -1 : 1;
  or primCall (id_2, id_4, id_5, id_6);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(-1 & 1 != id_13) id_11[-1] <= -1'b0;
endmodule
