<?xml version="1.0" encoding="UTF-8"?>
<project name="binary_container_1">
  <platform vendor="xilinx.com" boardid="xd" name="xilinx_zcu102_base_202220_1" featureRomTime="0">
    <version major="202220" minor="1"/>
    <description/>
    <board name="xilinx.com:zcu102:3.4" vendor="xilinx.com" fpga="xczu9eg-ffvb1156-2-e">
      <interfaces/>
      <images>
        <image name="zcu102_board.jpeg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynquplus:xczu9eg:ffvb1156:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="remap_accel" language="c" vlnv="xilinx.com:hls:remap_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x50" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_in" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="map_x" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="map_y" addressQualifier="1" id="2" port="M_AXI_GMEM2" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out" addressQualifier="1" id="3" port="M_AXI_GMEM3" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="rows" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="remap_accel_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="threshold_accel" language="c" vlnv="xilinx.com:hls:threshold_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x48" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_inp" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="thresh" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="maxval" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="rows" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="threshold_accel_1">
            <addrRemap base="0x00010000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
