// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "uart")
  (DATE "07/23/2017 19:42:08")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2590:2590:2590))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (3806:3806:3806))
        (PORT d[1] (2438:2438:2438) (2427:2427:2427))
        (PORT d[2] (2329:2329:2329) (2320:2320:2320))
        (PORT d[3] (3775:3775:3775) (3754:3754:3754))
        (PORT d[4] (2601:2601:2601) (2558:2558:2558))
        (PORT d[5] (2964:2964:2964) (3127:3127:3127))
        (PORT d[6] (3166:3166:3166) (3130:3130:3130))
        (PORT d[7] (3801:3801:3801) (3964:3964:3964))
        (PORT d[8] (2640:2640:2640) (2784:2784:2784))
        (PORT d[9] (3217:3217:3217) (3345:3345:3345))
        (PORT d[10] (3577:3577:3577) (3526:3526:3526))
        (PORT d[11] (3028:3028:3028) (3186:3186:3186))
        (PORT d[12] (2987:2987:2987) (3085:3085:3085))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2005:2005:2005))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3803:3803:3803))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2298:2298:2298))
        (PORT d[1] (2418:2418:2418) (2515:2515:2515))
        (PORT d[2] (2026:2026:2026) (2080:2080:2080))
        (PORT d[3] (2186:2186:2186) (2207:2207:2207))
        (PORT d[4] (2181:2181:2181) (2226:2226:2226))
        (PORT d[5] (1906:1906:1906) (1942:1942:1942))
        (PORT d[6] (1963:1963:1963) (2001:2001:2001))
        (PORT d[7] (1870:1870:1870) (1910:1910:1910))
        (PORT d[8] (2211:2211:2211) (2119:2119:2119))
        (PORT d[9] (2188:2188:2188) (2196:2196:2196))
        (PORT d[10] (2161:2161:2161) (2220:2220:2220))
        (PORT d[11] (1799:1799:1799) (1825:1825:1825))
        (PORT d[12] (2217:2217:2217) (2256:2256:2256))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2603:2603:2603))
        (PORT clk (2560:2560:2560) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3822:3822:3822))
        (PORT d[1] (2743:2743:2743) (2723:2723:2723))
        (PORT d[2] (2700:2700:2700) (2681:2681:2681))
        (PORT d[3] (3810:3810:3810) (3796:3796:3796))
        (PORT d[4] (2885:2885:2885) (2828:2828:2828))
        (PORT d[5] (2986:2986:2986) (3140:3140:3140))
        (PORT d[6] (3075:3075:3075) (3031:3031:3031))
        (PORT d[7] (3842:3842:3842) (4008:4008:4008))
        (PORT d[8] (2615:2615:2615) (2756:2756:2756))
        (PORT d[9] (3210:3210:3210) (3337:3337:3337))
        (PORT d[10] (3258:3258:3258) (3215:3215:3215))
        (PORT d[11] (2461:2461:2461) (2640:2640:2640))
        (PORT d[12] (3007:3007:3007) (3106:3106:3106))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2073:2073:2073))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2260:2260:2260))
        (PORT d[1] (2025:2025:2025) (2126:2126:2126))
        (PORT d[2] (2016:2016:2016) (2093:2093:2093))
        (PORT d[3] (2211:2211:2211) (2233:2233:2233))
        (PORT d[4] (2192:2192:2192) (2237:2237:2237))
        (PORT d[5] (2204:2204:2204) (2238:2238:2238))
        (PORT d[6] (1969:1969:1969) (2008:2008:2008))
        (PORT d[7] (1907:1907:1907) (1952:1952:1952))
        (PORT d[8] (2204:2204:2204) (2107:2107:2107))
        (PORT d[9] (2057:2057:2057) (2032:2032:2032))
        (PORT d[10] (1982:1982:1982) (1959:1959:1959))
        (PORT d[11] (1844:1844:1844) (1876:1876:1876))
        (PORT d[12] (2231:2231:2231) (2271:2271:2271))
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2129:2129:2129))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3225:3225:3225))
        (PORT d[1] (1971:1971:1971) (1983:1983:1983))
        (PORT d[2] (3002:3002:3002) (3037:3037:3037))
        (PORT d[3] (3062:3062:3062) (3060:3060:3060))
        (PORT d[4] (2694:2694:2694) (2743:2743:2743))
        (PORT d[5] (2609:2609:2609) (2727:2727:2727))
        (PORT d[6] (2878:2878:2878) (2881:2881:2881))
        (PORT d[7] (2617:2617:2617) (2629:2629:2629))
        (PORT d[8] (2496:2496:2496) (2596:2596:2596))
        (PORT d[9] (2782:2782:2782) (2858:2858:2858))
        (PORT d[10] (3485:3485:3485) (3451:3451:3451))
        (PORT d[11] (2108:2108:2108) (2262:2262:2262))
        (PORT d[12] (2955:2955:2955) (3036:3036:3036))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2153:2153:2153))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1990:1990:1990))
        (PORT d[1] (2025:2025:2025) (2103:2103:2103))
        (PORT d[2] (1869:1869:1869) (1954:1954:1954))
        (PORT d[3] (1834:1834:1834) (1873:1873:1873))
        (PORT d[4] (1980:1980:1980) (2044:2044:2044))
        (PORT d[5] (1993:1993:1993) (2072:2072:2072))
        (PORT d[6] (1922:1922:1922) (1998:1998:1998))
        (PORT d[7] (1760:1760:1760) (1759:1759:1759))
        (PORT d[8] (1988:1988:1988) (1986:1986:1986))
        (PORT d[9] (1534:1534:1534) (1575:1575:1575))
        (PORT d[10] (1781:1781:1781) (1813:1813:1813))
        (PORT d[11] (1943:1943:1943) (1922:1922:1922))
        (PORT d[12] (1869:1869:1869) (1842:1842:1842))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1878:1878:1878))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3784:3784:3784))
        (PORT d[1] (1893:1893:1893) (1902:1902:1902))
        (PORT d[2] (3003:3003:3003) (3037:3037:3037))
        (PORT d[3] (3056:3056:3056) (3068:3068:3068))
        (PORT d[4] (2707:2707:2707) (2743:2743:2743))
        (PORT d[5] (2589:2589:2589) (2740:2740:2740))
        (PORT d[6] (2877:2877:2877) (2884:2884:2884))
        (PORT d[7] (2293:2293:2293) (2300:2300:2300))
        (PORT d[8] (2535:2535:2535) (2644:2644:2644))
        (PORT d[9] (2415:2415:2415) (2470:2470:2470))
        (PORT d[10] (3831:3831:3831) (3788:3788:3788))
        (PORT d[11] (2459:2459:2459) (2615:2615:2615))
        (PORT d[12] (1920:1920:1920) (2021:2021:2021))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2099:2099:2099))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3748:3748:3748) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1656:1656:1656))
        (PORT d[1] (2347:2347:2347) (2424:2424:2424))
        (PORT d[2] (1901:1901:1901) (1988:1988:1988))
        (PORT d[3] (1821:1821:1821) (1858:1858:1858))
        (PORT d[4] (2008:2008:2008) (2074:2074:2074))
        (PORT d[5] (1995:1995:1995) (2077:2077:2077))
        (PORT d[6] (1617:1617:1617) (1591:1591:1591))
        (PORT d[7] (1646:1646:1646) (1632:1632:1632))
        (PORT d[8] (1991:1991:1991) (1981:1981:1981))
        (PORT d[9] (1534:1534:1534) (1574:1574:1574))
        (PORT d[10] (1597:1597:1597) (1645:1645:1645))
        (PORT d[11] (1911:1911:1911) (1886:1886:1886))
        (PORT d[12] (1536:1536:1536) (1520:1520:1520))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2194:2194:2194))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3485:3485:3485))
        (PORT d[1] (2282:2282:2282) (2288:2288:2288))
        (PORT d[2] (2689:2689:2689) (2720:2720:2720))
        (PORT d[3] (2048:2048:2048) (2080:2080:2080))
        (PORT d[4] (2345:2345:2345) (2396:2396:2396))
        (PORT d[5] (2268:2268:2268) (2391:2391:2391))
        (PORT d[6] (1859:1859:1859) (1878:1878:1878))
        (PORT d[7] (1960:1960:1960) (1974:1974:1974))
        (PORT d[8] (2596:2596:2596) (2696:2696:2696))
        (PORT d[9] (3105:3105:3105) (3174:3174:3174))
        (PORT d[10] (3116:3116:3116) (3084:3084:3084))
        (PORT d[11] (2078:2078:2078) (2225:2225:2225))
        (PORT d[12] (3957:3957:3957) (4161:4161:4161))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2462:2462:2462))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1980:1980:1980))
        (PORT d[1] (1992:1992:1992) (2081:2081:2081))
        (PORT d[2] (2144:2144:2144) (2217:2217:2217))
        (PORT d[3] (2190:2190:2190) (2260:2260:2260))
        (PORT d[4] (1856:1856:1856) (1904:1904:1904))
        (PORT d[5] (2022:2022:2022) (2110:2110:2110))
        (PORT d[6] (1895:1895:1895) (1967:1967:1967))
        (PORT d[7] (2052:2052:2052) (2045:2045:2045))
        (PORT d[8] (2286:2286:2286) (2342:2342:2342))
        (PORT d[9] (2052:2052:2052) (2157:2157:2157))
        (PORT d[10] (1973:1973:1973) (2018:2018:2018))
        (PORT d[11] (2205:2205:2205) (2243:2243:2243))
        (PORT d[12] (2389:2389:2389) (2426:2426:2426))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1866:1866:1866))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1543:1543:1543))
        (PORT d[1] (1307:1307:1307) (1371:1371:1371))
        (PORT d[2] (2637:2637:2637) (2619:2619:2619))
        (PORT d[3] (1937:1937:1937) (1964:1964:1964))
        (PORT d[4] (2925:2925:2925) (2923:2923:2923))
        (PORT d[5] (2549:2549:2549) (2677:2677:2677))
        (PORT d[6] (1890:1890:1890) (1935:1935:1935))
        (PORT d[7] (2628:2628:2628) (2651:2651:2651))
        (PORT d[8] (1565:1565:1565) (1649:1649:1649))
        (PORT d[9] (2892:2892:2892) (3027:3027:3027))
        (PORT d[10] (2428:2428:2428) (2433:2433:2433))
        (PORT d[11] (2310:2310:2310) (2403:2403:2403))
        (PORT d[12] (2316:2316:2316) (2357:2357:2357))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2162:2162:2162))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1567:1567:1567))
        (PORT d[1] (1251:1251:1251) (1276:1276:1276))
        (PORT d[2] (1525:1525:1525) (1531:1531:1531))
        (PORT d[3] (1504:1504:1504) (1516:1516:1516))
        (PORT d[4] (1841:1841:1841) (1852:1852:1852))
        (PORT d[5] (1929:1929:1929) (1932:1932:1932))
        (PORT d[6] (1483:1483:1483) (1512:1512:1512))
        (PORT d[7] (1479:1479:1479) (1489:1489:1489))
        (PORT d[8] (1564:1564:1564) (1588:1588:1588))
        (PORT d[9] (1555:1555:1555) (1571:1571:1571))
        (PORT d[10] (1241:1241:1241) (1261:1261:1261))
        (PORT d[11] (1823:1823:1823) (1829:1829:1829))
        (PORT d[12] (1637:1637:1637) (1641:1641:1641))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1523:1523:1523))
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1554:1554:1554))
        (PORT d[1] (929:929:929) (992:992:992))
        (PORT d[2] (1338:1338:1338) (1357:1357:1357))
        (PORT d[3] (1219:1219:1219) (1260:1260:1260))
        (PORT d[4] (1457:1457:1457) (1474:1474:1474))
        (PORT d[5] (1718:1718:1718) (1727:1727:1727))
        (PORT d[6] (2136:2136:2136) (2168:2168:2168))
        (PORT d[7] (1936:1936:1936) (1970:1970:1970))
        (PORT d[8] (2172:2172:2172) (2249:2249:2249))
        (PORT d[9] (2002:2002:2002) (2003:2003:2003))
        (PORT d[10] (1466:1466:1466) (1492:1492:1492))
        (PORT d[11] (1217:1217:1217) (1285:1285:1285))
        (PORT d[12] (1258:1258:1258) (1314:1314:1314))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1343:1343:1343))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1198:1198:1198))
        (PORT d[1] (857:857:857) (880:880:880))
        (PORT d[2] (1216:1216:1216) (1224:1224:1224))
        (PORT d[3] (1198:1198:1198) (1206:1206:1206))
        (PORT d[4] (1179:1179:1179) (1185:1185:1185))
        (PORT d[5] (1245:1245:1245) (1257:1257:1257))
        (PORT d[6] (1111:1111:1111) (1114:1114:1114))
        (PORT d[7] (1183:1183:1183) (1196:1196:1196))
        (PORT d[8] (895:895:895) (924:924:924))
        (PORT d[9] (1172:1172:1172) (1183:1183:1183))
        (PORT d[10] (867:867:867) (883:883:883))
        (PORT d[11] (1198:1198:1198) (1207:1207:1207))
        (PORT d[12] (1183:1183:1183) (1179:1179:1179))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1545:1545:1545))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1214:1214:1214))
        (PORT d[1] (937:937:937) (1000:1000:1000))
        (PORT d[2] (1344:1344:1344) (1364:1364:1364))
        (PORT d[3] (1901:1901:1901) (1932:1932:1932))
        (PORT d[4] (1428:1428:1428) (1447:1447:1447))
        (PORT d[5] (2962:2962:2962) (3078:3078:3078))
        (PORT d[6] (1541:1541:1541) (1588:1588:1588))
        (PORT d[7] (1956:1956:1956) (1990:1990:1990))
        (PORT d[8] (1842:1842:1842) (1924:1924:1924))
        (PORT d[9] (1595:1595:1595) (1592:1592:1592))
        (PORT d[10] (2849:2849:2849) (2855:2855:2855))
        (PORT d[11] (2649:2649:2649) (2737:2737:2737))
        (PORT d[12] (1918:1918:1918) (1966:1966:1966))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1375:1375:1375))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1225:1225:1225))
        (PORT d[1] (862:862:862) (885:885:885))
        (PORT d[2] (1201:1201:1201) (1210:1210:1210))
        (PORT d[3] (1198:1198:1198) (1216:1216:1216))
        (PORT d[4] (1479:1479:1479) (1475:1475:1475))
        (PORT d[5] (1556:1556:1556) (1564:1564:1564))
        (PORT d[6] (1194:1194:1194) (1199:1199:1199))
        (PORT d[7] (1893:1893:1893) (1897:1897:1897))
        (PORT d[8] (905:905:905) (935:935:935))
        (PORT d[9] (1186:1186:1186) (1204:1204:1204))
        (PORT d[10] (876:876:876) (893:893:893))
        (PORT d[11] (1207:1207:1207) (1216:1216:1216))
        (PORT d[12] (1235:1235:1235) (1241:1241:1241))
        (PORT clk (2544:2544:2544) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1519:1519:1519))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1872:1872:1872))
        (PORT d[1] (1295:1295:1295) (1343:1343:1343))
        (PORT d[2] (3013:3013:3013) (2990:2990:2990))
        (PORT d[3] (1922:1922:1922) (1953:1953:1953))
        (PORT d[4] (2859:2859:2859) (2972:2972:2972))
        (PORT d[5] (2930:2930:2930) (3043:3043:3043))
        (PORT d[6] (1823:1823:1823) (1865:1865:1865))
        (PORT d[7] (1527:1527:1527) (1565:1565:1565))
        (PORT d[8] (1867:1867:1867) (1950:1950:1950))
        (PORT d[9] (3483:3483:3483) (3593:3593:3593))
        (PORT d[10] (2810:2810:2810) (2812:2812:2812))
        (PORT d[11] (1574:1574:1574) (1635:1635:1635))
        (PORT d[12] (1491:1491:1491) (1534:1534:1534))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1672:1672:1672))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1527:1527:1527))
        (PORT d[1] (1227:1227:1227) (1250:1250:1250))
        (PORT d[2] (1478:1478:1478) (1470:1470:1470))
        (PORT d[3] (1462:1462:1462) (1472:1472:1472))
        (PORT d[4] (1566:1566:1566) (1580:1580:1580))
        (PORT d[5] (1602:1602:1602) (1615:1615:1615))
        (PORT d[6] (1536:1536:1536) (1530:1530:1530))
        (PORT d[7] (1463:1463:1463) (1471:1471:1471))
        (PORT d[8] (1229:1229:1229) (1257:1257:1257))
        (PORT d[9] (1500:1500:1500) (1508:1508:1508))
        (PORT d[10] (1248:1248:1248) (1269:1269:1269))
        (PORT d[11] (1567:1567:1567) (1569:1569:1569))
        (PORT d[12] (1625:1625:1625) (1629:1629:1629))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1788:1788:1788))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1533:1533:1533))
        (PORT d[1] (936:936:936) (999:999:999))
        (PORT d[2] (1308:1308:1308) (1331:1331:1331))
        (PORT d[3] (1902:1902:1902) (1933:1933:1933))
        (PORT d[4] (2840:2840:2840) (2952:2952:2952))
        (PORT d[5] (2654:2654:2654) (2822:2822:2822))
        (PORT d[6] (1534:1534:1534) (1581:1581:1581))
        (PORT d[7] (2262:2262:2262) (2294:2294:2294))
        (PORT d[8] (2203:2203:2203) (2283:2283:2283))
        (PORT d[9] (1983:1983:1983) (1981:1981:1981))
        (PORT d[10] (2819:2819:2819) (2821:2821:2821))
        (PORT d[11] (2669:2669:2669) (2759:2759:2759))
        (PORT d[12] (1905:1905:1905) (1929:1929:1929))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1384:1384:1384))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1506:1506:1506))
        (PORT d[1] (861:861:861) (884:884:884))
        (PORT d[2] (1164:1164:1164) (1158:1158:1158))
        (PORT d[3] (1174:1174:1174) (1188:1188:1188))
        (PORT d[4] (1156:1156:1156) (1167:1167:1167))
        (PORT d[5] (1246:1246:1246) (1258:1258:1258))
        (PORT d[6] (1118:1118:1118) (1120:1120:1120))
        (PORT d[7] (1178:1178:1178) (1195:1195:1195))
        (PORT d[8] (934:934:934) (973:973:973))
        (PORT d[9] (1185:1185:1185) (1204:1204:1204))
        (PORT d[10] (1118:1118:1118) (1127:1127:1127))
        (PORT d[11] (1175:1175:1175) (1179:1179:1179))
        (PORT d[12] (1429:1429:1429) (1414:1414:1414))
        (PORT clk (2544:2544:2544) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2220:2220:2220))
        (PORT clk (2566:2566:2566) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3440:3440:3440))
        (PORT d[1] (3050:3050:3050) (3026:3026:3026))
        (PORT d[2] (3010:3010:3010) (2989:2989:2989))
        (PORT d[3] (3805:3805:3805) (3758:3758:3758))
        (PORT d[4] (2908:2908:2908) (2858:2858:2858))
        (PORT d[5] (3340:3340:3340) (3505:3505:3505))
        (PORT d[6] (3521:3521:3521) (3475:3475:3475))
        (PORT d[7] (3715:3715:3715) (3876:3876:3876))
        (PORT d[8] (2265:2265:2265) (2413:2413:2413))
        (PORT d[9] (1933:1933:1933) (1911:1911:1911))
        (PORT d[10] (3658:3658:3658) (3617:3617:3617))
        (PORT d[11] (2445:2445:2445) (2621:2621:2621))
        (PORT d[12] (3127:3127:3127) (3243:3243:3243))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2316:2316:2316))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2059:2059:2059))
        (PORT d[1] (2047:2047:2047) (1976:1976:1976))
        (PORT d[2] (2061:2061:2061) (2131:2131:2131))
        (PORT d[3] (1861:1861:1861) (1895:1895:1895))
        (PORT d[4] (1852:1852:1852) (1904:1904:1904))
        (PORT d[5] (1861:1861:1861) (1899:1899:1899))
        (PORT d[6] (1603:1603:1603) (1648:1648:1648))
        (PORT d[7] (1840:1840:1840) (1867:1867:1867))
        (PORT d[8] (2066:2066:2066) (2010:2010:2010))
        (PORT d[9] (1907:1907:1907) (1941:1941:1941))
        (PORT d[10] (1948:1948:1948) (1891:1891:1891))
        (PORT d[11] (2073:2073:2073) (2003:2003:2003))
        (PORT d[12] (1918:1918:1918) (1968:1968:1968))
        (PORT clk (2564:2564:2564) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2202:2202:2202))
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3459:3459:3459))
        (PORT d[1] (3085:3085:3085) (3065:3065:3065))
        (PORT d[2] (3021:3021:3021) (3002:3002:3002))
        (PORT d[3] (3455:3455:3455) (3419:3419:3419))
        (PORT d[4] (2955:2955:2955) (2894:2894:2894))
        (PORT d[5] (3340:3340:3340) (3504:3504:3504))
        (PORT d[6] (3534:3534:3534) (3490:3490:3490))
        (PORT d[7] (3418:3418:3418) (3591:3591:3591))
        (PORT d[8] (2873:2873:2873) (2968:2968:2968))
        (PORT d[9] (1934:1934:1934) (1918:1918:1918))
        (PORT d[10] (3628:3628:3628) (3582:3582:3582))
        (PORT d[11] (2768:2768:2768) (2947:2947:2947))
        (PORT d[12] (2397:2397:2397) (2532:2532:2532))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2426:2426:2426))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3785:3785:3785) (3808:3808:3808))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2111:2111:2111))
        (PORT d[1] (2040:2040:2040) (1983:1983:1983))
        (PORT d[2] (2062:2062:2062) (2132:2132:2132))
        (PORT d[3] (2190:2190:2190) (2213:2213:2213))
        (PORT d[4] (1961:1961:1961) (1883:1883:1883))
        (PORT d[5] (1942:1942:1942) (1985:1985:1985))
        (PORT d[6] (1627:1627:1627) (1676:1676:1676))
        (PORT d[7] (1807:1807:1807) (1833:1833:1833))
        (PORT d[8] (2090:2090:2090) (2037:2037:2037))
        (PORT d[9] (1586:1586:1586) (1639:1639:1639))
        (PORT d[10] (1941:1941:1941) (1884:1884:1884))
        (PORT d[11] (1814:1814:1814) (1844:1844:1844))
        (PORT d[12] (1879:1879:1879) (1924:1924:1924))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1638:1638:1638))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3479:3479:3479))
        (PORT d[1] (1881:1881:1881) (1890:1890:1890))
        (PORT d[2] (3176:3176:3176) (3255:3255:3255))
        (PORT d[3] (2353:2353:2353) (2374:2374:2374))
        (PORT d[4] (1662:1662:1662) (1692:1692:1692))
        (PORT d[5] (2622:2622:2622) (2775:2775:2775))
        (PORT d[6] (1594:1594:1594) (1609:1609:1609))
        (PORT d[7] (3342:3342:3342) (3356:3356:3356))
        (PORT d[8] (2986:2986:2986) (3134:3134:3134))
        (PORT d[9] (2761:2761:2761) (2843:2843:2843))
        (PORT d[10] (3829:3829:3829) (3793:3793:3793))
        (PORT d[11] (2405:2405:2405) (2577:2577:2577))
        (PORT d[12] (3953:3953:3953) (4157:4157:4157))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2018:2018:2018))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2070:2070:2070))
        (PORT d[1] (1923:1923:1923) (1973:1973:1973))
        (PORT d[2] (1638:1638:1638) (1634:1634:1634))
        (PORT d[3] (2229:2229:2229) (2277:2277:2277))
        (PORT d[4] (1820:1820:1820) (1849:1849:1849))
        (PORT d[5] (1987:1987:1987) (1963:1963:1963))
        (PORT d[6] (1598:1598:1598) (1565:1565:1565))
        (PORT d[7] (1654:1654:1654) (1639:1639:1639))
        (PORT d[8] (1972:1972:1972) (2036:2036:2036))
        (PORT d[9] (1505:1505:1505) (1542:1542:1542))
        (PORT d[10] (1628:1628:1628) (1679:1679:1679))
        (PORT d[11] (1876:1876:1876) (1847:1847:1847))
        (PORT d[12] (2185:2185:2185) (2190:2190:2190))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2522:2522:2522))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3104:3104:3104))
        (PORT d[1] (3227:3227:3227) (3305:3305:3305))
        (PORT d[2] (3376:3376:3376) (3364:3364:3364))
        (PORT d[3] (3456:3456:3456) (3419:3419:3419))
        (PORT d[4] (3350:3350:3350) (3301:3301:3301))
        (PORT d[5] (2994:2994:2994) (3150:3150:3150))
        (PORT d[6] (3368:3368:3368) (3324:3324:3324))
        (PORT d[7] (3521:3521:3521) (3695:3695:3695))
        (PORT d[8] (2659:2659:2659) (2801:2801:2801))
        (PORT d[9] (1995:1995:1995) (1976:1976:1976))
        (PORT d[10] (3976:3976:3976) (3923:3923:3923))
        (PORT d[11] (2746:2746:2746) (2923:2923:2923))
        (PORT d[12] (2800:2800:2800) (2932:2932:2932))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1688:1688:1688))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3788:3788:3788) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2165:2165:2165))
        (PORT d[1] (1990:1990:1990) (1937:1937:1937))
        (PORT d[2] (1900:1900:1900) (1944:1944:1944))
        (PORT d[3] (1909:1909:1909) (1972:1972:1972))
        (PORT d[4] (2195:2195:2195) (2235:2235:2235))
        (PORT d[5] (1899:1899:1899) (1933:1933:1933))
        (PORT d[6] (1588:1588:1588) (1633:1633:1633))
        (PORT d[7] (1809:1809:1809) (1827:1827:1827))
        (PORT d[8] (2074:2074:2074) (2022:2022:2022))
        (PORT d[9] (1478:1478:1478) (1512:1512:1512))
        (PORT d[10] (1925:1925:1925) (1972:1972:1972))
        (PORT d[11] (1658:1658:1658) (1624:1624:1624))
        (PORT d[12] (1872:1872:1872) (1913:1913:1913))
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2508:2508:2508))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3478:3478:3478))
        (PORT d[1] (2726:2726:2726) (2712:2712:2712))
        (PORT d[2] (2673:2673:2673) (2661:2661:2661))
        (PORT d[3] (3742:3742:3742) (3720:3720:3720))
        (PORT d[4] (2892:2892:2892) (2840:2840:2840))
        (PORT d[5] (2914:2914:2914) (3075:3075:3075))
        (PORT d[6] (3167:3167:3167) (3131:3131:3131))
        (PORT d[7] (3484:3484:3484) (3662:3662:3662))
        (PORT d[8] (2629:2629:2629) (2767:2767:2767))
        (PORT d[9] (3187:3187:3187) (3311:3311:3311))
        (PORT d[10] (3624:3624:3624) (3581:3581:3581))
        (PORT d[11] (2730:2730:2730) (2901:2901:2901))
        (PORT d[12] (2988:2988:2988) (3086:3086:3086))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2214:2214:2214))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3805:3805:3805))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2266:2266:2266))
        (PORT d[1] (2397:2397:2397) (2492:2492:2492))
        (PORT d[2] (2055:2055:2055) (2125:2125:2125))
        (PORT d[3] (2215:2215:2215) (2234:2234:2234))
        (PORT d[4] (2183:2183:2183) (2215:2215:2215))
        (PORT d[5] (1898:1898:1898) (1936:1936:1936))
        (PORT d[6] (1635:1635:1635) (1684:1684:1684))
        (PORT d[7] (1567:1567:1567) (1614:1614:1614))
        (PORT d[8] (2067:2067:2067) (2010:2010:2010))
        (PORT d[9] (1803:1803:1803) (1823:1823:1823))
        (PORT d[10] (1980:1980:1980) (1927:1927:1927))
        (PORT d[11] (1728:1728:1728) (1690:1690:1690))
        (PORT d[12] (1919:1919:1919) (1969:1969:1969))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2231:2231:2231))
        (PORT clk (2567:2567:2567) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3097:3097:3097))
        (PORT d[1] (3074:3074:3074) (3050:3050:3050))
        (PORT d[2] (2696:2696:2696) (2688:2688:2688))
        (PORT d[3] (3481:3481:3481) (3446:3446:3446))
        (PORT d[4] (2955:2955:2955) (2895:2895:2895))
        (PORT d[5] (3051:3051:3051) (3210:3210:3210))
        (PORT d[6] (3528:3528:3528) (3483:3483:3483))
        (PORT d[7] (3765:3765:3765) (3929:3929:3929))
        (PORT d[8] (2610:2610:2610) (2746:2746:2746))
        (PORT d[9] (1940:1940:1940) (1909:1909:1909))
        (PORT d[10] (4025:4025:4025) (3977:3977:3977))
        (PORT d[11] (2768:2768:2768) (2947:2947:2947))
        (PORT d[12] (3453:3453:3453) (3561:3561:3561))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2076:2076:2076))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3785:3785:3785) (3809:3809:3809))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2094:2094:2094))
        (PORT d[1] (2000:2000:2000) (1930:1930:1930))
        (PORT d[2] (1951:1951:1951) (1998:1998:1998))
        (PORT d[3] (1915:1915:1915) (1979:1979:1979))
        (PORT d[4] (2150:2150:2150) (2191:2191:2191))
        (PORT d[5] (1550:1550:1550) (1592:1592:1592))
        (PORT d[6] (1612:1612:1612) (1660:1660:1660))
        (PORT d[7] (1571:1571:1571) (1616:1616:1616))
        (PORT d[8] (2045:2045:2045) (1986:1986:1986))
        (PORT d[9] (1758:1758:1758) (1774:1774:1774))
        (PORT d[10] (1927:1927:1927) (1869:1869:1869))
        (PORT d[11] (1794:1794:1794) (1822:1822:1822))
        (PORT d[12] (1864:1864:1864) (1906:1906:1906))
        (PORT clk (2565:2565:2565) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1978:1978:1978))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3483:3483:3483))
        (PORT d[1] (1918:1918:1918) (1923:1923:1923))
        (PORT d[2] (3098:3098:3098) (3180:3180:3180))
        (PORT d[3] (1644:1644:1644) (1671:1671:1671))
        (PORT d[4] (1667:1667:1667) (1695:1695:1695))
        (PORT d[5] (2611:2611:2611) (2762:2762:2762))
        (PORT d[6] (1550:1550:1550) (1560:1560:1560))
        (PORT d[7] (2987:2987:2987) (3005:3005:3005))
        (PORT d[8] (2906:2906:2906) (3013:3013:3013))
        (PORT d[9] (3075:3075:3075) (3152:3152:3152))
        (PORT d[10] (3823:3823:3823) (3787:3787:3787))
        (PORT d[11] (2844:2844:2844) (2992:2992:2992))
        (PORT d[12] (3901:3901:3901) (4104:4104:4104))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2116:2116:2116))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3783:3783:3783))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1946:1946:1946))
        (PORT d[1] (1953:1953:1953) (2002:2002:2002))
        (PORT d[2] (1694:1694:1694) (1691:1691:1691))
        (PORT d[3] (1849:1849:1849) (1899:1899:1899))
        (PORT d[4] (1872:1872:1872) (1919:1919:1919))
        (PORT d[5] (1943:1943:1943) (1914:1914:1914))
        (PORT d[6] (1895:1895:1895) (1857:1857:1857))
        (PORT d[7] (1636:1636:1636) (1620:1620:1620))
        (PORT d[8] (1974:1974:1974) (1972:1972:1972))
        (PORT d[9] (1487:1487:1487) (1523:1523:1523))
        (PORT d[10] (1575:1575:1575) (1618:1618:1618))
        (PORT d[11] (1825:1825:1825) (1861:1861:1861))
        (PORT d[12] (1862:1862:1862) (1822:1822:1822))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2181:2181:2181))
        (PORT clk (2557:2557:2557) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (3829:3829:3829))
        (PORT d[1] (2636:2636:2636) (2610:2610:2610))
        (PORT d[2] (2659:2659:2659) (2637:2637:2637))
        (PORT d[3] (3804:3804:3804) (3790:3790:3790))
        (PORT d[4] (2943:2943:2943) (2878:2878:2878))
        (PORT d[5] (2998:2998:2998) (3153:3153:3153))
        (PORT d[6] (3113:3113:3113) (3071:3071:3071))
        (PORT d[7] (3880:3880:3880) (4051:4051:4051))
        (PORT d[8] (2615:2615:2615) (2757:2757:2757))
        (PORT d[9] (3164:3164:3164) (3285:3285:3285))
        (PORT d[10] (3227:3227:3227) (3178:3178:3178))
        (PORT d[11] (2726:2726:2726) (2897:2897:2897))
        (PORT d[12] (2729:2729:2729) (2843:2843:2843))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2173:2173:2173))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2253:2253:2253))
        (PORT d[1] (2024:2024:2024) (2125:2125:2125))
        (PORT d[2] (1970:1970:1970) (2034:2034:2034))
        (PORT d[3] (2211:2211:2211) (2233:2233:2233))
        (PORT d[4] (2180:2180:2180) (2220:2220:2220))
        (PORT d[5] (2206:2206:2206) (2237:2237:2237))
        (PORT d[6] (2001:2001:2001) (2043:2043:2043))
        (PORT d[7] (1908:1908:1908) (1953:1953:1953))
        (PORT d[8] (2265:2265:2265) (2169:2169:2169))
        (PORT d[9] (2142:2142:2142) (2150:2150:2150))
        (PORT d[10] (2105:2105:2105) (2162:2162:2162))
        (PORT d[11] (1819:1819:1819) (1848:1848:1848))
        (PORT d[12] (2269:2269:2269) (2313:2313:2313))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1245:1245:1245))
        (PORT asdata (1781:1781:1781) (1708:1708:1708))
        (PORT sclr (2423:2423:2423) (2397:2397:2397))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (298:298:298) (356:356:356))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (533:533:533))
        (PORT datab (302:302:302) (361:361:361))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (446:446:446))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (355:355:355))
        (PORT datab (483:483:483) (533:533:533))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (356:356:356))
        (PORT datab (478:478:478) (539:539:539))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (357:357:357))
        (PORT datab (294:294:294) (381:381:381))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (358:358:358))
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (359:359:359))
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (416:416:416))
        (PORT datad (254:254:254) (312:312:312))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2178:2178:2178))
        (PORT asdata (1961:1961:1961) (2049:2049:2049))
        (PORT ena (1170:1170:1170) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1895:1895:1895) (1923:1923:1923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2345:2345:2345) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (559:559:559))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datad (450:450:450) (501:501:501))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (433:433:433))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (436:436:436))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\startr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1119:1119:1119))
        (PORT datab (297:297:297) (383:383:383))
        (PORT datad (459:459:459) (499:499:499))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1562:1562:1562))
        (PORT datab (1117:1117:1117) (1162:1162:1162))
        (PORT datac (1485:1485:1485) (1433:1433:1433))
        (PORT datad (1410:1410:1410) (1426:1426:1426))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (1130:1130:1130) (1158:1158:1158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT asdata (1191:1191:1191) (1207:1207:1207))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT asdata (1081:1081:1081) (1113:1113:1113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT asdata (2346:2346:2346) (2331:2331:2331))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT asdata (634:634:634) (660:660:660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT asdata (1088:1088:1088) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (751:751:751) (787:787:787))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT asdata (2062:2062:2062) (2076:2076:2076))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT asdata (1126:1126:1126) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT asdata (1192:1192:1192) (1189:1189:1189))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (517:517:517))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2193:2193:2193))
        (PORT asdata (837:837:837) (895:895:895))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2193:2193:2193))
        (PORT asdata (618:618:618) (649:649:649))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (410:410:410) (418:418:418))
        (PORT datad (706:706:706) (707:707:707))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2570:2570:2570))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2570:2570:2570))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1281:1281:1281))
        (PORT datab (1551:1551:1551) (1619:1619:1619))
        (PORT datac (1109:1109:1109) (1045:1045:1045))
        (PORT datad (1774:1774:1774) (1658:1658:1658))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1281:1281:1281))
        (PORT datab (1551:1551:1551) (1619:1619:1619))
        (PORT datac (1036:1036:1036) (1022:1022:1022))
        (PORT datad (1707:1707:1707) (1602:1602:1602))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1511:1511:1511) (1564:1564:1564))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1281:1281:1281))
        (PORT datab (1551:1551:1551) (1619:1619:1619))
        (PORT datac (1019:1019:1019) (1007:1007:1007))
        (PORT datad (679:679:679) (677:677:677))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1566:1566:1566))
        (PORT datac (1046:1046:1046) (1032:1032:1032))
        (PORT datad (1092:1092:1092) (1081:1081:1081))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1280:1280:1280))
        (PORT datab (1508:1508:1508) (1561:1561:1561))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (881:881:881))
        (PORT datab (1105:1105:1105) (1116:1116:1116))
        (PORT datac (205:205:205) (238:238:238))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2214:2214:2214))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1600:1600:1600))
        (PORT datab (1636:1636:1636) (1760:1760:1760))
        (PORT datac (720:720:720) (710:710:710))
        (PORT datad (737:737:737) (729:729:729))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (761:761:761))
        (PORT datab (1583:1583:1583) (1597:1597:1597))
        (PORT datac (1600:1600:1600) (1722:1722:1722))
        (PORT datad (1868:1868:1868) (1838:1838:1838))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2055:2055:2055) (2040:2040:2040))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (665:665:665))
        (PORT datab (1585:1585:1585) (1599:1599:1599))
        (PORT datac (1599:1599:1599) (1721:1721:1721))
        (PORT datad (988:988:988) (952:952:952))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1603:1603:1603))
        (PORT datab (1634:1634:1634) (1758:1758:1758))
        (PORT datac (1108:1108:1108) (1090:1090:1090))
        (PORT datad (1836:1836:1836) (1816:1816:1816))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2056:2056:2056) (2042:2042:2042))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1404:1404:1404))
        (PORT datab (1460:1460:1460) (1399:1399:1399))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2592:2592) (2599:2599:2599))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|activeClock\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1904:1904:1904))
        (PORT datab (1181:1181:1181) (1230:1230:1230))
        (PORT datad (450:450:450) (498:498:498))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|filter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|filter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|flagStart\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (574:574:574))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (486:486:486) (539:539:539))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|decode2\|w_anode580w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (965:965:965))
        (PORT datab (875:875:875) (951:951:951))
        (PORT datac (340:340:340) (453:453:453))
        (PORT datad (318:318:318) (412:412:412))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|decode2\|w_anode560w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (961:961:961))
        (PORT datab (872:872:872) (949:949:949))
        (PORT datac (337:337:337) (449:449:449))
        (PORT datad (315:315:315) (410:410:410))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|decode2\|w_anode570w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (960:960:960))
        (PORT datab (872:872:872) (947:947:947))
        (PORT datac (336:336:336) (448:448:448))
        (PORT datad (315:315:315) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|decode2\|w_anode543w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (964:964:964))
        (PORT datab (874:874:874) (951:951:951))
        (PORT datac (340:340:340) (452:452:452))
        (PORT datad (317:317:317) (412:412:412))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|decode2\|w_anode620w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (967:967:967))
        (PORT datab (876:876:876) (953:953:953))
        (PORT datac (342:342:342) (454:454:454))
        (PORT datad (319:319:319) (414:414:414))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|decode2\|w_anode600w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (956:956:956))
        (PORT datab (869:869:869) (945:945:945))
        (PORT datac (333:333:333) (445:445:445))
        (PORT datad (313:313:313) (407:407:407))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|decode2\|w_anode610w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (964:964:964))
        (PORT datab (874:874:874) (950:950:950))
        (PORT datac (339:339:339) (452:452:452))
        (PORT datad (317:317:317) (412:412:412))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|decode2\|w_anode590w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (966:966:966))
        (PORT datab (875:875:875) (951:951:951))
        (PORT datac (341:341:341) (453:453:453))
        (PORT datad (318:318:318) (413:413:413))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (539:539:539))
        (PORT datab (293:293:293) (381:381:381))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (412:412:412))
        (PORT datab (251:251:251) (294:294:294))
        (PORT datac (216:216:216) (258:258:258))
        (PORT datad (1374:1374:1374) (1434:1434:1434))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (450:450:450))
        (PORT datad (484:484:484) (537:537:537))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (PORT datad (4475:4475:4475) (4842:4842:4842))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (509:509:509))
        (PORT datab (534:534:534) (617:617:617))
        (PORT datac (337:337:337) (452:452:452))
        (PORT datad (333:333:333) (430:430:430))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (508:508:508))
        (PORT datab (535:535:535) (618:618:618))
        (PORT datac (337:337:337) (452:452:452))
        (PORT datad (333:333:333) (430:430:430))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (594:594:594))
        (PORT datab (516:516:516) (592:592:592))
        (PORT datac (494:494:494) (563:563:563))
        (PORT datad (505:505:505) (564:564:564))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (513:513:513))
        (PORT datab (530:530:530) (612:612:612))
        (PORT datac (341:341:341) (457:457:457))
        (PORT datad (332:332:332) (429:429:429))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (4537:4537:4537) (4913:4913:4913))
        (PORT datad (551:551:551) (610:610:610))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (515:515:515))
        (PORT datab (527:527:527) (609:609:609))
        (PORT datac (343:343:343) (459:459:459))
        (PORT datad (332:332:332) (429:429:429))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (511:511:511))
        (PORT datab (531:531:531) (614:614:614))
        (PORT datac (340:340:340) (455:455:455))
        (PORT datad (332:332:332) (429:429:429))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (595:595:595))
        (PORT datab (516:516:516) (593:593:593))
        (PORT datac (493:493:493) (563:563:563))
        (PORT datad (505:505:505) (564:564:564))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (4508:4508:4508) (4884:4884:4884))
        (PORT datad (326:326:326) (409:409:409))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (597:597:597))
        (PORT datab (515:515:515) (591:591:591))
        (PORT datac (488:488:488) (557:557:557))
        (PORT datad (508:508:508) (567:567:567))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (1802:1802:1802) (1883:1883:1883))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (307:307:307))
        (PORT datac (278:278:278) (373:373:373))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (461:461:461))
        (PORT datab (251:251:251) (294:294:294))
        (PORT datac (264:264:264) (348:348:348))
        (PORT datad (1807:1807:1807) (1888:1888:1888))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (307:307:307))
        (PORT datab (254:254:254) (297:297:297))
        (PORT datac (278:278:278) (373:373:373))
        (PORT datad (1802:1802:1802) (1884:1884:1884))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[0\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (254:254:254))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\re\|activeClock\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (642:642:642) (648:648:648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (316:316:316) (410:410:410))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (485:485:485))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (996:996:996) (1032:1032:1032))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1314:1314:1314) (1332:1332:1332))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1262:1262:1262) (1287:1287:1287))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1042:1042:1042) (1070:1070:1070))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (813:813:813))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (980:980:980) (980:980:980))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (718:718:718))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (739:739:739) (733:733:733))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1387:1387:1387) (1397:1397:1397))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (759:759:759))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[34\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1267:1267:1267) (1264:1264:1264))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[39\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1466:1466:1466) (1501:1501:1501))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4430:4430:4430) (4583:4583:4583))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3830:3830:3830) (4066:4066:4066))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4660:4660:4660) (4687:4687:4687))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3425:3425:3425) (3664:3664:3664))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3960:3960:3960) (4153:4153:4153))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3340:3340:3340) (3425:3425:3425))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3785:3785:3785) (3753:3753:3753))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4931:4931:4931) (4865:4865:4865))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\tx\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3176:3176:3176) (3111:3111:3111))
        (IOPATH i o (5691:5691:5691) (5451:5451:5451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (401:401:401))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (513:513:513))
        (PORT datab (379:379:379) (498:498:498))
        (PORT datad (499:499:499) (571:571:571))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (593:593:593))
        (PORT datab (517:517:517) (594:594:594))
        (PORT datac (497:497:497) (567:567:567))
        (PORT datad (504:504:504) (563:563:563))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|flagStart\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|flagStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1301:1301:1301) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (554:554:554))
        (PORT datab (375:375:375) (493:493:493))
        (PORT datad (504:504:504) (576:576:576))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1301:1301:1301) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (474:474:474))
        (PORT datad (339:339:339) (453:453:453))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1301:1301:1301) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (518:518:518))
        (PORT datab (384:384:384) (503:503:503))
        (PORT datad (333:333:333) (430:430:430))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1301:1301:1301) (1333:1333:1333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (506:506:506))
        (PORT datab (539:539:539) (623:623:623))
        (PORT datac (334:334:334) (448:448:448))
        (PORT datad (334:334:334) (431:431:431))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|dataReady\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|dataReady\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1180:1180:1180) (1176:1176:1176))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (1070:1070:1070) (1064:1064:1064))
        (PORT ena (1177:1177:1177) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (1037:1037:1037) (1020:1020:1020))
        (PORT ena (1177:1177:1177) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (415:415:415))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (611:611:611) (638:638:638))
        (PORT ena (1177:1177:1177) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (549:549:549))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (464:464:464) (530:530:530))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1177:1177:1177) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (534:534:534))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (621:621:621) (654:654:654))
        (PORT ena (1177:1177:1177) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (543:543:543))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (546:546:546))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT asdata (810:810:810) (811:811:811))
        (PORT ena (1473:1473:1473) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (770:770:770))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (546:546:546))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT asdata (612:612:612) (640:640:640))
        (PORT ena (1473:1473:1473) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT asdata (611:611:611) (638:638:638))
        (PORT ena (1473:1473:1473) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (744:744:744) (788:788:788))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (973:973:973))
        (PORT datab (328:328:328) (420:420:420))
        (PORT datad (994:994:994) (969:969:969))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\staten\.00\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (975:975:975))
        (PORT datab (741:741:741) (770:770:770))
        (PORT datad (486:486:486) (537:537:537))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.00\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (934:934:934))
        (PORT datab (299:299:299) (389:389:389))
        (PORT datad (282:282:282) (358:358:358))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (807:807:807) (805:805:805))
        (PORT ena (1177:1177:1177) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (411:411:411))
        (PORT datab (324:324:324) (415:415:415))
        (PORT datad (437:437:437) (495:495:495))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT asdata (814:814:814) (817:817:817))
        (PORT ena (1473:1473:1473) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (860:860:860))
        (PORT datab (886:886:886) (935:935:935))
        (PORT datad (755:755:755) (802:802:802))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (767:767:767))
        (PORT datab (408:408:408) (417:417:417))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (325:325:325) (416:416:416))
        (PORT datac (417:417:417) (429:429:429))
        (PORT datad (484:484:484) (535:535:535))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (292:292:292))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (715:715:715))
        (PORT datab (261:261:261) (295:295:295))
        (PORT datac (405:405:405) (414:414:414))
        (PORT datad (709:709:709) (710:710:710))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (293:293:293))
        (PORT datab (246:246:246) (285:285:285))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Equal1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1114:1114:1114))
        (PORT datab (327:327:327) (394:394:394))
        (PORT datad (685:685:685) (690:690:690))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.trans\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1118:1118:1118))
        (PORT datab (533:533:533) (581:581:581))
        (PORT datac (292:292:292) (382:382:382))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (792:792:792) (796:796:796))
        (PORT ena (1177:1177:1177) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\led\[0\]\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1016:1016:1016) (1038:1038:1038))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\led\[0\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2214:2214:2214))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\led\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (677:677:677) (762:762:762))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\led\[2\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT asdata (1101:1101:1101) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\led\[3\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (699:699:699) (785:785:785))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\led\[4\]\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1021:1021:1021) (1045:1045:1045))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\led\[4\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (611:611:611) (639:639:639))
        (PORT ena (1177:1177:1177) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\led\[5\]\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1482:1482:1482) (1517:1517:1517))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\led\[5\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\led\[6\]\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (500:500:500))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\led\[6\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\led\[7\]\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1057:1057:1057) (1101:1101:1101))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\led\[7\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (427:427:427))
        (PORT datab (508:508:508) (559:559:559))
        (PORT datad (303:303:303) (375:375:375))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\startr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (463:463:463))
        (PORT datab (330:330:330) (397:397:397))
        (PORT datad (686:686:686) (692:692:692))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE startr)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|state\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1630:1630:1630) (1636:1636:1636))
        (PORT datad (462:462:462) (515:515:515))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1090:1090:1090) (1093:1093:1093))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (738:738:738))
        (PORT datab (521:521:521) (587:587:587))
        (PORT datad (317:317:317) (395:395:395))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1090:1090:1090) (1093:1093:1093))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (576:576:576))
        (PORT datab (751:751:751) (781:781:781))
        (PORT datad (700:700:700) (734:734:734))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1495:1495:1495) (1496:1496:1496))
        (PORT ena (1120:1120:1120) (1095:1095:1095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (430:430:430))
        (PORT datab (510:510:510) (560:560:560))
        (PORT datad (319:319:319) (396:396:396))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1090:1090:1090) (1093:1093:1093))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (739:739:739))
        (PORT datab (518:518:518) (583:583:583))
        (PORT datac (292:292:292) (384:384:384))
        (PORT datad (318:318:318) (396:396:396))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1677:1677:1677))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (741:741:741) (786:786:786))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (447:447:447))
        (PORT datab (235:235:235) (269:269:269))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (308:308:308))
        (PORT datac (290:290:290) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (317:317:317))
        (PORT datab (474:474:474) (534:534:534))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (736:736:736) (780:780:780))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[0\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (PORT datab (299:299:299) (357:357:357))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (313:313:313))
        (PORT datab (266:266:266) (304:304:304))
        (PORT datac (293:293:293) (383:383:383))
        (PORT datad (740:740:740) (785:785:785))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (540:540:540))
        (PORT datab (300:300:300) (358:358:358))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (539:539:539))
        (PORT datab (301:301:301) (360:360:360))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (484:484:484))
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (426:426:426))
        (PORT datab (304:304:304) (362:362:362))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (533:533:533))
        (PORT datab (309:309:309) (392:392:392))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1749:1749:1749))
        (PORT datab (1716:1716:1716) (1807:1807:1807))
        (PORT datad (1681:1681:1681) (1714:1714:1714))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1017:1017:1017) (1053:1053:1053))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2395:2395:2395) (2355:2355:2355))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|transmeterClock\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (675:675:675))
        (PORT datac (1716:1716:1716) (1814:1814:1814))
        (PORT datad (426:426:426) (466:466:466))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\tr\|transmeterClock\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (808:808:808) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rx\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (603:603:603) (785:785:785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (599:599:599) (651:651:651))
        (PORT datad (4488:4488:4488) (4867:4867:4867))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1425:1425:1425) (1461:1461:1461))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2568:2568:2568))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1060:1060:1060) (1046:1046:1046))
        (PORT datad (770:770:770) (810:810:810))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|address_reg_b\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1062:1062:1062) (1048:1048:1048))
        (PORT datad (773:773:773) (813:813:813))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (245:245:245))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (777:777:777))
        (PORT datac (286:286:286) (350:350:350))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (411:411:411) (419:419:419))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (1028:1028:1028) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (727:727:727) (763:763:763))
        (PORT datac (287:287:287) (351:351:351))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (349:349:349))
        (PORT datad (668:668:668) (701:701:701))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (289:289:289) (353:353:353))
        (PORT datad (684:684:684) (725:725:725))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (564:564:564))
        (PORT datac (291:291:291) (356:356:356))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (348:348:348))
        (PORT datad (443:443:443) (501:501:501))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (289:289:289) (353:353:353))
        (PORT datad (1055:1055:1055) (1099:1099:1099))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1162:1162:1162))
        (PORT datad (745:745:745) (754:754:754))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (458:458:458))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1132:1132:1132) (1171:1171:1171))
        (PORT datad (744:744:744) (752:752:752))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT asdata (618:618:618) (650:650:650))
        (PORT ena (1473:1473:1473) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1082:1082:1082) (1122:1122:1122))
        (PORT datad (745:745:745) (753:753:753))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (718:718:718))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (244:244:244))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1164:1164:1164) (1208:1208:1208))
        (PORT datad (743:743:743) (751:751:751))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (739:739:739) (734:734:734))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (889:889:889))
        (PORT datad (411:411:411) (418:418:418))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2205:2205:2205))
        (PORT asdata (834:834:834) (845:845:845))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2157:2157:2157))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (4062:4062:4062))
        (PORT d[1] (2148:2148:2148) (2180:2180:2180))
        (PORT d[2] (1887:1887:1887) (1918:1918:1918))
        (PORT d[3] (4244:4244:4244) (4266:4266:4266))
        (PORT d[4] (1832:1832:1832) (1859:1859:1859))
        (PORT d[5] (1703:1703:1703) (1722:1722:1722))
        (PORT d[6] (2321:2321:2321) (2309:2309:2309))
        (PORT d[7] (1831:1831:1831) (1857:1857:1857))
        (PORT d[8] (1529:1529:1529) (1578:1578:1578))
        (PORT d[9] (1568:1568:1568) (1613:1613:1613))
        (PORT d[10] (1869:1869:1869) (1906:1906:1906))
        (PORT d[11] (1847:1847:1847) (1882:1882:1882))
        (PORT d[12] (2033:2033:2033) (2126:2126:2126))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (1978:1978:1978))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3782:3782:3782))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1887:1887:1887))
        (PORT d[1] (1613:1613:1613) (1670:1670:1670))
        (PORT d[2] (1864:1864:1864) (1863:1863:1863))
        (PORT d[3] (1775:1775:1775) (1763:1763:1763))
        (PORT d[4] (1882:1882:1882) (1877:1877:1877))
        (PORT d[5] (1598:1598:1598) (1603:1603:1603))
        (PORT d[6] (1926:1926:1926) (1915:1915:1915))
        (PORT d[7] (1836:1836:1836) (1832:1832:1832))
        (PORT d[8] (1555:1555:1555) (1568:1568:1568))
        (PORT d[9] (1882:1882:1882) (1890:1890:1890))
        (PORT d[10] (1556:1556:1556) (1555:1555:1555))
        (PORT d[11] (1799:1799:1799) (1792:1792:1792))
        (PORT d[12] (1896:1896:1896) (1889:1889:1889))
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2162:2162:2162))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (4119:4119:4119))
        (PORT d[1] (2168:2168:2168) (2199:2199:2199))
        (PORT d[2] (1529:1529:1529) (1575:1575:1575))
        (PORT d[3] (4230:4230:4230) (4250:4250:4250))
        (PORT d[4] (2166:2166:2166) (2183:2183:2183))
        (PORT d[5] (1767:1767:1767) (1783:1783:1783))
        (PORT d[6] (1973:1973:1973) (1982:1982:1982))
        (PORT d[7] (1862:1862:1862) (1891:1891:1891))
        (PORT d[8] (1257:1257:1257) (1318:1318:1318))
        (PORT d[9] (1257:1257:1257) (1319:1319:1319))
        (PORT d[10] (1539:1539:1539) (1580:1580:1580))
        (PORT d[11] (1847:1847:1847) (1882:1882:1882))
        (PORT d[12] (3169:3169:3169) (3372:3372:3372))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1971:1971:1971))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1598:1598:1598))
        (PORT d[1] (1263:1263:1263) (1292:1292:1292))
        (PORT d[2] (1527:1527:1527) (1527:1527:1527))
        (PORT d[3] (1750:1750:1750) (1731:1731:1731))
        (PORT d[4] (1815:1815:1815) (1800:1800:1800))
        (PORT d[5] (1628:1628:1628) (1638:1638:1638))
        (PORT d[6] (1526:1526:1526) (1531:1531:1531))
        (PORT d[7] (1892:1892:1892) (1886:1886:1886))
        (PORT d[8] (1549:1549:1549) (1562:1562:1562))
        (PORT d[9] (1882:1882:1882) (1889:1889:1889))
        (PORT d[10] (1545:1545:1545) (1543:1543:1543))
        (PORT d[11] (1492:1492:1492) (1486:1486:1486))
        (PORT d[12] (1884:1884:1884) (1876:1876:1876))
        (PORT clk (2543:2543:2543) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1116:1116:1116) (1161:1161:1161))
        (PORT datac (725:725:725) (716:716:716))
        (PORT datad (769:769:769) (760:760:760))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2933:2933:2933))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4342:4342:4342))
        (PORT d[1] (2822:2822:2822) (2859:2859:2859))
        (PORT d[2] (3045:3045:3045) (2974:2974:2974))
        (PORT d[3] (4698:4698:4698) (4543:4543:4543))
        (PORT d[4] (3295:3295:3295) (3187:3187:3187))
        (PORT d[5] (3118:3118:3118) (3325:3325:3325))
        (PORT d[6] (3725:3725:3725) (3756:3756:3756))
        (PORT d[7] (3742:3742:3742) (3908:3908:3908))
        (PORT d[8] (2342:2342:2342) (2494:2494:2494))
        (PORT d[9] (3277:3277:3277) (3447:3447:3447))
        (PORT d[10] (4368:4368:4368) (4249:4249:4249))
        (PORT d[11] (2827:2827:2827) (2900:2900:2900))
        (PORT d[12] (3006:3006:3006) (3107:3107:3107))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2022:2022:2022))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2258:2258:2258))
        (PORT d[1] (2530:2530:2530) (2557:2557:2557))
        (PORT d[2] (2220:2220:2220) (2249:2249:2249))
        (PORT d[3] (2110:2110:2110) (2124:2124:2124))
        (PORT d[4] (2155:2155:2155) (2185:2185:2185))
        (PORT d[5] (1894:1894:1894) (1929:1929:1929))
        (PORT d[6] (2300:2300:2300) (2323:2323:2323))
        (PORT d[7] (2239:2239:2239) (2272:2272:2272))
        (PORT d[8] (2163:2163:2163) (2185:2185:2185))
        (PORT d[9] (1918:1918:1918) (1963:1963:1963))
        (PORT d[10] (1809:1809:1809) (1842:1842:1842))
        (PORT d[11] (2154:2154:2154) (2166:2166:2166))
        (PORT d[12] (2566:2566:2566) (2580:2580:2580))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2059:2059:2059))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3521:3521:3521))
        (PORT d[1] (2251:2251:2251) (2252:2252:2252))
        (PORT d[2] (2777:2777:2777) (2865:2865:2865))
        (PORT d[3] (2038:2038:2038) (2053:2053:2053))
        (PORT d[4] (1979:1979:1979) (2002:2002:2002))
        (PORT d[5] (2647:2647:2647) (2801:2801:2801))
        (PORT d[6] (2557:2557:2557) (2551:2551:2551))
        (PORT d[7] (3395:3395:3395) (3414:3414:3414))
        (PORT d[8] (2660:2660:2660) (2815:2815:2815))
        (PORT d[9] (2711:2711:2711) (2789:2789:2789))
        (PORT d[10] (2248:2248:2248) (2253:2253:2253))
        (PORT d[11] (2485:2485:2485) (2663:2663:2663))
        (PORT d[12] (3931:3931:3931) (4132:4132:4132))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2491:2491:2491))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3755:3755:3755) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2075:2075:2075))
        (PORT d[1] (1945:1945:1945) (2001:2001:2001))
        (PORT d[2] (2023:2023:2023) (2015:2015:2015))
        (PORT d[3] (2195:2195:2195) (2240:2240:2240))
        (PORT d[4] (2130:2130:2130) (2154:2154:2154))
        (PORT d[5] (1940:1940:1940) (1920:1920:1920))
        (PORT d[6] (1935:1935:1935) (1905:1905:1905))
        (PORT d[7] (1872:1872:1872) (1832:1832:1832))
        (PORT d[8] (1984:1984:1984) (2048:2048:2048))
        (PORT d[9] (1707:1707:1707) (1778:1778:1778))
        (PORT d[10] (1901:1901:1901) (1937:1937:1937))
        (PORT d[11] (2104:2104:2104) (2130:2130:2130))
        (PORT d[12] (2098:2098:2098) (2049:2049:2049))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1561:1561:1561))
        (PORT datab (1118:1118:1118) (1164:1164:1164))
        (PORT datac (1428:1428:1428) (1451:1451:1451))
        (PORT datad (1421:1421:1421) (1337:1337:1337))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1559:1559:1559))
        (PORT datab (862:862:862) (931:931:931))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1530:1530:1530))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (4074:4074:4074))
        (PORT d[1] (1501:1501:1501) (1540:1540:1540))
        (PORT d[2] (1186:1186:1186) (1231:1231:1231))
        (PORT d[3] (1374:1374:1374) (1383:1383:1383))
        (PORT d[4] (1472:1472:1472) (1493:1493:1493))
        (PORT d[5] (1379:1379:1379) (1404:1404:1404))
        (PORT d[6] (2379:2379:2379) (2382:2382:2382))
        (PORT d[7] (1891:1891:1891) (1928:1928:1928))
        (PORT d[8] (899:899:899) (961:961:961))
        (PORT d[9] (900:900:900) (962:962:962))
        (PORT d[10] (1182:1182:1182) (1231:1231:1231))
        (PORT d[11] (1525:1525:1525) (1568:1568:1568))
        (PORT d[12] (1967:1967:1967) (2020:2020:2020))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1647:1647:1647))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3774:3774:3774) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1180:1180:1180))
        (PORT d[1] (924:924:924) (953:953:953))
        (PORT d[2] (1156:1156:1156) (1151:1151:1151))
        (PORT d[3] (1475:1475:1475) (1467:1467:1467))
        (PORT d[4] (1459:1459:1459) (1443:1443:1443))
        (PORT d[5] (1268:1268:1268) (1281:1281:1281))
        (PORT d[6] (1187:1187:1187) (1200:1200:1200))
        (PORT d[7] (1514:1514:1514) (1511:1511:1511))
        (PORT d[8] (1220:1220:1220) (1238:1238:1238))
        (PORT d[9] (1535:1535:1535) (1548:1548:1548))
        (PORT d[10] (1212:1212:1212) (1217:1217:1217))
        (PORT d[11] (1150:1150:1150) (1150:1150:1150))
        (PORT d[12] (1540:1540:1540) (1536:1536:1536))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1511:1511:1511))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (4062:4062:4062))
        (PORT d[1] (1856:1856:1856) (1896:1896:1896))
        (PORT d[2] (1597:1597:1597) (1629:1629:1629))
        (PORT d[3] (1683:1683:1683) (1689:1689:1689))
        (PORT d[4] (1851:1851:1851) (1879:1879:1879))
        (PORT d[5] (2306:2306:2306) (2293:2293:2293))
        (PORT d[6] (2363:2363:2363) (2366:2366:2366))
        (PORT d[7] (2199:2199:2199) (2223:2223:2223))
        (PORT d[8] (1225:1225:1225) (1281:1281:1281))
        (PORT d[9] (1225:1225:1225) (1283:1283:1283))
        (PORT d[10] (1569:1569:1569) (1615:1615:1615))
        (PORT d[11] (1898:1898:1898) (1937:1937:1937))
        (PORT d[12] (1982:1982:1982) (2072:2072:2072))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (1995:1995:1995))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1539:1539:1539))
        (PORT d[1] (1235:1235:1235) (1262:1262:1262))
        (PORT d[2] (1589:1589:1589) (1601:1601:1601))
        (PORT d[3] (1490:1490:1490) (1492:1492:1492))
        (PORT d[4] (1758:1758:1758) (1729:1729:1729))
        (PORT d[5] (1595:1595:1595) (1603:1603:1603))
        (PORT d[6] (1556:1556:1556) (1566:1566:1566))
        (PORT d[7] (1538:1538:1538) (1536:1536:1536))
        (PORT d[8] (1530:1530:1530) (1540:1540:1540))
        (PORT d[9] (1876:1876:1876) (1882:1882:1882))
        (PORT d[10] (1234:1234:1234) (1242:1242:1242))
        (PORT d[11] (1491:1491:1491) (1485:1485:1485))
        (PORT d[12] (1564:1564:1564) (1563:1563:1563))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1562:1562:1562))
        (PORT datab (1115:1115:1115) (1160:1160:1160))
        (PORT datac (715:715:715) (703:703:703))
        (PORT datad (737:737:737) (729:729:729))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1184:1184:1184))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (4108:4108:4108))
        (PORT d[1] (2175:2175:2175) (2210:2210:2210))
        (PORT d[2] (1244:1244:1244) (1276:1276:1276))
        (PORT d[3] (1396:1396:1396) (1423:1423:1423))
        (PORT d[4] (1759:1759:1759) (1782:1782:1782))
        (PORT d[5] (1416:1416:1416) (1426:1426:1426))
        (PORT d[6] (1661:1661:1661) (1668:1668:1668))
        (PORT d[7] (2261:2261:2261) (2288:2288:2288))
        (PORT d[8] (867:867:867) (925:925:925))
        (PORT d[9] (867:867:867) (926:926:926))
        (PORT d[10] (1123:1123:1123) (1173:1173:1173))
        (PORT d[11] (1461:1461:1461) (1498:1498:1498))
        (PORT d[12] (1998:1998:1998) (2088:2088:2088))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1383:1383:1383))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1209:1209:1209))
        (PORT d[1] (873:873:873) (904:904:904))
        (PORT d[2] (1205:1205:1205) (1208:1208:1208))
        (PORT d[3] (1175:1175:1175) (1184:1184:1184))
        (PORT d[4] (1441:1441:1441) (1417:1417:1417))
        (PORT d[5] (1233:1233:1233) (1244:1244:1244))
        (PORT d[6] (1216:1216:1216) (1231:1231:1231))
        (PORT d[7] (1506:1506:1506) (1509:1509:1509))
        (PORT d[8] (1175:1175:1175) (1191:1191:1191))
        (PORT d[9] (1529:1529:1529) (1541:1541:1541))
        (PORT d[10] (852:852:852) (863:863:863))
        (PORT d[11] (1198:1198:1198) (1210:1210:1210))
        (PORT d[12] (1199:1199:1199) (1198:1198:1198))
        (PORT clk (2556:2556:2556) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2077:2077:2077))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3567:3567:3567))
        (PORT d[1] (2279:2279:2279) (2283:2283:2283))
        (PORT d[2] (2817:2817:2817) (2894:2894:2894))
        (PORT d[3] (2024:2024:2024) (2052:2052:2052))
        (PORT d[4] (1995:1995:1995) (2019:2019:2019))
        (PORT d[5] (2637:2637:2637) (2790:2790:2790))
        (PORT d[6] (1909:1909:1909) (1926:1926:1926))
        (PORT d[7] (3764:3764:3764) (3774:3774:3774))
        (PORT d[8] (2295:2295:2295) (2457:2457:2457))
        (PORT d[9] (2449:2449:2449) (2539:2539:2539))
        (PORT d[10] (2298:2298:2298) (2307:2307:2307))
        (PORT d[11] (2740:2740:2740) (2896:2896:2896))
        (PORT d[12] (3219:3219:3219) (3429:3429:3429))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2470:2470:2470))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2046:2046:2046))
        (PORT d[1] (1982:1982:1982) (2041:2041:2041))
        (PORT d[2] (2013:2013:2013) (2007:2007:2007))
        (PORT d[3] (2164:2164:2164) (2144:2144:2144))
        (PORT d[4] (2204:2204:2204) (2240:2240:2240))
        (PORT d[5] (1990:1990:1990) (1973:1973:1973))
        (PORT d[6] (2059:2059:2059) (2056:2056:2056))
        (PORT d[7] (1857:1857:1857) (1826:1826:1826))
        (PORT d[8] (2002:2002:2002) (2068:2068:2068))
        (PORT d[9] (1727:1727:1727) (1800:1800:1800))
        (PORT d[10] (1874:1874:1874) (1944:1944:1944))
        (PORT d[11] (2250:2250:2250) (2211:2211:2211))
        (PORT d[12] (2160:2160:2160) (2121:2121:2121))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1558:1558:1558))
        (PORT datab (1124:1124:1124) (1170:1170:1170))
        (PORT datac (728:728:728) (719:719:719))
        (PORT datad (1762:1762:1762) (1788:1788:1788))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (861:861:861) (930:930:930))
        (PORT datac (413:413:413) (424:424:424))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1008:1008:1008))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (769:769:769))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE write)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2125:2125:2125) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (746:746:746) (812:812:812))
        (PORT datad (758:758:758) (789:789:789))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2177:2177:2177))
        (PORT asdata (1836:1836:1836) (1868:1868:1868))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (766:766:766))
        (PORT datab (754:754:754) (781:781:781))
        (PORT datad (758:758:758) (790:790:790))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (425:425:425))
        (PORT datab (4534:4534:4534) (4911:4911:4911))
        (PORT datad (548:548:548) (606:606:606))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[40\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1732:1732:1732) (1754:1754:1754))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2568:2568:2568))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1944:1944:1944))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3504:3504:3504))
        (PORT d[1] (2275:2275:2275) (2279:2279:2279))
        (PORT d[2] (3133:3133:3133) (3209:3209:3209))
        (PORT d[3] (2368:2368:2368) (2384:2384:2384))
        (PORT d[4] (1994:1994:1994) (2018:2018:2018))
        (PORT d[5] (2620:2620:2620) (2771:2771:2771))
        (PORT d[6] (1932:1932:1932) (1943:1943:1943))
        (PORT d[7] (3395:3395:3395) (3415:3415:3415))
        (PORT d[8] (2651:2651:2651) (2805:2805:2805))
        (PORT d[9] (2393:2393:2393) (2481:2481:2481))
        (PORT d[10] (2292:2292:2292) (2300:2300:2300))
        (PORT d[11] (2827:2827:2827) (2994:2994:2994))
        (PORT d[12] (3566:3566:3566) (3773:3773:3773))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2433:2433:2433))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3753:3753:3753) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2054:2054:2054))
        (PORT d[1] (1939:1939:1939) (1994:1994:1994))
        (PORT d[2] (2031:2031:2031) (2025:2025:2025))
        (PORT d[3] (2195:2195:2195) (2241:2241:2241))
        (PORT d[4] (2188:2188:2188) (2225:2225:2225))
        (PORT d[5] (1984:1984:1984) (1967:1967:1967))
        (PORT d[6] (1942:1942:1942) (1917:1917:1917))
        (PORT d[7] (1906:1906:1906) (1879:1879:1879))
        (PORT d[8] (1996:1996:1996) (2062:2062:2062))
        (PORT d[9] (1689:1689:1689) (1758:1758:1758))
        (PORT d[10] (1919:1919:1919) (1991:1991:1991))
        (PORT d[11] (2123:2123:2123) (2149:2149:2149))
        (PORT d[12] (2123:2123:2123) (2130:2130:2130))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2494:2494:2494))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4278:4278:4278))
        (PORT d[1] (2865:2865:2865) (2898:2898:2898))
        (PORT d[2] (3728:3728:3728) (3633:3633:3633))
        (PORT d[3] (4647:4647:4647) (4500:4500:4500))
        (PORT d[4] (3645:3645:3645) (3532:3532:3532))
        (PORT d[5] (3088:3088:3088) (3291:3291:3291))
        (PORT d[6] (4183:4183:4183) (4191:4191:4191))
        (PORT d[7] (4047:4047:4047) (4203:4203:4203))
        (PORT d[8] (2306:2306:2306) (2459:2459:2459))
        (PORT d[9] (3630:3630:3630) (3795:3795:3795))
        (PORT d[10] (4361:4361:4361) (4242:4242:4242))
        (PORT d[11] (3116:3116:3116) (3180:3180:3180))
        (PORT d[12] (3051:3051:3051) (3153:3153:3153))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2660:2660:2660))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2219:2219:2219))
        (PORT d[1] (2233:2233:2233) (2284:2284:2284))
        (PORT d[2] (2406:2406:2406) (2508:2508:2508))
        (PORT d[3] (2287:2287:2287) (2346:2346:2346))
        (PORT d[4] (1784:1784:1784) (1832:1832:1832))
        (PORT d[5] (1950:1950:1950) (1992:1992:1992))
        (PORT d[6] (1975:1975:1975) (2009:2009:2009))
        (PORT d[7] (2103:2103:2103) (2110:2110:2110))
        (PORT d[8] (2145:2145:2145) (2167:2167:2167))
        (PORT d[9] (1934:1934:1934) (1979:1979:1979))
        (PORT d[10] (2088:2088:2088) (2099:2099:2099))
        (PORT d[11] (1816:1816:1816) (1834:1834:1834))
        (PORT d[12] (2235:2235:2235) (2269:2269:2269))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1557:1557:1557))
        (PORT datab (1125:1125:1125) (1172:1172:1172))
        (PORT datac (1471:1471:1471) (1502:1502:1502))
        (PORT datad (1488:1488:1488) (1522:1522:1522))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1525:1525:1525))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (4102:4102:4102))
        (PORT d[1] (1852:1852:1852) (1892:1892:1892))
        (PORT d[2] (1558:1558:1558) (1597:1597:1597))
        (PORT d[3] (1742:1742:1742) (1743:1743:1743))
        (PORT d[4] (1512:1512:1512) (1532:1532:1532))
        (PORT d[5] (1436:1436:1436) (1458:1458:1458))
        (PORT d[6] (2352:2352:2352) (2354:2354:2354))
        (PORT d[7] (1510:1510:1510) (1543:1543:1543))
        (PORT d[8] (1203:1203:1203) (1257:1257:1257))
        (PORT d[9] (1235:1235:1235) (1293:1293:1293))
        (PORT d[10] (1547:1547:1547) (1590:1590:1590))
        (PORT d[11] (1511:1511:1511) (1551:1551:1551))
        (PORT d[12] (1968:1968:1968) (2056:2056:2056))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1684:1684:1684))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3772:3772:3772) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1529:1529:1529))
        (PORT d[1] (1213:1213:1213) (1238:1238:1238))
        (PORT d[2] (1504:1504:1504) (1501:1501:1501))
        (PORT d[3] (1456:1456:1456) (1451:1451:1451))
        (PORT d[4] (1555:1555:1555) (1563:1563:1563))
        (PORT d[5] (1238:1238:1238) (1246:1246:1246))
        (PORT d[6] (1876:1876:1876) (1872:1872:1872))
        (PORT d[7] (1550:1550:1550) (1558:1558:1558))
        (PORT d[8] (1225:1225:1225) (1244:1244:1244))
        (PORT d[9] (1536:1536:1536) (1549:1549:1549))
        (PORT d[10] (1226:1226:1226) (1233:1233:1233))
        (PORT d[11] (1488:1488:1488) (1489:1489:1489))
        (PORT d[12] (1612:1612:1612) (1616:1616:1616))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1635:1635:1635))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3236:3236:3236))
        (PORT d[1] (1952:1952:1952) (1964:1964:1964))
        (PORT d[2] (3179:3179:3179) (3256:3256:3256))
        (PORT d[3] (1749:1749:1749) (1781:1781:1781))
        (PORT d[4] (1657:1657:1657) (1689:1689:1689))
        (PORT d[5] (2609:2609:2609) (2760:2760:2760))
        (PORT d[6] (2569:2569:2569) (2564:2564:2564))
        (PORT d[7] (3356:3356:3356) (3372:3372:3372))
        (PORT d[8] (2666:2666:2666) (2824:2824:2824))
        (PORT d[9] (2726:2726:2726) (2807:2807:2807))
        (PORT d[10] (1962:1962:1962) (1973:1973:1973))
        (PORT d[11] (3061:3061:3061) (3208:3208:3208))
        (PORT d[12] (3972:3972:3972) (4176:4176:4176))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2389:2389:2389))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2090:2090:2090))
        (PORT d[1] (1583:1583:1583) (1652:1652:1652))
        (PORT d[2] (1675:1675:1675) (1673:1673:1673))
        (PORT d[3] (2184:2184:2184) (2228:2228:2228))
        (PORT d[4] (1846:1846:1846) (1890:1890:1890))
        (PORT d[5] (1591:1591:1591) (1571:1571:1571))
        (PORT d[6] (1720:1720:1720) (1719:1719:1719))
        (PORT d[7] (1536:1536:1536) (1512:1512:1512))
        (PORT d[8] (1960:1960:1960) (2029:2029:2029))
        (PORT d[9] (1590:1590:1590) (1660:1660:1660))
        (PORT d[10] (1603:1603:1603) (1653:1653:1653))
        (PORT d[11] (1925:1925:1925) (1894:1894:1894))
        (PORT d[12] (2107:2107:2107) (2112:2112:2112))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1559:1559:1559))
        (PORT datab (428:428:428) (439:439:439))
        (PORT datac (1076:1076:1076) (1131:1131:1131))
        (PORT datad (1756:1756:1756) (1668:1668:1668))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (861:861:861) (930:930:930))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1553:1553:1553))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (4091:4091:4091))
        (PORT d[1] (1814:1814:1814) (1852:1852:1852))
        (PORT d[2] (1536:1536:1536) (1582:1582:1582))
        (PORT d[3] (1688:1688:1688) (1694:1694:1694))
        (PORT d[4] (1822:1822:1822) (1834:1834:1834))
        (PORT d[5] (2336:2336:2336) (2325:2325:2325))
        (PORT d[6] (2345:2345:2345) (2347:2347:2347))
        (PORT d[7] (2311:2311:2311) (2341:2341:2341))
        (PORT d[8] (1218:1218:1218) (1273:1273:1273))
        (PORT d[9] (1218:1218:1218) (1274:1274:1274))
        (PORT d[10] (1531:1531:1531) (1571:1571:1571))
        (PORT d[11] (1827:1827:1827) (1860:1860:1860))
        (PORT d[12] (2283:2283:2283) (2372:2372:2372))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1661:1661:1661))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1568:1568:1568))
        (PORT d[1] (1266:1266:1266) (1280:1280:1280))
        (PORT d[2] (1569:1569:1569) (1580:1580:1580))
        (PORT d[3] (1457:1457:1457) (1453:1453:1453))
        (PORT d[4] (1502:1502:1502) (1511:1511:1511))
        (PORT d[5] (1581:1581:1581) (1586:1586:1586))
        (PORT d[6] (1582:1582:1582) (1587:1587:1587))
        (PORT d[7] (1487:1487:1487) (1476:1476:1476))
        (PORT d[8] (1174:1174:1174) (1191:1191:1191))
        (PORT d[9] (1559:1559:1559) (1580:1580:1580))
        (PORT d[10] (1233:1233:1233) (1241:1241:1241))
        (PORT d[11] (1489:1489:1489) (1490:1490:1490))
        (PORT d[12] (1874:1874:1874) (1873:1873:1873))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2180:2180:2180))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4314:4314:4314))
        (PORT d[1] (2840:2840:2840) (2884:2884:2884))
        (PORT d[2] (3734:3734:3734) (3636:3636:3636))
        (PORT d[3] (4726:4726:4726) (4586:4586:4586))
        (PORT d[4] (3614:3614:3614) (3499:3499:3499))
        (PORT d[5] (3396:3396:3396) (3596:3596:3596))
        (PORT d[6] (3896:3896:3896) (3996:3996:3996))
        (PORT d[7] (3471:3471:3471) (3645:3645:3645))
        (PORT d[8] (2636:2636:2636) (2776:2776:2776))
        (PORT d[9] (3278:3278:3278) (3448:3448:3448))
        (PORT d[10] (4367:4367:4367) (4249:4249:4249))
        (PORT d[11] (3129:3129:3129) (3194:3194:3194))
        (PORT d[12] (2420:2420:2420) (2559:2559:2559))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (1980:1980:1980))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2318:2318:2318))
        (PORT d[1] (2294:2294:2294) (2347:2347:2347))
        (PORT d[2] (2206:2206:2206) (2245:2245:2245))
        (PORT d[3] (2293:2293:2293) (2373:2373:2373))
        (PORT d[4] (2372:2372:2372) (2397:2397:2397))
        (PORT d[5] (2261:2261:2261) (2286:2286:2286))
        (PORT d[6] (2288:2288:2288) (2310:2310:2310))
        (PORT d[7] (2070:2070:2070) (2078:2078:2078))
        (PORT d[8] (2158:2158:2158) (2180:2180:2180))
        (PORT d[9] (1843:1843:1843) (1865:1865:1865))
        (PORT d[10] (1861:1861:1861) (1896:1896:1896))
        (PORT d[11] (1817:1817:1817) (1835:1835:1835))
        (PORT d[12] (2186:2186:2186) (2228:2228:2228))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1561:1561:1561))
        (PORT datab (1119:1119:1119) (1164:1164:1164))
        (PORT datac (715:715:715) (703:703:703))
        (PORT datad (1757:1757:1757) (1784:1784:1784))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (862:862:862) (931:931:931))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1004:1004:1004))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2125:2125:2125) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2177:2177:2177))
        (PORT asdata (1846:1846:1846) (1881:1881:1881))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (774:774:774))
        (PORT datab (782:782:782) (805:805:805))
        (PORT datad (758:758:758) (790:790:790))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (769:769:769))
        (PORT datab (781:781:781) (804:804:804))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (454:454:454))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (2399:2399:2399) (2418:2418:2418))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (1388:1388:1388) (1391:1391:1391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1043:1043:1043) (1026:1026:1026))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (742:742:742))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (1785:1785:1785) (1790:1790:1790))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (795:795:795) (852:852:852))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (791:791:791) (841:841:841))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (1168:1168:1168) (1171:1171:1171))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (738:738:738) (758:758:758))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (425:425:425))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (431:431:431))
        (PORT datab (501:501:501) (553:553:553))
        (PORT datad (1035:1035:1035) (1024:1024:1024))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT asdata (808:808:808) (808:808:808))
        (PORT ena (1473:1473:1473) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (734:734:734) (735:735:735))
        (PORT datad (1076:1076:1076) (1101:1101:1101))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (4508:4508:4508) (4884:4884:4884))
        (PORT datad (326:326:326) (409:409:409))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2178:2178:2178))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2299:2299:2299))
        (PORT d[1] (1671:1671:1671) (1734:1734:1734))
        (PORT d[2] (2315:2315:2315) (2302:2302:2302))
        (PORT d[3] (2262:2262:2262) (2281:2281:2281))
        (PORT d[4] (2540:2540:2540) (2544:2544:2544))
        (PORT d[5] (2560:2560:2560) (2672:2672:2672))
        (PORT d[6] (2219:2219:2219) (2255:2255:2255))
        (PORT d[7] (2259:2259:2259) (2285:2285:2285))
        (PORT d[8] (1880:1880:1880) (1950:1950:1950))
        (PORT d[9] (3506:3506:3506) (3608:3608:3608))
        (PORT d[10] (2350:2350:2350) (2353:2353:2353))
        (PORT d[11] (1974:1974:1974) (2068:2068:2068))
        (PORT d[12] (3196:3196:3196) (3406:3406:3406))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2045:2045:2045))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1872:1872:1872))
        (PORT d[1] (1605:1605:1605) (1626:1626:1626))
        (PORT d[2] (1852:1852:1852) (1852:1852:1852))
        (PORT d[3] (1840:1840:1840) (1847:1847:1847))
        (PORT d[4] (2165:2165:2165) (2168:2168:2168))
        (PORT d[5] (1876:1876:1876) (1911:1911:1911))
        (PORT d[6] (1783:1783:1783) (1804:1804:1804))
        (PORT d[7] (1831:1831:1831) (1838:1838:1838))
        (PORT d[8] (1580:1580:1580) (1603:1603:1603))
        (PORT d[9] (1894:1894:1894) (1903:1903:1903))
        (PORT d[10] (1579:1579:1579) (1596:1596:1596))
        (PORT d[11] (1878:1878:1878) (1887:1887:1887))
        (PORT d[12] (1981:1981:1981) (1981:1981:1981))
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1995:1995:1995))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3245:3245:3245))
        (PORT d[1] (2281:2281:2281) (2269:2269:2269))
        (PORT d[2] (2310:2310:2310) (2359:2359:2359))
        (PORT d[3] (2689:2689:2689) (2705:2705:2705))
        (PORT d[4] (2627:2627:2627) (2679:2679:2679))
        (PORT d[5] (2276:2276:2276) (2400:2400:2400))
        (PORT d[6] (2561:2561:2561) (2575:2575:2575))
        (PORT d[7] (2244:2244:2244) (2260:2260:2260))
        (PORT d[8] (2101:2101:2101) (2210:2210:2210))
        (PORT d[9] (3138:3138:3138) (3209:3209:3209))
        (PORT d[10] (3469:3469:3469) (3430:3430:3430))
        (PORT d[11] (2099:2099:2099) (2252:2252:2252))
        (PORT d[12] (3923:3923:3923) (4128:4128:4128))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3095:3095:3095))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1949:1949:1949))
        (PORT d[1] (2326:2326:2326) (2409:2409:2409))
        (PORT d[2] (1792:1792:1792) (1865:1865:1865))
        (PORT d[3] (1841:1841:1841) (1880:1880:1880))
        (PORT d[4] (1945:1945:1945) (1993:1993:1993))
        (PORT d[5] (2014:2014:2014) (2102:2102:2102))
        (PORT d[6] (1915:1915:1915) (1990:1990:1990))
        (PORT d[7] (2071:2071:2071) (2066:2066:2066))
        (PORT d[8] (1965:1965:1965) (2072:2072:2072))
        (PORT d[9] (2087:2087:2087) (2194:2194:2194))
        (PORT d[10] (1941:1941:1941) (1982:1982:1982))
        (PORT d[11] (2224:2224:2224) (2263:2263:2263))
        (PORT d[12] (1937:1937:1937) (1909:1909:1909))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1385:1385:1385))
        (PORT datab (1221:1221:1221) (1289:1289:1289))
        (PORT datac (1097:1097:1097) (1089:1089:1089))
        (PORT datad (1464:1464:1464) (1374:1374:1374))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1849:1849:1849))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1825:1825:1825))
        (PORT d[1] (1306:1306:1306) (1370:1370:1370))
        (PORT d[2] (3031:3031:3031) (3009:3009:3009))
        (PORT d[3] (1563:1563:1563) (1588:1588:1588))
        (PORT d[4] (2486:2486:2486) (2604:2604:2604))
        (PORT d[5] (2593:2593:2593) (2721:2721:2721))
        (PORT d[6] (1875:1875:1875) (1917:1917:1917))
        (PORT d[7] (1880:1880:1880) (1912:1912:1912))
        (PORT d[8] (2129:2129:2129) (2187:2187:2187))
        (PORT d[9] (3502:3502:3502) (3613:3613:3613))
        (PORT d[10] (2462:2462:2462) (2469:2469:2469))
        (PORT d[11] (2348:2348:2348) (2444:2444:2444))
        (PORT d[12] (2301:2301:2301) (2341:2341:2341))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1663:1663:1663))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3783:3783:3783))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1516:1516:1516))
        (PORT d[1] (1278:1278:1278) (1305:1305:1305))
        (PORT d[2] (1504:1504:1504) (1504:1504:1504))
        (PORT d[3] (1505:1505:1505) (1516:1516:1516))
        (PORT d[4] (1501:1501:1501) (1500:1500:1500))
        (PORT d[5] (1605:1605:1605) (1616:1616:1616))
        (PORT d[6] (1752:1752:1752) (1774:1774:1774))
        (PORT d[7] (1533:1533:1533) (1545:1545:1545))
        (PORT d[8] (1244:1244:1244) (1276:1276:1276))
        (PORT d[9] (1554:1554:1554) (1570:1570:1570))
        (PORT d[10] (1240:1240:1240) (1260:1260:1260))
        (PORT d[11] (1574:1574:1574) (1577:1577:1577))
        (PORT d[12] (1640:1640:1640) (1652:1652:1652))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2482:2482:2482))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2724:2724:2724))
        (PORT d[1] (3891:3891:3891) (3961:3961:3961))
        (PORT d[2] (3734:3734:3734) (3719:3719:3719))
        (PORT d[3] (3064:3064:3064) (3018:3018:3018))
        (PORT d[4] (3927:3927:3927) (3871:3871:3871))
        (PORT d[5] (2660:2660:2660) (2827:2827:2827))
        (PORT d[6] (2709:2709:2709) (2694:2694:2694))
        (PORT d[7] (3487:3487:3487) (3621:3621:3621))
        (PORT d[8] (2203:2203:2203) (2307:2307:2307))
        (PORT d[9] (3292:3292:3292) (3453:3453:3453))
        (PORT d[10] (3017:3017:3017) (2943:2943:2943))
        (PORT d[11] (2702:2702:2702) (2876:2876:2876))
        (PORT d[12] (3373:3373:3373) (3506:3506:3506))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2855:2855:2855))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3772:3772:3772) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2223:2223:2223))
        (PORT d[1] (2355:2355:2355) (2301:2301:2301))
        (PORT d[2] (1903:1903:1903) (1947:1947:1947))
        (PORT d[3] (2171:2171:2171) (2209:2209:2209))
        (PORT d[4] (2269:2269:2269) (2360:2360:2360))
        (PORT d[5] (2263:2263:2263) (2294:2294:2294))
        (PORT d[6] (2295:2295:2295) (2361:2361:2361))
        (PORT d[7] (1901:1901:1901) (1963:1963:1963))
        (PORT d[8] (2020:2020:2020) (2127:2127:2127))
        (PORT d[9] (1862:1862:1862) (1895:1895:1895))
        (PORT d[10] (1901:1901:1901) (1945:1945:1945))
        (PORT d[11] (2021:2021:2021) (1985:1985:1985))
        (PORT d[12] (2249:2249:2249) (2267:2267:2267))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1382:1382:1382))
        (PORT datac (742:742:742) (741:741:741))
        (PORT datad (1501:1501:1501) (1473:1473:1473))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1587:1587:1587))
        (PORT datab (1220:1220:1220) (1288:1288:1288))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1844:1844:1844))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1831:1831:1831))
        (PORT d[1] (1663:1663:1663) (1726:1726:1726))
        (PORT d[2] (2654:2654:2654) (2638:2638:2638))
        (PORT d[3] (1945:1945:1945) (1962:1962:1962))
        (PORT d[4] (2889:2889:2889) (2884:2884:2884))
        (PORT d[5] (2579:2579:2579) (2699:2699:2699))
        (PORT d[6] (2193:2193:2193) (2237:2237:2237))
        (PORT d[7] (1873:1873:1873) (1913:1913:1913))
        (PORT d[8] (1833:1833:1833) (1899:1899:1899))
        (PORT d[9] (2932:2932:2932) (3071:3071:3071))
        (PORT d[10] (2066:2066:2066) (2079:2079:2079))
        (PORT d[11] (2001:2001:2001) (2102:2102:2102))
        (PORT d[12] (2350:2350:2350) (2393:2393:2393))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2370:2370:2370))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1794:1794:1794))
        (PORT d[1] (1575:1575:1575) (1596:1596:1596))
        (PORT d[2] (1845:1845:1845) (1845:1845:1845))
        (PORT d[3] (1876:1876:1876) (1879:1879:1879))
        (PORT d[4] (1875:1875:1875) (1874:1874:1874))
        (PORT d[5] (1962:1962:1962) (1967:1967:1967))
        (PORT d[6] (1811:1811:1811) (1834:1834:1834))
        (PORT d[7] (1825:1825:1825) (1832:1832:1832))
        (PORT d[8] (1574:1574:1574) (1597:1597:1597))
        (PORT d[9] (1843:1843:1843) (1841:1841:1841))
        (PORT d[10] (1572:1572:1572) (1588:1588:1588))
        (PORT d[11] (1842:1842:1842) (1850:1850:1850))
        (PORT d[12] (2019:2019:2019) (2021:2021:2021))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2281:2281:2281))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3452:3452:3452))
        (PORT d[1] (2295:2295:2295) (2295:2295:2295))
        (PORT d[2] (2995:2995:2995) (3030:3030:3030))
        (PORT d[3] (2669:2669:2669) (2670:2670:2670))
        (PORT d[4] (2628:2628:2628) (2679:2679:2679))
        (PORT d[5] (2537:2537:2537) (2658:2658:2658))
        (PORT d[6] (2487:2487:2487) (2489:2489:2489))
        (PORT d[7] (2602:2602:2602) (2611:2611:2611))
        (PORT d[8] (2480:2480:2480) (2577:2577:2577))
        (PORT d[9] (3113:3113:3113) (3183:3183:3183))
        (PORT d[10] (3470:3470:3470) (3431:3431:3431))
        (PORT d[11] (2076:2076:2076) (2225:2225:2225))
        (PORT d[12] (3955:3955:3955) (4164:4164:4164))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2400:2400:2400))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1974:1974:1974))
        (PORT d[1] (2364:2364:2364) (2442:2442:2442))
        (PORT d[2] (2212:2212:2212) (2290:2290:2290))
        (PORT d[3] (1840:1840:1840) (1879:1879:1879))
        (PORT d[4] (1948:1948:1948) (2010:2010:2010))
        (PORT d[5] (2000:2000:2000) (2085:2085:2085))
        (PORT d[6] (1890:1890:1890) (1962:1962:1962))
        (PORT d[7] (2032:2032:2032) (2024:2024:2024))
        (PORT d[8] (2271:2271:2271) (2327:2327:2327))
        (PORT d[9] (2055:2055:2055) (2161:2161:2161))
        (PORT d[10] (1959:1959:1959) (2002:2002:2002))
        (PORT d[11] (2115:2115:2115) (2155:2155:2155))
        (PORT d[12] (1925:1925:1925) (1895:1895:1895))
        (PORT clk (2526:2526:2526) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1377:1377:1377))
        (PORT datab (1219:1219:1219) (1287:1287:1287))
        (PORT datac (727:727:727) (719:719:719))
        (PORT datad (1632:1632:1632) (1628:1628:1628))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2340:2340:2340))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3417:3417:3417))
        (PORT d[1] (2631:2631:2631) (2627:2627:2627))
        (PORT d[2] (2457:2457:2457) (2516:2516:2516))
        (PORT d[3] (2336:2336:2336) (2352:2352:2352))
        (PORT d[4] (2633:2633:2633) (2683:2683:2683))
        (PORT d[5] (2248:2248:2248) (2365:2365:2365))
        (PORT d[6] (2817:2817:2817) (2809:2809:2809))
        (PORT d[7] (2899:2899:2899) (2896:2896:2896))
        (PORT d[8] (2578:2578:2578) (2678:2678:2678))
        (PORT d[9] (2466:2466:2466) (2553:2553:2553))
        (PORT d[10] (3129:3129:3129) (3098:3098:3098))
        (PORT d[11] (1953:1953:1953) (2097:2097:2097))
        (PORT d[12] (3876:3876:3876) (4078:4078:4078))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2464:2464:2464))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2343:2343:2343))
        (PORT d[1] (2308:2308:2308) (2392:2392:2392))
        (PORT d[2] (1844:1844:1844) (1922:1922:1922))
        (PORT d[3] (2137:2137:2137) (2201:2201:2201))
        (PORT d[4] (1931:1931:1931) (1990:1990:1990))
        (PORT d[5] (1991:1991:1991) (2075:2075:2075))
        (PORT d[6] (1868:1868:1868) (1944:1944:1944))
        (PORT d[7] (2044:2044:2044) (2027:2027:2027))
        (PORT d[8] (2235:2235:2235) (2284:2284:2284))
        (PORT d[9] (2100:2100:2100) (2199:2199:2199))
        (PORT d[10] (1894:1894:1894) (1967:1967:1967))
        (PORT d[11] (2212:2212:2212) (2250:2250:2250))
        (PORT d[12] (2395:2395:2395) (2433:2433:2433))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2301:2301:2301))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3111:3111:3111))
        (PORT d[1] (2643:2643:2643) (2634:2634:2634))
        (PORT d[2] (2433:2433:2433) (2496:2496:2496))
        (PORT d[3] (2394:2394:2394) (2404:2404:2404))
        (PORT d[4] (2303:2303:2303) (2358:2358:2358))
        (PORT d[5] (2399:2399:2399) (2446:2446:2446))
        (PORT d[6] (2164:2164:2164) (2174:2174:2174))
        (PORT d[7] (2348:2348:2348) (2352:2352:2352))
        (PORT d[8] (2208:2208:2208) (2318:2318:2318))
        (PORT d[9] (2813:2813:2813) (2892:2892:2892))
        (PORT d[10] (2778:2778:2778) (2755:2755:2755))
        (PORT d[11] (2074:2074:2074) (2218:2218:2218))
        (PORT d[12] (3568:3568:3568) (3785:3785:3785))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2700:2700:2700))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2327:2327:2327))
        (PORT d[1] (2039:2039:2039) (2129:2129:2129))
        (PORT d[2] (2167:2167:2167) (2243:2243:2243))
        (PORT d[3] (2158:2158:2158) (2228:2228:2228))
        (PORT d[4] (1971:1971:1971) (2033:2033:2033))
        (PORT d[5] (2266:2266:2266) (2339:2339:2339))
        (PORT d[6] (1878:1878:1878) (1948:1948:1948))
        (PORT d[7] (2318:2318:2318) (2291:2291:2291))
        (PORT d[8] (2280:2280:2280) (2332:2332:2332))
        (PORT d[9] (2102:2102:2102) (2207:2207:2207))
        (PORT d[10] (1899:1899:1899) (1972:1972:1972))
        (PORT d[11] (2212:2212:2212) (2251:2251:2251))
        (PORT d[12] (2364:2364:2364) (2399:2399:2399))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1376:1376:1376))
        (PORT datab (1219:1219:1219) (1287:1287:1287))
        (PORT datac (1768:1768:1768) (1778:1778:1778))
        (PORT datad (1779:1779:1779) (1674:1674:1674))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1587:1587:1587))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1652:1652:1652) (1631:1631:1631))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2177:2177:2177) (2180:2180:2180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2177:2177:2177))
        (PORT asdata (1759:1759:1759) (1808:1808:1808))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (560:560:560))
        (PORT datab (740:740:740) (774:774:774))
        (PORT datad (708:708:708) (738:738:738))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (430:430:430))
        (PORT datab (4536:4536:4536) (4912:4912:4912))
        (PORT datad (550:550:550) (608:608:608))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[38\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1293:1293:1293) (1294:1294:1294))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2214:2214:2214))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2193:2193:2193))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3107:3107:3107))
        (PORT d[1] (3386:3386:3386) (3352:3352:3352))
        (PORT d[2] (3033:3033:3033) (3021:3021:3021))
        (PORT d[3] (3067:3067:3067) (3024:3024:3024))
        (PORT d[4] (3327:3327:3327) (3276:3276:3276))
        (PORT d[5] (2986:2986:2986) (3153:3153:3153))
        (PORT d[6] (3227:3227:3227) (3185:3185:3185))
        (PORT d[7] (3819:3819:3819) (3948:3948:3948))
        (PORT d[8] (2259:2259:2259) (2404:2404:2404))
        (PORT d[9] (1942:1942:1942) (1920:1920:1920))
        (PORT d[10] (3364:3364:3364) (3285:3285:3285))
        (PORT d[11] (2440:2440:2440) (2623:2623:2623))
        (PORT d[12] (4085:4085:4085) (4212:4212:4212))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1857:1857:1857))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2150:2150:2150))
        (PORT d[1] (2013:2013:2013) (1963:1963:1963))
        (PORT d[2] (1871:1871:1871) (1923:1923:1923))
        (PORT d[3] (1915:1915:1915) (1977:1977:1977))
        (PORT d[4] (1999:1999:1999) (1946:1946:1946))
        (PORT d[5] (1913:1913:1913) (1960:1960:1960))
        (PORT d[6] (1642:1642:1642) (1695:1695:1695))
        (PORT d[7] (1611:1611:1611) (1657:1657:1657))
        (PORT d[8] (2121:2121:2121) (2073:2073:2073))
        (PORT d[9] (1531:1531:1531) (1577:1577:1577))
        (PORT d[10] (1947:1947:1947) (1998:1998:1998))
        (PORT d[11] (1988:1988:1988) (1927:1927:1927))
        (PORT d[12] (1951:1951:1951) (2003:2003:2003))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2229:2229:2229))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2712:2712:2712))
        (PORT d[1] (3883:3883:3883) (3939:3939:3939))
        (PORT d[2] (3408:3408:3408) (3405:3405:3405))
        (PORT d[3] (3083:3083:3083) (3040:3040:3040))
        (PORT d[4] (3629:3629:3629) (3579:3579:3579))
        (PORT d[5] (2989:2989:2989) (3154:3154:3154))
        (PORT d[6] (3036:3036:3036) (3016:3016:3016))
        (PORT d[7] (3462:3462:3462) (3599:3599:3599))
        (PORT d[8] (2235:2235:2235) (2343:2343:2343))
        (PORT d[9] (2022:2022:2022) (2007:2007:2007))
        (PORT d[10] (3174:3174:3174) (3095:3095:3095))
        (PORT d[11] (2675:2675:2675) (2795:2795:2795))
        (PORT d[12] (2728:2728:2728) (2891:2891:2891))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2088:2088:2088))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2216:2216:2216))
        (PORT d[1] (2003:2003:2003) (1938:1938:1938))
        (PORT d[2] (1923:1923:1923) (1968:1968:1968))
        (PORT d[3] (1920:1920:1920) (1961:1961:1961))
        (PORT d[4] (2247:2247:2247) (2185:2185:2185))
        (PORT d[5] (2249:2249:2249) (2285:2285:2285))
        (PORT d[6] (1620:1620:1620) (1668:1668:1668))
        (PORT d[7] (1842:1842:1842) (1893:1893:1893))
        (PORT d[8] (2134:2134:2134) (2090:2090:2090))
        (PORT d[9] (1850:1850:1850) (1882:1882:1882))
        (PORT d[10] (1867:1867:1867) (1903:1903:1903))
        (PORT d[11] (1658:1658:1658) (1626:1626:1626))
        (PORT d[12] (1930:1930:1930) (1976:1976:1976))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1400:1400:1400))
        (PORT datab (1603:1603:1603) (1724:1724:1724))
        (PORT datac (740:740:740) (732:732:732))
        (PORT datad (742:742:742) (738:738:738))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2228:2228:2228))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2721:2721:2721))
        (PORT d[1] (3872:3872:3872) (3941:3941:3941))
        (PORT d[2] (3075:3075:3075) (3074:3074:3074))
        (PORT d[3] (3092:3092:3092) (3054:3054:3054))
        (PORT d[4] (2513:2513:2513) (2625:2625:2625))
        (PORT d[5] (2955:2955:2955) (3113:3113:3113))
        (PORT d[6] (2899:2899:2899) (2863:2863:2863))
        (PORT d[7] (3844:3844:3844) (3977:3977:3977))
        (PORT d[8] (2541:2541:2541) (2642:2642:2642))
        (PORT d[9] (1990:1990:1990) (1970:1970:1970))
        (PORT d[10] (3083:3083:3083) (3009:3009:3009))
        (PORT d[11] (1977:1977:1977) (1955:1955:1955))
        (PORT d[12] (3710:3710:3710) (3838:3838:3838))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2090:2090:2090))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2172:2172:2172))
        (PORT d[1] (2022:2022:2022) (1978:1978:1978))
        (PORT d[2] (1845:1845:1845) (1877:1877:1877))
        (PORT d[3] (1886:1886:1886) (1941:1941:1941))
        (PORT d[4] (2022:2022:2022) (1979:1979:1979))
        (PORT d[5] (2286:2286:2286) (2321:2321:2321))
        (PORT d[6] (1650:1650:1650) (1703:1703:1703))
        (PORT d[7] (1585:1585:1585) (1628:1628:1628))
        (PORT d[8] (2133:2133:2133) (2089:2089:2089))
        (PORT d[9] (1509:1509:1509) (1547:1547:1547))
        (PORT d[10] (1932:1932:1932) (1980:1980:1980))
        (PORT d[11] (1993:1993:1993) (1939:1939:1939))
        (PORT d[12] (1959:1959:1959) (2013:2013:2013))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1672:1672:1672))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3243:3243:3243))
        (PORT d[1] (2303:2303:2303) (2311:2311:2311))
        (PORT d[2] (2761:2761:2761) (2850:2850:2850))
        (PORT d[3] (2358:2358:2358) (2378:2378:2378))
        (PORT d[4] (1701:1701:1701) (1731:1731:1731))
        (PORT d[5] (2811:2811:2811) (2950:2950:2950))
        (PORT d[6] (2543:2543:2543) (2537:2537:2537))
        (PORT d[7] (3044:3044:3044) (3072:3072:3072))
        (PORT d[8] (2876:2876:2876) (2978:2978:2978))
        (PORT d[9] (2766:2766:2766) (2853:2853:2853))
        (PORT d[10] (4177:4177:4177) (4130:4130:4130))
        (PORT d[11] (2876:2876:2876) (3026:3026:3026))
        (PORT d[12] (3954:3954:3954) (4158:4158:4158))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2707:2707:2707))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3782:3782:3782))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2098:2098:2098))
        (PORT d[1] (1942:1942:1942) (1990:1990:1990))
        (PORT d[2] (1691:1691:1691) (1690:1690:1690))
        (PORT d[3] (1850:1850:1850) (1900:1900:1900))
        (PORT d[4] (1766:1766:1766) (1796:1796:1796))
        (PORT d[5] (1962:1962:1962) (1933:1933:1933))
        (PORT d[6] (1941:1941:1941) (1905:1905:1905))
        (PORT d[7] (1617:1617:1617) (1599:1599:1599))
        (PORT d[8] (1985:1985:1985) (1984:1984:1984))
        (PORT d[9] (1531:1531:1531) (1569:1569:1569))
        (PORT d[10] (1564:1564:1564) (1608:1608:1608))
        (PORT d[11] (1875:1875:1875) (1845:1845:1845))
        (PORT d[12] (1816:1816:1816) (1772:1772:1772))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1395:1395:1395))
        (PORT datab (1602:1602:1602) (1723:1723:1723))
        (PORT datac (943:943:943) (927:927:927))
        (PORT datad (1668:1668:1668) (1671:1671:1671))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1710:1710:1710))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1863:1863:1863))
        (PORT clk (2569:2569:2569) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3136:3136:3136))
        (PORT d[1] (3074:3074:3074) (3056:3056:3056))
        (PORT d[2] (3046:3046:3046) (3041:3041:3041))
        (PORT d[3] (3445:3445:3445) (3409:3409:3409))
        (PORT d[4] (3303:3303:3303) (3255:3255:3255))
        (PORT d[5] (3346:3346:3346) (3510:3510:3510))
        (PORT d[6] (3343:3343:3343) (3296:3296:3296))
        (PORT d[7] (3753:3753:3753) (3916:3916:3916))
        (PORT d[8] (2316:2316:2316) (2465:2465:2465))
        (PORT d[9] (1619:1619:1619) (1605:1605:1605))
        (PORT d[10] (4032:4032:4032) (3985:3985:3985))
        (PORT d[11] (2760:2760:2760) (2938:2938:2938))
        (PORT d[12] (2753:2753:2753) (2882:2882:2882))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1378:1378:1378))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1490:1490:1490))
        (PORT d[1] (1671:1671:1671) (1614:1614:1614))
        (PORT d[2] (1951:1951:1951) (1998:1998:1998))
        (PORT d[3] (2263:2263:2263) (2290:2290:2290))
        (PORT d[4] (1657:1657:1657) (1587:1587:1587))
        (PORT d[5] (1924:1924:1924) (1971:1971:1971))
        (PORT d[6] (1592:1592:1592) (1631:1631:1631))
        (PORT d[7] (1506:1506:1506) (1542:1542:1542))
        (PORT d[8] (1710:1710:1710) (1665:1665:1665))
        (PORT d[9] (1423:1423:1423) (1382:1382:1382))
        (PORT d[10] (1593:1593:1593) (1544:1544:1544))
        (PORT d[11] (1334:1334:1334) (1295:1295:1295))
        (PORT d[12] (1826:1826:1826) (1862:1862:1862))
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2492:2492:2492))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (3886:3886:3886))
        (PORT d[1] (2737:2737:2737) (2717:2717:2717))
        (PORT d[2] (2718:2718:2718) (2700:2700:2700))
        (PORT d[3] (3771:3771:3771) (3754:3754:3754))
        (PORT d[4] (2877:2877:2877) (2818:2818:2818))
        (PORT d[5] (3282:3282:3282) (3429:3429:3429))
        (PORT d[6] (2839:2839:2839) (2807:2807:2807))
        (PORT d[7] (3850:3850:3850) (4017:4017:4017))
        (PORT d[8] (2304:2304:2304) (2449:2449:2449))
        (PORT d[9] (2553:2553:2553) (2521:2521:2521))
        (PORT d[10] (2949:2949:2949) (2901:2901:2901))
        (PORT d[11] (2738:2738:2738) (2911:2911:2911))
        (PORT d[12] (2651:2651:2651) (2755:2755:2755))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2432:2432:2432))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3772:3772:3772) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2012:2012:2012))
        (PORT d[1] (2043:2043:2043) (2145:2145:2145))
        (PORT d[2] (2007:2007:2007) (2074:2074:2074))
        (PORT d[3] (2234:2234:2234) (2319:2319:2319))
        (PORT d[4] (2519:2519:2519) (2555:2555:2555))
        (PORT d[5] (2238:2238:2238) (2271:2271:2271))
        (PORT d[6] (2166:2166:2166) (2228:2228:2228))
        (PORT d[7] (2260:2260:2260) (2295:2295:2295))
        (PORT d[8] (2207:2207:2207) (2252:2252:2252))
        (PORT d[9] (2055:2055:2055) (2032:2032:2032))
        (PORT d[10] (2052:2052:2052) (2025:2025:2025))
        (PORT d[11] (1820:1820:1820) (1848:1848:1848))
        (PORT d[12] (2269:2269:2269) (2313:2313:2313))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1398:1398:1398))
        (PORT datab (730:730:730) (697:697:697))
        (PORT datac (1568:1568:1568) (1688:1688:1688))
        (PORT datad (1094:1094:1094) (1080:1080:1080))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2383:2383:2383))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (3978:3978:3978))
        (PORT d[1] (3183:3183:3183) (3223:3223:3223))
        (PORT d[2] (4053:4053:4053) (3958:3958:3958))
        (PORT d[3] (4399:4399:4399) (4268:4268:4268))
        (PORT d[4] (3280:3280:3280) (3427:3427:3427))
        (PORT d[5] (3749:3749:3749) (3937:3937:3937))
        (PORT d[6] (3840:3840:3840) (3858:3858:3858))
        (PORT d[7] (4382:4382:4382) (4532:4532:4532))
        (PORT d[8] (2637:2637:2637) (2783:2783:2783))
        (PORT d[9] (3618:3618:3618) (3782:3782:3782))
        (PORT d[10] (4026:4026:4026) (3912:3912:3912))
        (PORT d[11] (2758:2758:2758) (2795:2795:2795))
        (PORT d[12] (2994:2994:2994) (3094:3094:3094))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (1991:1991:1991))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3793:3793:3793))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2195:2195:2195))
        (PORT d[1] (1965:1965:1965) (2031:2031:2031))
        (PORT d[2] (2188:2188:2188) (2220:2220:2220))
        (PORT d[3] (1958:1958:1958) (2021:2021:2021))
        (PORT d[4] (2123:2123:2123) (2188:2188:2188))
        (PORT d[5] (1944:1944:1944) (1984:1984:1984))
        (PORT d[6] (1611:1611:1611) (1658:1658:1658))
        (PORT d[7] (1760:1760:1760) (1777:1777:1777))
        (PORT d[8] (1967:1967:1967) (1938:1938:1938))
        (PORT d[9] (1516:1516:1516) (1549:1549:1549))
        (PORT d[10] (1828:1828:1828) (1865:1865:1865))
        (PORT d[11] (1755:1755:1755) (1766:1766:1766))
        (PORT d[12] (1848:1848:1848) (1887:1887:1887))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1370:1370:1370))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3839:3839:3839))
        (PORT d[1] (1545:1545:1545) (1558:1558:1558))
        (PORT d[2] (2796:2796:2796) (2887:2887:2887))
        (PORT d[3] (1381:1381:1381) (1418:1418:1418))
        (PORT d[4] (1343:1343:1343) (1379:1379:1379))
        (PORT d[5] (2654:2654:2654) (2809:2809:2809))
        (PORT d[6] (1204:1204:1204) (1229:1229:1229))
        (PORT d[7] (3008:3008:3008) (3033:3033:3033))
        (PORT d[8] (2835:2835:2835) (2932:2932:2932))
        (PORT d[9] (2070:2070:2070) (2134:2134:2134))
        (PORT d[10] (3810:3810:3810) (3774:3774:3774))
        (PORT d[11] (2392:2392:2392) (2567:2567:2567))
        (PORT d[12] (2186:2186:2186) (2277:2277:2277))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3150:3150:3150))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (1994:1994:1994))
        (PORT d[1] (1913:1913:1913) (1963:1963:1963))
        (PORT d[2] (1288:1288:1288) (1286:1286:1286))
        (PORT d[3] (1625:1625:1625) (1584:1584:1584))
        (PORT d[4] (1891:1891:1891) (1940:1940:1940))
        (PORT d[5] (2001:2001:2001) (1977:1977:1977))
        (PORT d[6] (1285:1285:1285) (1262:1262:1262))
        (PORT d[7] (1338:1338:1338) (1328:1328:1328))
        (PORT d[8] (1717:1717:1717) (1724:1724:1724))
        (PORT d[9] (1533:1533:1533) (1579:1579:1579))
        (PORT d[10] (1484:1484:1484) (1521:1521:1521))
        (PORT d[11] (1555:1555:1555) (1537:1537:1537))
        (PORT d[12] (1198:1198:1198) (1186:1186:1186))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1398:1398:1398))
        (PORT datab (1603:1603:1603) (1724:1724:1724))
        (PORT datac (1455:1455:1455) (1407:1407:1407))
        (PORT datad (1800:1800:1800) (1732:1732:1732))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1710:1710:1710))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1749:1749:1749))
        (PORT datab (1056:1056:1056) (1090:1090:1090))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2857:2857:2857) (2798:2798:2798))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2178:2178:2178))
        (PORT asdata (1965:1965:1965) (2059:2059:2059))
        (PORT ena (1170:1170:1170) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (4508:4508:4508) (4884:4884:4884))
        (PORT datad (326:326:326) (409:409:409))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1454:1454:1454))
        (PORT clk (2557:2557:2557) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1929:1929:1929))
        (PORT d[1] (1396:1396:1396) (1407:1407:1407))
        (PORT d[2] (1226:1226:1226) (1275:1275:1275))
        (PORT d[3] (1417:1417:1417) (1439:1439:1439))
        (PORT d[4] (1772:1772:1772) (1795:1795:1795))
        (PORT d[5] (1418:1418:1418) (1428:1428:1428))
        (PORT d[6] (1814:1814:1814) (1856:1856:1856))
        (PORT d[7] (1913:1913:1913) (1946:1946:1946))
        (PORT d[8] (860:860:860) (917:917:917))
        (PORT d[9] (860:860:860) (917:917:917))
        (PORT d[10] (1517:1517:1517) (1554:1554:1554))
        (PORT d[11] (1799:1799:1799) (1834:1834:1834))
        (PORT d[12] (1671:1671:1671) (1739:1739:1739))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1661:1661:1661))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1144:1144:1144))
        (PORT d[1] (885:885:885) (910:910:910))
        (PORT d[2] (1503:1503:1503) (1500:1500:1500))
        (PORT d[3] (1137:1137:1137) (1140:1140:1140))
        (PORT d[4] (1120:1120:1120) (1127:1127:1127))
        (PORT d[5] (1187:1187:1187) (1190:1190:1190))
        (PORT d[6] (1230:1230:1230) (1240:1240:1240))
        (PORT d[7] (1505:1505:1505) (1509:1509:1509))
        (PORT d[8] (848:848:848) (872:872:872))
        (PORT d[9] (1229:1229:1229) (1260:1260:1260))
        (PORT d[10] (845:845:845) (856:856:856))
        (PORT d[11] (1456:1456:1456) (1462:1462:1462))
        (PORT d[12] (1229:1229:1229) (1233:1233:1233))
        (PORT clk (2555:2555:2555) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1630:1630:1630))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3223:3223:3223))
        (PORT d[1] (1907:1907:1907) (1908:1908:1908))
        (PORT d[2] (3118:3118:3118) (3202:3202:3202))
        (PORT d[3] (1650:1650:1650) (1681:1681:1681))
        (PORT d[4] (3066:3066:3066) (3111:3111:3111))
        (PORT d[5] (2634:2634:2634) (2788:2788:2788))
        (PORT d[6] (2860:2860:2860) (2853:2853:2853))
        (PORT d[7] (2987:2987:2987) (3002:3002:3002))
        (PORT d[8] (2854:2854:2854) (2954:2954:2954))
        (PORT d[9] (3125:3125:3125) (3206:3206:3206))
        (PORT d[10] (3487:3487:3487) (3456:3456:3456))
        (PORT d[11] (2515:2515:2515) (2676:2676:2676))
        (PORT d[12] (2585:2585:2585) (2672:2672:2672))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2381:2381:2381))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3784:3784:3784))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1952:1952:1952))
        (PORT d[1] (2199:2199:2199) (2238:2238:2238))
        (PORT d[2] (2052:2052:2052) (2036:2036:2036))
        (PORT d[3] (1879:1879:1879) (1929:1929:1929))
        (PORT d[4] (2187:2187:2187) (2226:2226:2226))
        (PORT d[5] (1994:1994:1994) (2077:2077:2077))
        (PORT d[6] (1613:1613:1613) (1590:1590:1590))
        (PORT d[7] (1619:1619:1619) (1602:1602:1602))
        (PORT d[8] (1964:1964:1964) (1951:1951:1951))
        (PORT d[9] (1537:1537:1537) (1579:1579:1579))
        (PORT d[10] (1599:1599:1599) (1649:1649:1649))
        (PORT d[11] (1759:1759:1759) (1799:1799:1799))
        (PORT d[12] (1853:1853:1853) (1824:1824:1824))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1873:1873:1873) (1940:1940:1940))
        (PORT datab (1209:1209:1209) (1272:1272:1272))
        (PORT datac (1021:1021:1021) (1012:1012:1012))
        (PORT datad (1162:1162:1162) (1085:1085:1085))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1803:1803:1803))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1592:1592:1592))
        (PORT d[1] (915:915:915) (961:961:961))
        (PORT d[2] (1527:1527:1527) (1568:1568:1568))
        (PORT d[3] (1174:1174:1174) (1211:1211:1211))
        (PORT d[4] (1426:1426:1426) (1442:1442:1442))
        (PORT d[5] (1640:1640:1640) (1656:1656:1656))
        (PORT d[6] (1490:1490:1490) (1537:1537:1537))
        (PORT d[7] (1893:1893:1893) (1924:1924:1924))
        (PORT d[8] (2220:2220:2220) (2303:2303:2303))
        (PORT d[9] (2039:2039:2039) (2042:2042:2042))
        (PORT d[10] (1464:1464:1464) (1504:1504:1504))
        (PORT d[11] (1467:1467:1467) (1511:1511:1511))
        (PORT d[12] (1649:1649:1649) (1713:1713:1713))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1739:1739:1739))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1157:1157:1157))
        (PORT d[1] (855:855:855) (875:875:875))
        (PORT d[2] (1137:1137:1137) (1128:1128:1128))
        (PORT d[3] (1131:1131:1131) (1136:1136:1136))
        (PORT d[4] (1153:1153:1153) (1145:1145:1145))
        (PORT d[5] (1236:1236:1236) (1253:1253:1253))
        (PORT d[6] (1167:1167:1167) (1169:1169:1169))
        (PORT d[7] (1166:1166:1166) (1179:1179:1179))
        (PORT d[8] (871:871:871) (896:896:896))
        (PORT d[9] (1154:1154:1154) (1168:1168:1168))
        (PORT d[10] (875:875:875) (896:896:896))
        (PORT d[11] (1191:1191:1191) (1206:1206:1206))
        (PORT d[12] (814:814:814) (819:819:819))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2219:2219:2219))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (3939:3939:3939))
        (PORT d[1] (3199:3199:3199) (3270:3270:3270))
        (PORT d[2] (4702:4702:4702) (4590:4590:4590))
        (PORT d[3] (4330:4330:4330) (4191:4191:4191))
        (PORT d[4] (3313:3313:3313) (3461:3461:3461))
        (PORT d[5] (3091:3091:3091) (3303:3303:3303))
        (PORT d[6] (3789:3789:3789) (3809:3809:3809))
        (PORT d[7] (4424:4424:4424) (4576:4576:4576))
        (PORT d[8] (2695:2695:2695) (2846:2846:2846))
        (PORT d[9] (3960:3960:3960) (4109:4109:4109))
        (PORT d[10] (3999:3999:3999) (3880:3880:3880))
        (PORT d[11] (3470:3470:3470) (3527:3527:3527))
        (PORT d[12] (4110:4110:4110) (4223:4223:4223))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2896:2896:2896))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3793:3793:3793))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2130:2130:2130))
        (PORT d[1] (2221:2221:2221) (2271:2271:2271))
        (PORT d[2] (2278:2278:2278) (2292:2292:2292))
        (PORT d[3] (1984:1984:1984) (2050:2050:2050))
        (PORT d[4] (2338:2338:2338) (2350:2350:2350))
        (PORT d[5] (1958:1958:1958) (1998:1998:1998))
        (PORT d[6] (1946:1946:1946) (1987:1987:1987))
        (PORT d[7] (2305:2305:2305) (2408:2408:2408))
        (PORT d[8] (2179:2179:2179) (2203:2203:2203))
        (PORT d[9] (1834:1834:1834) (1872:1872:1872))
        (PORT d[10] (1835:1835:1835) (1873:1873:1873))
        (PORT d[11] (1829:1829:1829) (1847:1847:1847))
        (PORT d[12] (2189:2189:2189) (2219:2219:2219))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1939:1939:1939))
        (PORT datab (1216:1216:1216) (1280:1280:1280))
        (PORT datac (692:692:692) (688:688:688))
        (PORT datad (1472:1472:1472) (1517:1517:1517))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1243:1243:1243))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1794:1794:1794))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1854:1854:1854))
        (PORT d[1] (842:842:842) (875:875:875))
        (PORT d[2] (1545:1545:1545) (1580:1580:1580))
        (PORT d[3] (1096:1096:1096) (1116:1116:1116))
        (PORT d[4] (1778:1778:1778) (1802:1802:1802))
        (PORT d[5] (1075:1075:1075) (1092:1092:1092))
        (PORT d[6] (2193:2193:2193) (2229:2229:2229))
        (PORT d[7] (2309:2309:2309) (2341:2341:2341))
        (PORT d[8] (2195:2195:2195) (2276:2276:2276))
        (PORT d[9] (2357:2357:2357) (2346:2346:2346))
        (PORT d[10] (1551:1551:1551) (1590:1590:1590))
        (PORT d[11] (1833:1833:1833) (1870:1870:1870))
        (PORT d[12] (1632:1632:1632) (1690:1690:1690))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1031:1031:1031))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (884:884:884))
        (PORT d[1] (830:830:830) (836:836:836))
        (PORT d[2] (851:851:851) (852:852:852))
        (PORT d[3] (792:792:792) (793:793:793))
        (PORT d[4] (788:788:788) (790:790:790))
        (PORT d[5] (778:778:778) (773:773:773))
        (PORT d[6] (892:892:892) (904:904:904))
        (PORT d[7] (837:837:837) (840:840:840))
        (PORT d[8] (522:522:522) (548:548:548))
        (PORT d[9] (1386:1386:1386) (1365:1365:1365))
        (PORT d[10] (499:499:499) (515:515:515))
        (PORT d[11] (483:483:483) (491:491:491))
        (PORT d[12] (819:819:819) (822:822:822))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1907:1907:1907))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3814:3814:3814))
        (PORT d[1] (1907:1907:1907) (1917:1917:1917))
        (PORT d[2] (3136:3136:3136) (3221:3221:3221))
        (PORT d[3] (3057:3057:3057) (3069:3069:3069))
        (PORT d[4] (3031:3031:3031) (3074:3074:3074))
        (PORT d[5] (2584:2584:2584) (2700:2700:2700))
        (PORT d[6] (2910:2910:2910) (2919:2919:2919))
        (PORT d[7] (2658:2658:2658) (2674:2674:2674))
        (PORT d[8] (2506:2506:2506) (2606:2606:2606))
        (PORT d[9] (3160:3160:3160) (3246:3246:3246))
        (PORT d[10] (3483:3483:3483) (3451:3451:3451))
        (PORT d[11] (2446:2446:2446) (2597:2597:2597))
        (PORT d[12] (2556:2556:2556) (2639:2639:2639))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2722:2722:2722))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3748:3748:3748) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1667:1667:1667))
        (PORT d[1] (2013:2013:2013) (2102:2102:2102))
        (PORT d[2] (2025:2025:2025) (2021:2021:2021))
        (PORT d[3] (1766:1766:1766) (1794:1794:1794))
        (PORT d[4] (1903:1903:1903) (1955:1955:1955))
        (PORT d[5] (2016:2016:2016) (2104:2104:2104))
        (PORT d[6] (1632:1632:1632) (1612:1612:1612))
        (PORT d[7] (1665:1665:1665) (1653:1653:1653))
        (PORT d[8] (1946:1946:1946) (1943:1943:1943))
        (PORT d[9] (1527:1527:1527) (1567:1567:1567))
        (PORT d[10] (1595:1595:1595) (1646:1646:1646))
        (PORT d[11] (1904:1904:1904) (1878:1878:1878))
        (PORT d[12] (1607:1607:1607) (1587:1587:1587))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1939:1939:1939))
        (PORT datab (1214:1214:1214) (1278:1278:1278))
        (PORT datac (1005:1005:1005) (996:996:996))
        (PORT datad (1716:1716:1716) (1614:1614:1614))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1748:1748:1748))
        (PORT clk (2558:2558:2558) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1864:1864:1864))
        (PORT d[1] (1473:1473:1473) (1480:1480:1480))
        (PORT d[2] (1204:1204:1204) (1248:1248:1248))
        (PORT d[3] (1450:1450:1450) (1467:1467:1467))
        (PORT d[4] (1388:1388:1388) (1404:1404:1404))
        (PORT d[5] (1780:1780:1780) (1783:1783:1783))
        (PORT d[6] (2038:2038:2038) (2040:2040:2040))
        (PORT d[7] (1888:1888:1888) (1920:1920:1920))
        (PORT d[8] (845:845:845) (900:900:900))
        (PORT d[9] (1178:1178:1178) (1229:1229:1229))
        (PORT d[10] (1550:1550:1550) (1589:1589:1589))
        (PORT d[11] (1832:1832:1832) (1869:1869:1869))
        (PORT d[12] (1640:1640:1640) (1699:1699:1699))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1358:1358:1358))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1481:1481:1481))
        (PORT d[1] (842:842:842) (869:869:869))
        (PORT d[2] (1145:1145:1145) (1148:1148:1148))
        (PORT d[3] (1141:1141:1141) (1141:1141:1141))
        (PORT d[4] (1198:1198:1198) (1205:1205:1205))
        (PORT d[5] (869:869:869) (880:880:880))
        (PORT d[6] (1478:1478:1478) (1485:1485:1485))
        (PORT d[7] (1524:1524:1524) (1529:1529:1529))
        (PORT d[8] (863:863:863) (880:880:880))
        (PORT d[9] (1584:1584:1584) (1603:1603:1603))
        (PORT d[10] (831:831:831) (840:840:840))
        (PORT d[11] (1130:1130:1130) (1129:1129:1129))
        (PORT d[12] (1190:1190:1190) (1188:1188:1188))
        (PORT clk (2556:2556:2556) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2124:2124:2124))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (4006:4006:4006))
        (PORT d[1] (3154:3154:3154) (3190:3190:3190))
        (PORT d[2] (3724:3724:3724) (3630:3630:3630))
        (PORT d[3] (4388:4388:4388) (4244:4244:4244))
        (PORT d[4] (3635:3635:3635) (3776:3776:3776))
        (PORT d[5] (3416:3416:3416) (3614:3614:3614))
        (PORT d[6] (4196:4196:4196) (4205:4205:4205))
        (PORT d[7] (3818:3818:3818) (3975:3975:3975))
        (PORT d[8] (2686:2686:2686) (2837:2837:2837))
        (PORT d[9] (3617:3617:3617) (3781:3781:3781))
        (PORT d[10] (4026:4026:4026) (3913:3913:3913))
        (PORT d[11] (2765:2765:2765) (2804:2804:2804))
        (PORT d[12] (2756:2756:2756) (2889:2889:2889))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (1982:1982:1982))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2213:2213:2213))
        (PORT d[1] (2214:2214:2214) (2251:2251:2251))
        (PORT d[2] (2243:2243:2243) (2276:2276:2276))
        (PORT d[3] (2117:2117:2117) (2134:2134:2134))
        (PORT d[4] (2122:2122:2122) (2153:2153:2153))
        (PORT d[5] (1596:1596:1596) (1645:1645:1645))
        (PORT d[6] (2249:2249:2249) (2268:2268:2268))
        (PORT d[7] (2174:2174:2174) (2173:2173:2173))
        (PORT d[8] (2157:2157:2157) (2179:2179:2179))
        (PORT d[9] (1850:1850:1850) (1890:1890:1890))
        (PORT d[10] (2030:2030:2030) (2034:2034:2034))
        (PORT d[11] (1796:1796:1796) (1811:1811:1811))
        (PORT d[12] (2246:2246:2246) (2270:2270:2270))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1873:1873:1873) (1940:1940:1940))
        (PORT datab (1211:1211:1211) (1275:1275:1275))
        (PORT datac (1047:1047:1047) (1034:1034:1034))
        (PORT datad (1761:1761:1761) (1792:1792:1792))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1243:1243:1243))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1081:1081:1081) (1089:1089:1089))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2193:2193:2193) (2217:2217:2217))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2177:2177:2177))
        (PORT asdata (1766:1766:1766) (1789:1789:1789))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|data\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1412:1412:1412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (426:426:426))
        (PORT datab (596:596:596) (648:648:648))
        (PORT datad (4486:4486:4486) (4865:4865:4865))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[35\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1495:1495:1495) (1521:1521:1521))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|memory_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2592:2592) (2599:2599:2599))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1931:1931:1931))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1857:1857:1857))
        (PORT d[1] (1659:1659:1659) (1706:1706:1706))
        (PORT d[2] (2663:2663:2663) (2648:2648:2648))
        (PORT d[3] (1950:1950:1950) (1979:1979:1979))
        (PORT d[4] (2897:2897:2897) (2893:2893:2893))
        (PORT d[5] (2560:2560:2560) (2678:2678:2678))
        (PORT d[6] (1867:1867:1867) (1907:1907:1907))
        (PORT d[7] (2659:2659:2659) (2685:2685:2685))
        (PORT d[8] (2145:2145:2145) (2203:2203:2203))
        (PORT d[9] (2900:2900:2900) (3035:3035:3035))
        (PORT d[10] (2438:2438:2438) (2442:2442:2442))
        (PORT d[11] (2329:2329:2329) (2423:2423:2423))
        (PORT d[12] (2355:2355:2355) (2401:2401:2401))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2079:2079:2079))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1828:1828:1828))
        (PORT d[1] (1584:1584:1584) (1602:1602:1602))
        (PORT d[2] (1807:1807:1807) (1793:1793:1793))
        (PORT d[3] (1823:1823:1823) (1827:1827:1827))
        (PORT d[4] (1919:1919:1919) (1933:1933:1933))
        (PORT d[5] (1580:1580:1580) (1625:1625:1625))
        (PORT d[6] (1818:1818:1818) (1846:1846:1846))
        (PORT d[7] (1813:1813:1813) (1819:1819:1819))
        (PORT d[8] (1568:1568:1568) (1594:1594:1594))
        (PORT d[9] (1843:1843:1843) (1850:1850:1850))
        (PORT d[10] (1581:1581:1581) (1596:1596:1596))
        (PORT d[11] (1823:1823:1823) (1830:1830:1830))
        (PORT d[12] (2011:2011:2011) (2013:2013:2013))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2870:2870:2870))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2390:2390:2390))
        (PORT d[1] (3849:3849:3849) (3915:3915:3915))
        (PORT d[2] (3400:3400:3400) (3391:3391:3391))
        (PORT d[3] (2669:2669:2669) (2623:2623:2623))
        (PORT d[4] (2707:2707:2707) (2790:2790:2790))
        (PORT d[5] (2930:2930:2930) (3080:3080:3080))
        (PORT d[6] (2338:2338:2338) (2323:2323:2323))
        (PORT d[7] (3518:3518:3518) (3655:3655:3655))
        (PORT d[8] (2629:2629:2629) (2767:2767:2767))
        (PORT d[9] (3139:3139:3139) (3248:3248:3248))
        (PORT d[10] (2312:2312:2312) (2272:2272:2272))
        (PORT d[11] (2636:2636:2636) (2755:2755:2755))
        (PORT d[12] (3372:3372:3372) (3505:3505:3505))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2046:2046:2046))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2224:2224:2224))
        (PORT d[1] (2370:2370:2370) (2319:2319:2319))
        (PORT d[2] (1904:1904:1904) (1948:1948:1948))
        (PORT d[3] (2209:2209:2209) (2249:2249:2249))
        (PORT d[4] (2268:2268:2268) (2209:2209:2209))
        (PORT d[5] (2279:2279:2279) (2358:2358:2358))
        (PORT d[6] (2315:2315:2315) (2381:2381:2381))
        (PORT d[7] (1946:1946:1946) (2013:2013:2013))
        (PORT d[8] (2015:2015:2015) (2121:2121:2121))
        (PORT d[9] (1861:1861:1861) (1893:1893:1893))
        (PORT d[10] (1915:1915:1915) (1960:1960:1960))
        (PORT d[11] (1976:1976:1976) (1945:1945:1945))
        (PORT d[12] (2237:2237:2237) (2310:2310:2310))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1375:1375:1375))
        (PORT datab (1219:1219:1219) (1286:1286:1286))
        (PORT datac (994:994:994) (959:959:959))
        (PORT datad (1424:1424:1424) (1445:1445:1445))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2868:2868:2868))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2695:2695:2695))
        (PORT d[1] (3511:3511:3511) (3583:3583:3583))
        (PORT d[2] (3428:3428:3428) (3426:3426:3426))
        (PORT d[3] (2918:2918:2918) (2867:2867:2867))
        (PORT d[4] (2405:2405:2405) (2500:2500:2500))
        (PORT d[5] (3284:3284:3284) (3441:3441:3441))
        (PORT d[6] (2727:2727:2727) (2712:2712:2712))
        (PORT d[7] (3485:3485:3485) (3620:3620:3620))
        (PORT d[8] (2182:2182:2182) (2283:2283:2283))
        (PORT d[9] (3578:3578:3578) (3725:3725:3725))
        (PORT d[10] (2645:2645:2645) (2604:2604:2604))
        (PORT d[11] (2352:2352:2352) (2473:2473:2473))
        (PORT d[12] (2803:2803:2803) (2964:2964:2964))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2093:2093:2093))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2277:2277:2277))
        (PORT d[1] (2390:2390:2390) (2337:2337:2337))
        (PORT d[2] (2150:2150:2150) (2200:2200:2200))
        (PORT d[3] (2220:2220:2220) (2258:2258:2258))
        (PORT d[4] (2268:2268:2268) (2205:2205:2205))
        (PORT d[5] (1965:1965:1965) (2055:2055:2055))
        (PORT d[6] (2244:2244:2244) (2307:2307:2307))
        (PORT d[7] (1922:1922:1922) (1985:1985:1985))
        (PORT d[8] (2029:2029:2029) (2136:2136:2136))
        (PORT d[9] (1868:1868:1868) (1902:1902:1902))
        (PORT d[10] (1953:1953:1953) (2003:2003:2003))
        (PORT d[11] (1999:1999:1999) (1961:1961:1961))
        (PORT d[12] (2225:2225:2225) (2296:2296:2296))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2563:2563:2563))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3599:3599:3599))
        (PORT d[1] (3555:3555:3555) (3616:3616:3616))
        (PORT d[2] (4388:4388:4388) (4284:4284:4284))
        (PORT d[3] (4051:4051:4051) (3911:3911:3911))
        (PORT d[4] (2937:2937:2937) (3088:3088:3088))
        (PORT d[5] (3333:3333:3333) (3535:3535:3535))
        (PORT d[6] (3437:3437:3437) (3459:3459:3459))
        (PORT d[7] (3397:3397:3397) (3526:3526:3526))
        (PORT d[8] (2222:2222:2222) (2327:2327:2327))
        (PORT d[9] (3527:3527:3527) (3689:3689:3689))
        (PORT d[10] (3662:3662:3662) (3548:3548:3548))
        (PORT d[11] (2746:2746:2746) (2944:2944:2944))
        (PORT d[12] (3709:3709:3709) (3824:3824:3824))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (2986:2986:2986))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2268:2268:2268))
        (PORT d[1] (2306:2306:2306) (2362:2362:2362))
        (PORT d[2] (2238:2238:2238) (2262:2262:2262))
        (PORT d[3] (1906:1906:1906) (1956:1956:1956))
        (PORT d[4] (2439:2439:2439) (2444:2444:2444))
        (PORT d[5] (2282:2282:2282) (2309:2309:2309))
        (PORT d[6] (2320:2320:2320) (2357:2357:2357))
        (PORT d[7] (2298:2298:2298) (2409:2409:2409))
        (PORT d[8] (2264:2264:2264) (2325:2325:2325))
        (PORT d[9] (1870:1870:1870) (1911:1911:1911))
        (PORT d[10] (1941:1941:1941) (1986:1986:1986))
        (PORT d[11] (1854:1854:1854) (1874:1874:1874))
        (PORT d[12] (2210:2210:2210) (2254:2254:2254))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1375:1375:1375))
        (PORT datab (1219:1219:1219) (1286:1286:1286))
        (PORT datac (1517:1517:1517) (1497:1497:1497))
        (PORT datad (1697:1697:1697) (1704:1704:1704))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1583:1583:1583))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1571:1571:1571))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1594:1594:1594))
        (PORT d[1] (1272:1272:1272) (1334:1334:1334))
        (PORT d[2] (3040:3040:3040) (3018:3018:3018))
        (PORT d[3] (1596:1596:1596) (1634:1634:1634))
        (PORT d[4] (2830:2830:2830) (2928:2928:2928))
        (PORT d[5] (2923:2923:2923) (3036:3036:3036))
        (PORT d[6] (1889:1889:1889) (1924:1924:1924))
        (PORT d[7] (1549:1549:1549) (1590:1590:1590))
        (PORT d[8] (1859:1859:1859) (1941:1941:1941))
        (PORT d[9] (3110:3110:3110) (3235:3235:3235))
        (PORT d[10] (2437:2437:2437) (2442:2442:2442))
        (PORT d[11] (2349:2349:2349) (2445:2445:2445))
        (PORT d[12] (1958:1958:1958) (2011:2011:2011))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1663:1663:1663))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1501:1501:1501))
        (PORT d[1] (1220:1220:1220) (1245:1245:1245))
        (PORT d[2] (1556:1556:1556) (1563:1563:1563))
        (PORT d[3] (1473:1473:1473) (1475:1475:1475))
        (PORT d[4] (1538:1538:1538) (1526:1526:1526))
        (PORT d[5] (1778:1778:1778) (1757:1757:1757))
        (PORT d[6] (1742:1742:1742) (1761:1761:1761))
        (PORT d[7] (1525:1525:1525) (1537:1537:1537))
        (PORT d[8] (1242:1242:1242) (1270:1270:1270))
        (PORT d[9] (1541:1541:1541) (1553:1553:1553))
        (PORT d[10] (1232:1232:1232) (1251:1251:1251))
        (PORT d[11] (1542:1542:1542) (1542:1542:1542))
        (PORT d[12] (1600:1600:1600) (1602:1602:1602))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2940:2940:2940))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2679:2679:2679))
        (PORT d[1] (3181:3181:3181) (3259:3259:3259))
        (PORT d[2] (3741:3741:3741) (3728:3728:3728))
        (PORT d[3] (2981:2981:2981) (2928:2928:2928))
        (PORT d[4] (3969:3969:3969) (3912:3912:3912))
        (PORT d[5] (2614:2614:2614) (2739:2739:2739))
        (PORT d[6] (2738:2738:2738) (2724:2724:2724))
        (PORT d[7] (3109:3109:3109) (3248:3248:3248))
        (PORT d[8] (1825:1825:1825) (1941:1941:1941))
        (PORT d[9] (3295:3295:3295) (3451:3451:3451))
        (PORT d[10] (2651:2651:2651) (2610:2610:2610))
        (PORT d[11] (2313:2313:2313) (2445:2445:2445))
        (PORT d[12] (3351:3351:3351) (3482:3482:3482))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2866:2866:2866))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2179:2179:2179))
        (PORT d[1] (2376:2376:2376) (2325:2325:2325))
        (PORT d[2] (1834:1834:1834) (1907:1907:1907))
        (PORT d[3] (2188:2188:2188) (2228:2228:2228))
        (PORT d[4] (2270:2270:2270) (2363:2363:2363))
        (PORT d[5] (2310:2310:2310) (2388:2388:2388))
        (PORT d[6] (1926:1926:1926) (1997:1997:1997))
        (PORT d[7] (1922:1922:1922) (1986:1986:1986))
        (PORT d[8] (2160:2160:2160) (2152:2152:2152))
        (PORT d[9] (1817:1817:1817) (1875:1875:1875))
        (PORT d[10] (1922:1922:1922) (1969:1969:1969))
        (PORT d[11] (2001:2001:2001) (1970:1970:1970))
        (PORT d[12] (2292:2292:2292) (2235:2235:2235))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1384:1384:1384))
        (PORT datab (427:427:427) (439:439:439))
        (PORT datac (1176:1176:1176) (1252:1252:1252))
        (PORT datad (1495:1495:1495) (1470:1470:1470))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2243:2243:2243))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2148:2148:2148))
        (PORT d[1] (1669:1669:1669) (1731:1731:1731))
        (PORT d[2] (2610:2610:2610) (2589:2589:2589))
        (PORT d[3] (1941:1941:1941) (1956:1956:1956))
        (PORT d[4] (3204:3204:3204) (3172:3172:3172))
        (PORT d[5] (2287:2287:2287) (2430:2430:2430))
        (PORT d[6] (2240:2240:2240) (2278:2278:2278))
        (PORT d[7] (2581:2581:2581) (2600:2600:2600))
        (PORT d[8] (1799:1799:1799) (1869:1869:1869))
        (PORT d[9] (3533:3533:3533) (3636:3636:3636))
        (PORT d[10] (2324:2324:2324) (2323:2323:2323))
        (PORT d[11] (1994:1994:1994) (2093:2093:2093))
        (PORT d[12] (3199:3199:3199) (3410:3410:3410))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2010:2010:2010))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1818:1818:1818))
        (PORT d[1] (1578:1578:1578) (1598:1598:1598))
        (PORT d[2] (1711:1711:1711) (1726:1726:1726))
        (PORT d[3] (1841:1841:1841) (1848:1848:1848))
        (PORT d[4] (2163:2163:2163) (2168:2168:2168))
        (PORT d[5] (1523:1523:1523) (1566:1566:1566))
        (PORT d[6] (2098:2098:2098) (2112:2112:2112))
        (PORT d[7] (1832:1832:1832) (1837:1837:1837))
        (PORT d[8] (1574:1574:1574) (1601:1601:1601))
        (PORT d[9] (1793:1793:1793) (1787:1787:1787))
        (PORT d[10] (1578:1578:1578) (1595:1595:1595))
        (PORT d[11] (1843:1843:1843) (1851:1851:1851))
        (PORT d[12] (2014:2014:2014) (2014:2014:2014))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2585:2585:2585))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2992:2992:2992))
        (PORT d[1] (3237:3237:3237) (3313:3313:3313))
        (PORT d[2] (4367:4367:4367) (4264:4264:4264))
        (PORT d[3] (3389:3389:3389) (3275:3275:3275))
        (PORT d[4] (4299:4299:4299) (4172:4172:4172))
        (PORT d[5] (3057:3057:3057) (3264:3264:3264))
        (PORT d[6] (3067:3067:3067) (3092:3092:3092))
        (PORT d[7] (3383:3383:3383) (3514:3514:3514))
        (PORT d[8] (2215:2215:2215) (2322:2322:2322))
        (PORT d[9] (3307:3307:3307) (3492:3492:3492))
        (PORT d[10] (3380:3380:3380) (3270:3270:3270))
        (PORT d[11] (2294:2294:2294) (2422:2422:2422))
        (PORT d[12] (3423:3423:3423) (3551:3551:3551))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2322:2322:2322))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3753:3753:3753) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2277:2277:2277))
        (PORT d[1] (2309:2309:2309) (2398:2398:2398))
        (PORT d[2] (2231:2231:2231) (2268:2268:2268))
        (PORT d[3] (1911:1911:1911) (1964:1964:1964))
        (PORT d[4] (2473:2473:2473) (2480:2480:2480))
        (PORT d[5] (2262:2262:2262) (2289:2289:2289))
        (PORT d[6] (2338:2338:2338) (2376:2376:2376))
        (PORT d[7] (2360:2360:2360) (2462:2462:2462))
        (PORT d[8] (2284:2284:2284) (2338:2338:2338))
        (PORT d[9] (1877:1877:1877) (1919:1919:1919))
        (PORT d[10] (2164:2164:2164) (2196:2196:2196))
        (PORT d[11] (2078:2078:2078) (2088:2088:2088))
        (PORT d[12] (2223:2223:2223) (2292:2292:2292))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\mem\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1381:1381:1381))
        (PORT datab (1220:1220:1220) (1288:1288:1288))
        (PORT datac (1309:1309:1309) (1259:1259:1259))
        (PORT datad (1339:1339:1339) (1363:1363:1363))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1592:1592:1592))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\mem\|memory\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1139:1139:1139))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\mem\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2177:2177:2177) (2180:2180:2180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2177:2177:2177))
        (PORT asdata (1821:1821:1821) (1865:1865:1865))
        (PORT ena (977:977:977) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (772:772:772))
        (PORT datab (455:455:455) (520:520:520))
        (PORT datad (691:691:691) (728:728:728))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (777:777:777))
        (PORT datab (503:503:503) (554:554:554))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (767:767:767))
        (PORT datab (782:782:782) (805:805:805))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1393:1393:1393))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|dataBit\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
)
