// Seed: 4286091389
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output tri id_2,
    input wire id_3,
    output tri id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output supply1 id_8
);
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    output wand id_8,
    input wand id_9,
    output tri0 id_10
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_8,
      id_6,
      id_6,
      id_6,
      id_10
  );
  assign id_2 = 1;
  assign id_4 = 1;
  id_12 :
  assert property (@(posedge id_7) id_12)
  else $unsigned(24);
  ;
endmodule
