<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\lut_gen_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Work\fpga-adc\delay_generation\src\routing.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Work\fpga-adc\delay_generation\src\lut_gen_test.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul 01 13:27:47 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3323</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4137</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>16</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">39.900(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>48.852(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-61.254</td>
<td>16</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.062</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_261_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.662</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.979</td>
<td>TDC_inst/inst22/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_258_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.579</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.977</td>
<td>TDC_inst/inst0/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_256_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.577</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.865</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_262_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.465</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.669</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_259_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.269</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.578</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_260_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.178</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.216</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.816</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.946</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.546</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.855</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.455</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.849</td>
<td>TDC_inst/inst0/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.449</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.736</td>
<td>TDC_inst/inst129/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_257_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.336</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-3.537</td>
<td>TDC_inst/inst22/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.137</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-3.450</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.050</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.911</td>
<td>TDC_inst/inst129/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.511</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-1.918</td>
<td>TDC_inst/inst141/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.518</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.707</td>
<td>TDC_inst/inst129/reg_1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_263_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.663</td>
</tr>
<tr>
<td>17</td>
<td>0.992</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>7.548</td>
</tr>
<tr>
<td>18</td>
<td>1.202</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>7.338</td>
</tr>
<tr>
<td>19</td>
<td>1.202</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>7.338</td>
</tr>
<tr>
<td>20</td>
<td>1.342</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>7.198</td>
</tr>
<tr>
<td>21</td>
<td>1.420</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>7.120</td>
</tr>
<tr>
<td>22</td>
<td>1.739</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>6.802</td>
</tr>
<tr>
<td>23</td>
<td>1.934</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>6.963</td>
</tr>
<tr>
<td>24</td>
<td>2.028</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>6.513</td>
</tr>
<tr>
<td>25</td>
<td>2.028</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.030</td>
<td>6.513</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>5</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>6</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>7</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>8</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>9</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>10</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>11</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>12</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>14</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>15</td>
<td>0.318</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>16</td>
<td>0.479</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>17</td>
<td>0.512</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_38_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>18</td>
<td>0.512</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>19</td>
<td>0.665</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.863</td>
<td>1.558</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_8_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.270</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.436</td>
</tr>
<tr>
<td>2</td>
<td>6.270</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.436</td>
</tr>
<tr>
<td>3</td>
<td>6.270</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.436</td>
</tr>
<tr>
<td>4</td>
<td>6.270</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.436</td>
</tr>
<tr>
<td>5</td>
<td>6.270</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.436</td>
</tr>
<tr>
<td>6</td>
<td>6.280</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.426</td>
</tr>
<tr>
<td>7</td>
<td>6.280</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.426</td>
</tr>
<tr>
<td>8</td>
<td>6.280</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.426</td>
</tr>
<tr>
<td>9</td>
<td>6.290</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.416</td>
</tr>
<tr>
<td>10</td>
<td>6.290</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.416</td>
</tr>
<tr>
<td>11</td>
<td>6.611</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.095</td>
</tr>
<tr>
<td>12</td>
<td>6.611</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.095</td>
</tr>
<tr>
<td>13</td>
<td>6.611</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.095</td>
</tr>
<tr>
<td>14</td>
<td>6.616</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.090</td>
</tr>
<tr>
<td>15</td>
<td>6.616</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.090</td>
</tr>
<tr>
<td>16</td>
<td>6.616</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>3.090</td>
</tr>
<tr>
<td>17</td>
<td>6.755</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.952</td>
</tr>
<tr>
<td>18</td>
<td>6.755</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.952</td>
</tr>
<tr>
<td>19</td>
<td>6.755</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.952</td>
</tr>
<tr>
<td>20</td>
<td>6.755</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.952</td>
</tr>
<tr>
<td>21</td>
<td>6.755</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.952</td>
</tr>
<tr>
<td>22</td>
<td>6.755</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.952</td>
</tr>
<tr>
<td>23</td>
<td>6.755</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.952</td>
</tr>
<tr>
<td>24</td>
<td>6.764</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.942</td>
</tr>
<tr>
<td>25</td>
<td>6.764</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.250</td>
<td>2.942</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.653</td>
<td>0.577</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.653</td>
<td>0.577</td>
</tr>
<tr>
<td>3</td>
<td>0.793</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.653</td>
<td>1.491</td>
</tr>
<tr>
<td>4</td>
<td>11.674</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.479</td>
</tr>
<tr>
<td>5</td>
<td>11.674</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.479</td>
</tr>
<tr>
<td>6</td>
<td>11.674</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.479</td>
</tr>
<tr>
<td>7</td>
<td>11.674</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.479</td>
</tr>
<tr>
<td>8</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>9</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>10</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>11</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>12</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>13</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>14</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>15</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>16</td>
<td>11.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.485</td>
</tr>
<tr>
<td>17</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
<tr>
<td>18</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
<tr>
<td>19</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
<tr>
<td>20</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
<tr>
<td>21</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
<tr>
<td>22</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
<tr>
<td>23</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
<tr>
<td>24</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
<tr>
<td>25</td>
<td>11.687</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.211</td>
<td>1.491</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_252_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_220_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_156_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.996</td>
<td>9.246</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_37_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_261_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.713</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>u2b_inst/out_bin_d_5_s/I1</td>
</tr>
<tr>
<td>23.745</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C11[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_5_s/F</td>
</tr>
<tr>
<td>26.957</td>
<td>3.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_261_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_261_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_261_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.098, 49.054%; route: 12.106, 49.087%; tC2Q: 0.458, 1.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst22/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_258_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>TDC_inst/inst22/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">TDC_inst/inst22/reg_1/Q</td>
</tr>
<tr>
<td>5.828</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][B]</td>
<td>u2b_inst/out_bin_d_4_s56/I0</td>
</tr>
<tr>
<td>6.860</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C11[1][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_4_s56/F</td>
</tr>
<tr>
<td>8.170</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>u2b_inst/out_bin_d_4_s36/I1</td>
</tr>
<tr>
<td>9.269</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_4_s36/F</td>
</tr>
<tr>
<td>9.274</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>u2b_inst/out_bin_d_2_s34/I3</td>
</tr>
<tr>
<td>10.306</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s34/F</td>
</tr>
<tr>
<td>11.111</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>u2b_inst/out_bin_d_2_s32/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s32/F</td>
</tr>
<tr>
<td>13.014</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>u2b_inst/out_bin_d_2_s30/I0</td>
</tr>
<tr>
<td>13.639</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s30/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>u2b_inst/out_bin_d_2_s27/I0</td>
</tr>
<tr>
<td>14.860</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s27/F</td>
</tr>
<tr>
<td>15.279</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>u2b_inst/out_bin_d_2_s25/I0</td>
</tr>
<tr>
<td>16.311</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s25/F</td>
</tr>
<tr>
<td>16.316</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[2][A]</td>
<td>u2b_inst/out_bin_d_2_s17/I0</td>
</tr>
<tr>
<td>17.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s17/F</td>
</tr>
<tr>
<td>18.220</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u2b_inst/out_bin_d_2_s8/I0</td>
</tr>
<tr>
<td>19.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s8/F</td>
</tr>
<tr>
<td>19.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>u2b_inst/out_bin_d_2_s3/I0</td>
</tr>
<tr>
<td>20.685</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s3/F</td>
</tr>
<tr>
<td>21.489</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td>u2b_inst/out_bin_d_2_s1/I2</td>
</tr>
<tr>
<td>22.291</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s1/F</td>
</tr>
<tr>
<td>22.710</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>u2b_inst/out_bin_d_2_s/I1</td>
</tr>
<tr>
<td>23.336</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s/F</td>
</tr>
<tr>
<td>26.874</td>
<td>3.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_258_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_258_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_258_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.892, 44.314%; route: 13.229, 53.822%; tC2Q: 0.458, 1.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst0/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_256_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>TDC_inst/inst0/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst0/reg_1/Q</td>
</tr>
<tr>
<td>5.356</td>
<td>2.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u2b_inst/out_bin_d_0_s236/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s236/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u2b_inst/out_bin_d_0_s222/I1</td>
</tr>
<tr>
<td>7.637</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s222/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u2b_inst/out_bin_d_0_s205/I0</td>
</tr>
<tr>
<td>9.155</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s205/F</td>
</tr>
<tr>
<td>9.960</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>u2b_inst/out_bin_d_0_s176/I0</td>
</tr>
<tr>
<td>11.059</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s176/F</td>
</tr>
<tr>
<td>12.348</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][A]</td>
<td>u2b_inst/out_bin_d_0_s127/I0</td>
</tr>
<tr>
<td>13.170</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s127/F</td>
</tr>
<tr>
<td>14.475</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>u2b_inst/out_bin_d_0_s87/I0</td>
</tr>
<tr>
<td>15.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s87/F</td>
</tr>
<tr>
<td>15.512</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>u2b_inst/out_bin_d_0_s44/I0</td>
</tr>
<tr>
<td>16.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s44/F</td>
</tr>
<tr>
<td>16.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>u2b_inst/out_bin_d_0_s19/I0</td>
</tr>
<tr>
<td>18.056</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s19/F</td>
</tr>
<tr>
<td>18.877</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>u2b_inst/out_bin_d_0_s8/I1</td>
</tr>
<tr>
<td>19.503</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s8/F</td>
</tr>
<tr>
<td>19.993</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>u2b_inst/out_bin_d_0_s3/I0</td>
</tr>
<tr>
<td>20.795</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s3/F</td>
</tr>
<tr>
<td>21.214</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u2b_inst/out_bin_d_0_s0/I1</td>
</tr>
<tr>
<td>21.840</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s0/F</td>
</tr>
<tr>
<td>22.661</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>u2b_inst/out_bin_d_0_s/I0</td>
</tr>
<tr>
<td>23.483</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s/F</td>
</tr>
<tr>
<td>26.872</td>
<td>3.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_256_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_256_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_256_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.916, 44.415%; route: 13.203, 53.720%; tC2Q: 0.458, 1.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_262_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.549</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][A]</td>
<td>u2b_inst/out_bin_d_6_s/I2</td>
</tr>
<tr>
<td>23.371</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_6_s/F</td>
</tr>
<tr>
<td>26.760</td>
<td>3.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_262_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_262_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_262_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.888, 48.592%; route: 12.118, 49.534%; tC2Q: 0.458, 1.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_259_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.549</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[3][B]</td>
<td>u2b_inst/out_bin_d_3_s/I2</td>
</tr>
<tr>
<td>23.175</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s/F</td>
</tr>
<tr>
<td>26.564</td>
<td>3.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_259_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_259_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_259_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.692, 48.177%; route: 12.118, 49.934%; tC2Q: 0.458, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_260_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.228</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][B]</td>
<td>u2b_inst/out_bin_d_4_s/I0</td>
</tr>
<tr>
<td>23.260</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C11[1][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_4_s/F</td>
</tr>
<tr>
<td>26.473</td>
<td>3.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_260_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_260_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_260_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.098, 50.037%; route: 11.622, 48.067%; tC2Q: 0.458, 1.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.549</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][A]</td>
<td>u2b_inst/out_bin_d_6_s/I2</td>
</tr>
<tr>
<td>23.371</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_6_s/F</td>
</tr>
<tr>
<td>26.111</td>
<td>2.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.888, 49.917%; route: 11.469, 48.159%; tC2Q: 0.458, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.713</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>u2b_inst/out_bin_d_5_s/I1</td>
</tr>
<tr>
<td>23.745</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C11[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_5_s/F</td>
</tr>
<tr>
<td>25.841</td>
<td>2.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.098, 51.381%; route: 10.989, 46.673%; tC2Q: 0.458, 1.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.549</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[3][B]</td>
<td>u2b_inst/out_bin_d_3_s/I2</td>
</tr>
<tr>
<td>23.175</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s/F</td>
</tr>
<tr>
<td>25.750</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.692, 49.849%; route: 11.305, 48.197%; tC2Q: 0.458, 1.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst0/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>TDC_inst/inst0/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst0/reg_1/Q</td>
</tr>
<tr>
<td>5.356</td>
<td>2.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u2b_inst/out_bin_d_0_s236/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s236/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u2b_inst/out_bin_d_0_s222/I1</td>
</tr>
<tr>
<td>7.637</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s222/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u2b_inst/out_bin_d_0_s205/I0</td>
</tr>
<tr>
<td>9.155</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s205/F</td>
</tr>
<tr>
<td>9.960</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>u2b_inst/out_bin_d_0_s176/I0</td>
</tr>
<tr>
<td>11.059</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s176/F</td>
</tr>
<tr>
<td>12.348</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][A]</td>
<td>u2b_inst/out_bin_d_0_s127/I0</td>
</tr>
<tr>
<td>13.170</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s127/F</td>
</tr>
<tr>
<td>14.475</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>u2b_inst/out_bin_d_0_s87/I0</td>
</tr>
<tr>
<td>15.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s87/F</td>
</tr>
<tr>
<td>15.512</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>u2b_inst/out_bin_d_0_s44/I0</td>
</tr>
<tr>
<td>16.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s44/F</td>
</tr>
<tr>
<td>16.957</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>u2b_inst/out_bin_d_0_s19/I0</td>
</tr>
<tr>
<td>18.056</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s19/F</td>
</tr>
<tr>
<td>18.877</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>u2b_inst/out_bin_d_0_s8/I1</td>
</tr>
<tr>
<td>19.503</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s8/F</td>
</tr>
<tr>
<td>19.993</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>u2b_inst/out_bin_d_0_s3/I0</td>
</tr>
<tr>
<td>20.795</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s3/F</td>
</tr>
<tr>
<td>21.214</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u2b_inst/out_bin_d_0_s0/I1</td>
</tr>
<tr>
<td>21.840</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s0/F</td>
</tr>
<tr>
<td>22.661</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>u2b_inst/out_bin_d_0_s/I0</td>
</tr>
<tr>
<td>23.483</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s/F</td>
</tr>
<tr>
<td>25.744</td>
<td>2.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.916, 46.551%; route: 12.075, 51.494%; tC2Q: 0.458, 1.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst129/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_257_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][A]</td>
<td>TDC_inst/inst129/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C23[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst129/reg_1/Q</td>
</tr>
<tr>
<td>6.323</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td>u2b_inst/out_bin_d_0_s230/I0</td>
</tr>
<tr>
<td>7.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s230/F</td>
</tr>
<tr>
<td>7.912</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>u2b_inst/out_bin_d_0_s213/I0</td>
</tr>
<tr>
<td>8.938</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s213/F</td>
</tr>
<tr>
<td>9.357</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[3][A]</td>
<td>u2b_inst/out_bin_d_0_s191/I0</td>
</tr>
<tr>
<td>9.982</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s191/F</td>
</tr>
<tr>
<td>10.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>u2b_inst/out_bin_d_0_s150/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s150/F</td>
</tr>
<tr>
<td>12.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td>u2b_inst/out_bin_d_0_s100/I0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s100/F</td>
</tr>
<tr>
<td>12.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>u2b_inst/out_bin_d_0_s61/I0</td>
</tr>
<tr>
<td>13.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s61/F</td>
</tr>
<tr>
<td>13.987</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>u2b_inst/out_bin_d_0_s29/I0</td>
</tr>
<tr>
<td>14.613</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s29/F</td>
</tr>
<tr>
<td>15.434</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td>u2b_inst/out_bin_d_0_s14/I0</td>
</tr>
<tr>
<td>16.060</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s14/F</td>
</tr>
<tr>
<td>17.349</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>u2b_inst/out_bin_d_0_s6/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s6/F</td>
</tr>
<tr>
<td>19.918</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>u2b_inst/n2917_s25/I0</td>
</tr>
<tr>
<td>20.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/n2917_s25/F</td>
</tr>
<tr>
<td>21.039</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I3</td>
</tr>
<tr>
<td>21.664</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.095</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[3][B]</td>
<td>u2b_inst/out_bin_d_1_s/I2</td>
</tr>
<tr>
<td>22.721</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C14[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_1_s/F</td>
</tr>
<tr>
<td>25.631</td>
<td>2.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_257_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_257_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_257_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.775, 37.603%; route: 14.103, 60.433%; tC2Q: 0.458, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst22/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>TDC_inst/inst22/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">TDC_inst/inst22/reg_1/Q</td>
</tr>
<tr>
<td>5.828</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][B]</td>
<td>u2b_inst/out_bin_d_4_s56/I0</td>
</tr>
<tr>
<td>6.860</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C11[1][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_4_s56/F</td>
</tr>
<tr>
<td>8.170</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>u2b_inst/out_bin_d_4_s36/I1</td>
</tr>
<tr>
<td>9.269</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_4_s36/F</td>
</tr>
<tr>
<td>9.274</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>u2b_inst/out_bin_d_2_s34/I3</td>
</tr>
<tr>
<td>10.306</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s34/F</td>
</tr>
<tr>
<td>11.111</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>u2b_inst/out_bin_d_2_s32/I0</td>
</tr>
<tr>
<td>12.210</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s32/F</td>
</tr>
<tr>
<td>13.014</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>u2b_inst/out_bin_d_2_s30/I0</td>
</tr>
<tr>
<td>13.639</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s30/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>u2b_inst/out_bin_d_2_s27/I0</td>
</tr>
<tr>
<td>14.860</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s27/F</td>
</tr>
<tr>
<td>15.279</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>u2b_inst/out_bin_d_2_s25/I0</td>
</tr>
<tr>
<td>16.311</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s25/F</td>
</tr>
<tr>
<td>16.316</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[2][A]</td>
<td>u2b_inst/out_bin_d_2_s17/I0</td>
</tr>
<tr>
<td>17.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s17/F</td>
</tr>
<tr>
<td>18.220</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u2b_inst/out_bin_d_2_s8/I0</td>
</tr>
<tr>
<td>19.042</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s8/F</td>
</tr>
<tr>
<td>19.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>u2b_inst/out_bin_d_2_s3/I0</td>
</tr>
<tr>
<td>20.685</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s3/F</td>
</tr>
<tr>
<td>21.489</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td>u2b_inst/out_bin_d_2_s1/I2</td>
</tr>
<tr>
<td>22.291</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s1/F</td>
</tr>
<tr>
<td>22.710</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>u2b_inst/out_bin_d_2_s/I1</td>
</tr>
<tr>
<td>23.336</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s/F</td>
</tr>
<tr>
<td>25.432</td>
<td>2.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.892, 47.076%; route: 11.787, 50.943%; tC2Q: 0.458, 1.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.228</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][B]</td>
<td>u2b_inst/out_bin_d_4_s/I0</td>
</tr>
<tr>
<td>23.260</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C11[1][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_4_s/F</td>
</tr>
<tr>
<td>25.345</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.098, 52.486%; route: 10.494, 45.526%; tC2Q: 0.458, 1.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst129/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][A]</td>
<td>TDC_inst/inst129/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C23[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst129/reg_1/Q</td>
</tr>
<tr>
<td>6.323</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td>u2b_inst/out_bin_d_0_s230/I0</td>
</tr>
<tr>
<td>7.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s230/F</td>
</tr>
<tr>
<td>7.912</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>u2b_inst/out_bin_d_0_s213/I0</td>
</tr>
<tr>
<td>8.938</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s213/F</td>
</tr>
<tr>
<td>9.357</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[3][A]</td>
<td>u2b_inst/out_bin_d_0_s191/I0</td>
</tr>
<tr>
<td>9.982</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s191/F</td>
</tr>
<tr>
<td>10.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>u2b_inst/out_bin_d_0_s150/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s150/F</td>
</tr>
<tr>
<td>12.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td>u2b_inst/out_bin_d_0_s100/I0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s100/F</td>
</tr>
<tr>
<td>12.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>u2b_inst/out_bin_d_0_s61/I0</td>
</tr>
<tr>
<td>13.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s61/F</td>
</tr>
<tr>
<td>13.987</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>u2b_inst/out_bin_d_0_s29/I0</td>
</tr>
<tr>
<td>14.613</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s29/F</td>
</tr>
<tr>
<td>15.434</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td>u2b_inst/out_bin_d_0_s14/I0</td>
</tr>
<tr>
<td>16.060</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s14/F</td>
</tr>
<tr>
<td>17.349</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>u2b_inst/out_bin_d_0_s6/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s6/F</td>
</tr>
<tr>
<td>19.918</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>u2b_inst/n2917_s25/I0</td>
</tr>
<tr>
<td>20.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/n2917_s25/F</td>
</tr>
<tr>
<td>21.039</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I3</td>
</tr>
<tr>
<td>21.664</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>22.095</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[3][B]</td>
<td>u2b_inst/out_bin_d_1_s/I2</td>
</tr>
<tr>
<td>22.721</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C14[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_1_s/F</td>
</tr>
<tr>
<td>24.805</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.775, 38.982%; route: 13.277, 58.982%; tC2Q: 0.458, 2.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst141/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>TDC_inst/inst141/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst141/reg_1/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>u2b_inst/out_bin_d_3_s48/I1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s48/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>u2b_inst/out_bin_d_3_s46/I1</td>
</tr>
<tr>
<td>8.415</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_3_s46/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>u2b_inst/out_bin_d_2_s33/I1</td>
</tr>
<tr>
<td>9.482</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s33/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>u2b_inst/out_bin_d_2_s31/I0</td>
</tr>
<tr>
<td>10.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s31/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td>u2b_inst/out_bin_d_2_s28/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s28/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>u2b_inst/out_bin_d_2_s26/I0</td>
</tr>
<tr>
<td>14.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s26/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>u2b_inst/out_bin_d_2_s19/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s19/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>u2b_inst/out_bin_d_2_s12/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>u2b_inst/out_bin_d_2_s4/I0</td>
</tr>
<tr>
<td>17.619</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s4/F</td>
</tr>
<tr>
<td>18.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>u2b_inst/out_bin_d_2_s2/I0</td>
</tr>
<tr>
<td>19.137</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_2_s2/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>u2b_inst/out_bin_d_7_s/I2</td>
</tr>
<tr>
<td>21.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_7_s/F</td>
</tr>
<tr>
<td>23.813</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLK</td>
</tr>
<tr>
<td>21.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.066, 51.427%; route: 9.994, 46.443%; tC2Q: 0.458, 2.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>TDC_inst/inst129/reg_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_263_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][A]</td>
<td>TDC_inst/inst129/reg_1/CLK</td>
</tr>
<tr>
<td>2.753</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C23[1][A]</td>
<td style=" font-weight:bold;">TDC_inst/inst129/reg_1/Q</td>
</tr>
<tr>
<td>6.323</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td>u2b_inst/out_bin_d_0_s230/I0</td>
</tr>
<tr>
<td>7.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s230/F</td>
</tr>
<tr>
<td>7.912</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>u2b_inst/out_bin_d_0_s213/I0</td>
</tr>
<tr>
<td>8.938</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s213/F</td>
</tr>
<tr>
<td>9.357</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[3][A]</td>
<td>u2b_inst/out_bin_d_0_s191/I0</td>
</tr>
<tr>
<td>9.982</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s191/F</td>
</tr>
<tr>
<td>10.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>u2b_inst/out_bin_d_0_s150/I0</td>
</tr>
<tr>
<td>11.223</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s150/F</td>
</tr>
<tr>
<td>12.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td>u2b_inst/out_bin_d_0_s100/I0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s100/F</td>
</tr>
<tr>
<td>12.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>u2b_inst/out_bin_d_0_s61/I0</td>
</tr>
<tr>
<td>13.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s61/F</td>
</tr>
<tr>
<td>13.987</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>u2b_inst/out_bin_d_0_s29/I0</td>
</tr>
<tr>
<td>14.613</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s29/F</td>
</tr>
<tr>
<td>15.434</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td>u2b_inst/out_bin_d_0_s14/I0</td>
</tr>
<tr>
<td>16.060</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s14/F</td>
</tr>
<tr>
<td>17.349</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>u2b_inst/out_bin_d_0_s6/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/out_bin_d_0_s6/F</td>
</tr>
<tr>
<td>19.918</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>u2b_inst/n2917_s25/I0</td>
</tr>
<tr>
<td>20.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">u2b_inst/n2917_s25/F</td>
</tr>
<tr>
<td>21.370</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>u2b_inst/n2917_s23/I2</td>
</tr>
<tr>
<td>22.172</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">u2b_inst/n2917_s23/F</td>
</tr>
<tr>
<td>22.958</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_263_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_263_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_263_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.326, 40.294%; route: 11.879, 57.488%; tC2Q: 0.458, 2.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
</tr>
<tr>
<td>54.202</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/I0</td>
</tr>
<tr>
<td>55.234</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/F</td>
</tr>
<tr>
<td>56.038</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/I3</td>
</tr>
<tr>
<td>57.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/F</td>
</tr>
<tr>
<td>57.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/I2</td>
</tr>
<tr>
<td>58.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/F</td>
</tr>
<tr>
<td>59.841</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1465_s1/I3</td>
</tr>
<tr>
<td>60.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1465_s1/F</td>
</tr>
<tr>
<td>60.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>61.865</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 55.574%; route: 2.895, 38.354%; tC2Q: 0.458, 6.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
</tr>
<tr>
<td>54.202</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/I0</td>
</tr>
<tr>
<td>55.234</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/F</td>
</tr>
<tr>
<td>56.038</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/I3</td>
</tr>
<tr>
<td>57.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/F</td>
</tr>
<tr>
<td>57.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/I2</td>
</tr>
<tr>
<td>58.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/F</td>
</tr>
<tr>
<td>59.841</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1466_s1/I3</td>
</tr>
<tr>
<td>60.663</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1466_s1/F</td>
</tr>
<tr>
<td>60.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>61.865</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 54.303%; route: 2.895, 39.451%; tC2Q: 0.458, 6.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
</tr>
<tr>
<td>54.202</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/I0</td>
</tr>
<tr>
<td>55.234</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/F</td>
</tr>
<tr>
<td>56.038</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/I3</td>
</tr>
<tr>
<td>57.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/F</td>
</tr>
<tr>
<td>57.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/I2</td>
</tr>
<tr>
<td>58.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/F</td>
</tr>
<tr>
<td>59.841</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s1/I3</td>
</tr>
<tr>
<td>60.663</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s1/F</td>
</tr>
<tr>
<td>60.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>61.865</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 54.303%; route: 2.895, 39.451%; tC2Q: 0.458, 6.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
</tr>
<tr>
<td>54.202</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/I0</td>
</tr>
<tr>
<td>55.234</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/F</td>
</tr>
<tr>
<td>56.038</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/I3</td>
</tr>
<tr>
<td>57.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/F</td>
</tr>
<tr>
<td>57.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/I2</td>
</tr>
<tr>
<td>58.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/F</td>
</tr>
<tr>
<td>59.491</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1468_s1/I3</td>
</tr>
<tr>
<td>60.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1468_s1/F</td>
</tr>
<tr>
<td>60.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>61.865</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 58.280%; route: 2.545, 35.353%; tC2Q: 0.458, 6.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
</tr>
<tr>
<td>54.202</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/I0</td>
</tr>
<tr>
<td>55.234</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/F</td>
</tr>
<tr>
<td>56.038</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/I3</td>
</tr>
<tr>
<td>57.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/F</td>
</tr>
<tr>
<td>57.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/I2</td>
</tr>
<tr>
<td>58.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/F</td>
</tr>
<tr>
<td>59.346</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1473_s3/I2</td>
</tr>
<tr>
<td>60.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1473_s3/F</td>
</tr>
<tr>
<td>60.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td>61.865</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 59.856%; route: 2.400, 33.707%; tC2Q: 0.458, 6.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
</tr>
<tr>
<td>54.202</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/I0</td>
</tr>
<tr>
<td>55.234</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/F</td>
</tr>
<tr>
<td>56.038</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/I3</td>
</tr>
<tr>
<td>57.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/F</td>
</tr>
<tr>
<td>57.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/I2</td>
</tr>
<tr>
<td>58.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/F</td>
</tr>
<tr>
<td>59.027</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1471_s1/I3</td>
</tr>
<tr>
<td>60.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1471_s1/F</td>
</tr>
<tr>
<td>60.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>61.865</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 62.662%; route: 2.081, 30.599%; tC2Q: 0.458, 6.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/Q</td>
</tr>
<tr>
<td>54.203</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s8/I0</td>
</tr>
<tr>
<td>55.302</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s8/F</td>
</tr>
<tr>
<td>56.761</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I2</td>
</tr>
<tr>
<td>57.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>58.701</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/I0</td>
</tr>
<tr>
<td>59.503</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/F</td>
</tr>
<tr>
<td>60.288</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td>62.222</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 43.085%; route: 3.505, 50.333%; tC2Q: 0.458, 6.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
</tr>
<tr>
<td>54.202</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/I0</td>
</tr>
<tr>
<td>55.234</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/F</td>
</tr>
<tr>
<td>56.038</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/I3</td>
</tr>
<tr>
<td>57.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/F</td>
</tr>
<tr>
<td>57.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/I2</td>
</tr>
<tr>
<td>58.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/F</td>
</tr>
<tr>
<td>59.015</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1469_s1/I2</td>
</tr>
<tr>
<td>59.837</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1469_s1/F</td>
</tr>
<tr>
<td>59.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>61.865</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 61.189%; route: 2.069, 31.773%; tC2Q: 0.458, 7.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s0/Q</td>
</tr>
<tr>
<td>54.202</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/I0</td>
</tr>
<tr>
<td>55.234</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s13/F</td>
</tr>
<tr>
<td>56.038</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/I3</td>
</tr>
<tr>
<td>57.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s8/F</td>
</tr>
<tr>
<td>57.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/I2</td>
</tr>
<tr>
<td>58.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1464_s4/F</td>
</tr>
<tr>
<td>59.015</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1467_s1/I2</td>
</tr>
<tr>
<td>59.837</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1467_s1/F</td>
</tr>
<tr>
<td>59.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>62.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>62.265</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>61.865</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 61.189%; route: 2.069, 31.773%; tC2Q: 0.458, 7.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0/Q</td>
</tr>
<tr>
<td>2.356</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.877</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_38_s0/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_38_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.877</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.877</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>101.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>102.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>102.978</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n8202_s0/I2</td>
</tr>
<tr>
<td>103.350</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n8202_s0/F</td>
</tr>
<tr>
<td>103.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>102.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>102.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>102.685</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 23.870%; route: 0.853, 54.741%; tC2Q: 0.333, 21.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1389_s1/I1</td>
</tr>
<tr>
<td>2.499</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1389_s1/F</td>
</tr>
<tr>
<td>2.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1388_s0/I1</td>
</tr>
<tr>
<td>2.499</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1388_s0/F</td>
</tr>
<tr>
<td>2.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_8_s1/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_8_s1/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1468_s1/I2</td>
</tr>
<tr>
<td>3.362</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1468_s1/F</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_8_s1/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_11_s0/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0/I2</td>
</tr>
<tr>
<td>3.362</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0/F</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/Q</td>
</tr>
<tr>
<td>2.128</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1385_s0/I1</td>
</tr>
<tr>
<td>2.500</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1385_s0/F</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>2.125</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>2.128</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n8223_s1/I1</td>
</tr>
<tr>
<td>2.500</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n8223_s1/F</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.982</td>
<td>2.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.978, 86.661%; tC2Q: 0.458, 13.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.982</td>
<td>2.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.978, 86.661%; tC2Q: 0.458, 13.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.982</td>
<td>2.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.978, 86.661%; tC2Q: 0.458, 13.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.982</td>
<td>2.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.978, 86.661%; tC2Q: 0.458, 13.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.982</td>
<td>2.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.978, 86.661%; tC2Q: 0.458, 13.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.972</td>
<td>2.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.968, 86.623%; tC2Q: 0.458, 13.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.972</td>
<td>2.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.968, 86.623%; tC2Q: 0.458, 13.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.972</td>
<td>2.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.968, 86.623%; tC2Q: 0.458, 13.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.962</td>
<td>2.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.958, 86.585%; tC2Q: 0.458, 13.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.962</td>
<td>2.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.958, 86.585%; tC2Q: 0.458, 13.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.640</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 85.190%; tC2Q: 0.458, 14.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.640</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 85.190%; tC2Q: 0.458, 14.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.640</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 85.190%; tC2Q: 0.458, 14.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.636</td>
<td>2.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 85.168%; tC2Q: 0.458, 14.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.636</td>
<td>2.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 85.168%; tC2Q: 0.458, 14.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.636</td>
<td>2.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 85.168%; tC2Q: 0.458, 14.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.493, 84.471%; tC2Q: 0.458, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.493, 84.471%; tC2Q: 0.458, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.493, 84.471%; tC2Q: 0.458, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.493, 84.471%; tC2Q: 0.458, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.493, 84.471%; tC2Q: 0.458, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.493, 84.471%; tC2Q: 0.458, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.493, 84.471%; tC2Q: 0.458, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.487</td>
<td>2.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.483, 84.420%; tC2Q: 0.458, 15.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.004</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.487</td>
<td>2.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.295</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>22.252</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 38.673%; route: 1.561, 61.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.483, 84.420%; tC2Q: 0.458, 15.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 42.784%; route: 1.313, 57.216%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>52.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>52.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>52.579</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.242%; tC2Q: 0.333, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>52.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>52.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>52.579</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.242%; tC2Q: 0.333, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>52.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>52.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>53.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>879</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.481</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.145, 77.457%; tC2Q: 0.333, 22.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.481</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.145, 77.457%; tC2Q: 0.333, 22.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.481</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.145, 77.457%; tC2Q: 0.333, 22.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.481</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.145, 77.457%; tC2Q: 0.333, 22.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.487</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 77.552%; tC2Q: 0.333, 22.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.002</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.335</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>63</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.493</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>860</td>
<td>IOL6[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 42.304%; route: 1.155, 57.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 77.645%; tC2Q: 0.333, 22.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 47.138%; route: 0.947, 52.862%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_252_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_252_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_252_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_220_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_220_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_220_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_156_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_156_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_156_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_37_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.545</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_37_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.791</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_37_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>879</td>
<td>control0[0]</td>
<td>0.992</td>
<td>1.726</td>
</tr>
<tr>
<td>860</td>
<td>clk_d</td>
<td>-5.062</td>
<td>1.561</td>
</tr>
<tr>
<td>286</td>
<td>n20_3</td>
<td>43.442</td>
<td>2.468</td>
</tr>
<tr>
<td>267</td>
<td>n1835_4</td>
<td>36.499</td>
<td>2.845</td>
</tr>
<tr>
<td>266</td>
<td>data_out_shift_reg_263_7</td>
<td>40.430</td>
<td>2.947</td>
</tr>
<tr>
<td>264</td>
<td>n1835_5</td>
<td>36.499</td>
<td>2.994</td>
</tr>
<tr>
<td>165</td>
<td>jtag_strobe_i</td>
<td>38.115</td>
<td>3.457</td>
</tr>
<tr>
<td>63</td>
<td>rst_ao</td>
<td>6.270</td>
<td>2.978</td>
</tr>
<tr>
<td>37</td>
<td>op_reg_en</td>
<td>34.795</td>
<td>1.828</td>
</tr>
<tr>
<td>35</td>
<td>address_counter[0]</td>
<td>43.879</td>
<td>5.163</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C22</td>
<td>76.39%</td>
</tr>
<tr>
<td>R11C22</td>
<td>75.00%</td>
</tr>
<tr>
<td>R12C19</td>
<td>65.28%</td>
</tr>
<tr>
<td>R15C24</td>
<td>63.89%</td>
</tr>
<tr>
<td>R15C23</td>
<td>62.50%</td>
</tr>
<tr>
<td>R16C24</td>
<td>61.11%</td>
</tr>
<tr>
<td>R11C23</td>
<td>61.11%</td>
</tr>
<tr>
<td>R20C10</td>
<td>61.11%</td>
</tr>
<tr>
<td>R9C20</td>
<td>59.72%</td>
</tr>
<tr>
<td>R12C20</td>
<td>59.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
