#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Fri Apr 10 03:03:45 2015
# Process ID: 4456
# Log file: C:/game_repo/cam_vga_full_test/vivado.log
# Journal file: C:/game_repo/cam_vga_full_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\game_repo\cam_vga_full_test\dm_test.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/board.prj'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/game_repo/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/game_repo/ip_repo/delta_calc_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/game_repo/ip_repo/delta_calc_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/game_repo/ip_repo/delta_calc_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1029.172 ; gain = 234.152
reset_project
reset_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.711 ; gain = 5.801
open_bd_design {C:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/mb.bd}
Adding component instance block -- xilinx.com:ip:microblaze:9.3 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.0 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.1 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:mig_7series:2.0 - mig_7series_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_tft:2.0 - axi_tft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:user:ov7670_top:1.0 - ov7670_top_0
Adding component instance block -- xilinx.com:user:delta_calc:1.0 - delta_calc_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
Successfully read diagram <mb> from BD file <C:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/mb.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.137 ; gain = 121.426
reset_project
reset_project -help
reset_project

Description: 
Reset current project

Syntax: 
reset_project  [-exclude_runs] [-exclude_ips] [-exclude_sim_runs] [-quiet]
               [-verbose]

Usage: 
  Name                 Description
  --------------------------------
  [-exclude_runs]      Do not reset runs
  [-exclude_ips]       Do not reset ips
  [-exclude_sim_runs]  Do not reset simulation runs
  [-quiet]             Ignore command errors
  [-verbose]           Suspend message limits during command execution

Categories: 
Project

Description:

  Reset the current project to its starting condition, with source and
  constraint files, by cleaning out the various output files created during
  synthesis, simulation, implementation, and write_bitstream. Also resets the
  state of the project to the start of the design flow.


Arguments:

  -exclude_runs - (Optional) Exclude the <project>.runs folder from the reset
  process. In this case, the runs folder will be preserved, while the rest of
  the project data will be removed.

  -exclude_ips - (Optional) Exclude the <project>.srcs/sources_1/ip folder
  from the reset process. In this case, the IP folder, containing the IP
  cores and generated targets, will be preserved, while the rest of the
  project data will be removed.

  -exclude_sim_runs - (Optional) Exclude the <project>.sim folder from the
  reset process. In this case, the simulation folder will be preserved, while
  the rest of the project data will be removed.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.


Example:

  The following example resets the current project, while preserving the
  simulation run data, and returning all messages regardless of message
  limits:

    reset_project -exclude_sim_runs -verbose


See Also:

   *  create_project
   *  current_project

reset_project -verbose
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 10 03:09:22 2015...
