5 18 1fda1 13 5 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (add1.vcd) 2 -o (add1.cdd) 2 -v (add1.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 add1.verilator.v 1 18 1 
2 1 7 7 7 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 13 13 13 11001a c 1 300c 0 0 1 1 gend_clock
2 3 13 13 13 9001a 12 27 300a 2 0 1 18 0 1 0 0 0 0
2 4 13 13 13 1d0021 6 3d 7002 0 0 1 18 0 1 0 0 0 0 u$1
1 gend_clock 1 2 d 1 0 0 0 1 17 1 1 0 1 1 0
1 i 2 5 1070008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 j 3 5 107000b 1 0 31 0 32 49 0 ffffffff 0 0 0 0
4 1 1 0 0 1
4 3 21 4 0 3
4 4 26 3 0 3
3 1 main.u$0 "TOP.v.u$0" 0 add1.verilator.v 7 10 1 
2 5 8 8 8 120014 1 0 1008 0 0 32 48 86 0
2 6 8 8 8 e000e 1 0 1008 0 0 32 48 1 0
2 7 8 8 8 a000a 1 0 1008 0 0 32 48 5 0
2 8 8 8 8 50006 1 0 1008 0 0 32 48 a 0
2 9 8 8 8 5000a 1 6 1208 7 8 32 18 0 ffffffff fffffff0 5 a 0
2 10 8 8 8 5000e 1 6 1208 6 9 32 18 0 ffffffff fffffff0 0 e 1
2 11 8 8 8 50014 1 6 1208 5 10 32 18 0 ffffffff ffffff69 86 10 0
2 12 8 8 8 10001 0 1 1410 0 0 32 33 i
2 13 8 8 8 10014 1 37 1a 11 12
2 14 9 9 9 140016 1 0 1008 0 0 32 48 86 0
2 15 9 9 9 130016 1 4d 1008 14 0 32 50 0 ffffffff 85 ffffff7a 0 0
2 16 9 9 9 f000f 1 0 1008 0 0 32 48 1 0
2 17 9 9 9 e000f 1 4d 1008 16 0 32 50 0 ffffffff 0 ffffffff 0 0
2 18 9 9 9 a000a 1 0 1008 0 0 32 48 5 0
2 19 9 9 9 50006 1 0 1008 0 0 32 48 a 0
2 20 9 9 9 5000a 1 6 1208 18 19 32 18 0 ffffffff fffffff0 5 a 0
2 21 9 9 9 5000f 1 6 1208 17 20 32 18 0 ffffffff 0 fffffff0 0 f
2 22 9 9 9 50016 1 6 1208 15 21 32 18 0 ffffffff 81 ffffff70 4 a
2 23 9 9 9 10001 0 1 1410 0 0 32 33 j
2 24 9 9 9 10016 1 37 1a 22 23
4 13 11 24 24 13
4 24 0 0 0 13
3 1 main.u$1 "TOP.v.u$1" 0 add1.verilator.v 13 15 1 
2 25 14 14 14 f0010 6 0 3008 0 0 32 48 a 0
2 26 14 14 14 6000a 6 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 27 14 14 14 60010 6 14 10303c 25 26 1 18 0 1 1 1 0 0
2 28 14 14 14 20012 6 39 10202e 27 0
2 29 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
4 29 20 0 0 28
4 28 31 29 0 28
