$comment
	File created using the following command:
		vcd file Parte_E.msim.vcd -direction
$end
$date
	Sun Nov  2 21:28:43 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module maquina_de_estados_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " reset $end
$var wire 1 # S1 $end
$var wire 1 $ S2 $end
$var wire 1 % S3 $end
$var wire 1 & S4 $end
$var wire 1 ' X $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_clock $end
$var wire 1 2 ww_reset $end
$var wire 1 3 ww_X $end
$var wire 1 4 ww_S1 $end
$var wire 1 5 ww_S2 $end
$var wire 1 6 ww_S3 $end
$var wire 1 7 ww_S4 $end
$var wire 1 8 \clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 9 \clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 : \clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ; \clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 < \S1~output_o\ $end
$var wire 1 = \S2~output_o\ $end
$var wire 1 > \S3~output_o\ $end
$var wire 1 ? \S4~output_o\ $end
$var wire 1 @ \clock~input_o\ $end
$var wire 1 A \clock~inputclkctrl_outclk\ $end
$var wire 1 B \reset~input_o\ $end
$var wire 1 C \X~input_o\ $end
$var wire 1 D \fstate.state_bit_0~1_combout\ $end
$var wire 1 E \fstate.state_bit_0~2_combout\ $end
$var wire 1 F \fstate.state_bit_0~q\ $end
$var wire 1 G \fstate.state_bit_2~0_combout\ $end
$var wire 1 H \fstate.state_bit_2~q\ $end
$var wire 1 I \fstate.state_bit_1~0_combout\ $end
$var wire 1 J \fstate.state_bit_1~q\ $end
$var wire 1 K \S4~0_combout\ $end
$var wire 1 L \S1~0_combout\ $end
$var wire 1 M \S2~0_combout\ $end
$var wire 1 N \S4~1_combout\ $end
$var wire 1 O \fstate.state_bit_0~0_combout\ $end
$var wire 1 P \S3~0_combout\ $end
$var wire 1 Q \S4~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
1'
0(
1)
x*
1+
1,
1-
1.
1/
10
01
02
13
14
05
06
07
1<
0=
0>
0?
0@
0A
0B
1C
1D
1E
0F
0G
0H
0I
0J
1K
1L
0M
0N
0O
0P
0Q
18
19
1:
0;
$end
#25000
1!
11
1@
1;
1A
1F
0D
1I
1M
0E
1=
15
1$
#50000
0!
01
0@
0;
0A
#75000
1!
11
1@
1;
1A
0F
1J
1D
1N
1P
1Q
1E
1?
1>
17
16
1&
1%
#100000
0!
01
0@
0;
0A
#125000
1!
11
1@
1;
1A
1F
0D
0E
1G
0N
0Q
0?
07
0&
#150000
0!
01
0@
0;
0A
#175000
1!
11
1@
1;
1A
0F
1H
0K
1D
0G
0I
0P
0L
0M
0=
0<
0>
05
04
06
0$
0#
0%
#200000
0!
01
0@
0;
0A
#225000
1!
11
1@
1;
1A
0H
0J
1E
1K
1L
1<
14
1#
#250000
0!
01
0@
0;
0A
#275000
1!
11
1@
1;
1A
1F
0D
1I
1M
0E
1=
15
1$
#290000
0'
03
0C
1D
1O
1Q
1P
1E
1?
17
1>
1&
16
1%
#300000
0!
01
0@
0;
0A
#325000
1!
11
1@
1;
1A
1J
0E
1G
0M
0O
0P
0=
05
0>
0$
06
0%
#350000
0!
01
0@
0;
0A
#375000
1!
11
1@
1;
1A
0F
1H
0K
0G
0I
1M
0Q
0L
0M
0?
1=
07
15
0=
0<
0&
1$
05
04
0$
0#
#400000
0!
01
0@
0;
0A
#425000
1!
11
1@
1;
1A
0H
0J
1O
1E
1K
1M
1P
1>
1=
16
15
1%
1$
#450000
0!
01
0@
0;
0A
#475000
1!
11
1@
1;
1A
1F
1I
1L
1Q
1?
1<
17
14
1&
1#
#500000
0!
01
0@
0;
0A
#525000
1!
11
1@
1;
1A
1J
0E
1G
0M
0O
0P
0=
05
0>
0$
06
0%
#550000
0!
01
0@
0;
0A
#575000
1!
11
1@
1;
1A
0F
1H
0K
0G
0I
1M
0Q
0L
0M
0?
1=
07
15
0=
0<
0&
1$
05
04
0$
0#
#600000
0!
01
0@
0;
0A
#625000
1!
11
1@
1;
1A
0H
0J
1O
1E
1K
1M
1P
1>
1=
16
15
1%
1$
#650000
0!
01
0@
0;
0A
#675000
1!
11
1@
1;
1A
1F
1I
1L
1Q
1?
1<
17
14
1&
1#
#700000
0!
01
0@
0;
0A
#725000
1!
11
1@
1;
1A
1J
0E
1G
0M
0O
0P
0=
05
0>
0$
06
0%
#750000
0!
01
0@
0;
0A
#775000
1!
11
1@
1;
1A
0F
1H
0K
0G
0I
1M
0Q
0L
0M
0?
1=
07
15
0=
0<
0&
1$
05
04
0$
0#
#800000
0!
01
0@
0;
0A
#825000
1!
11
1@
1;
1A
0H
0J
1O
1E
1K
1M
1P
1>
1=
16
15
1%
1$
#850000
0!
01
0@
0;
0A
#875000
1!
11
1@
1;
1A
1F
1I
1L
1Q
1?
1<
17
14
1&
1#
#900000
0!
01
0@
0;
0A
#925000
1!
11
1@
1;
1A
1J
0E
1G
0M
0O
0P
0=
05
0>
0$
06
0%
#950000
0!
01
0@
0;
0A
#975000
1!
11
1@
1;
1A
0F
1H
0K
0G
0I
1M
0Q
0L
0M
0?
1=
07
15
0=
0<
0&
1$
05
04
0$
0#
#990000
1'
13
1C
#1000000
