Verilator Tree Dump (format 0x3900) from <e482> to <e559>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab6793a0 <e368> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0xaaaaab67d350 <e483#> {c1ai}  CyclicLeftShiftRegister_PosEdge_2Bit -> CyclicLeftShiftRegister_PosEdge_2Bit [scopep=0]
    1:2: VAR 0xaaaaab6796d0 <e372> {c2al} @dt=0xaaaaab675030@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679a70 <e377> {c3al} @dt=0xaaaaab675030@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67ca80 <e383> {c4ar} @dt=0xaaaaab66c810@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67ce20 <e389> {c5aw} @dt=0xaaaaab66c810@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6812e0 <e492#> {c2al} @dt=0xaaaaab675030@(G/w1)
    1:2:1: VARREF 0xaaaaab6811c0 <e489#> {c2al} @dt=0xaaaaab675030@(G/w1)  clock [RV] <- VAR 0xaaaaab6796d0 <e372> {c2al} @dt=0xaaaaab675030@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6810a0 <e490#> {c2al} @dt=0xaaaaab675030@(G/w1)  clock [LV] => VAR 0xaaaaab67f7e0 <e521#> {c2al} @dt=0xaaaaab675030@(G/w1)  CyclicLeftShiftRegister_PosEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6815e0 <e501#> {c3al} @dt=0xaaaaab675030@(G/w1)
    1:2:1: VARREF 0xaaaaab6814c0 <e498#> {c3al} @dt=0xaaaaab675030@(G/w1)  reset [RV] <- VAR 0xaaaaab679a70 <e377> {c3al} @dt=0xaaaaab675030@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6813a0 <e499#> {c3al} @dt=0xaaaaab675030@(G/w1)  reset [LV] => VAR 0xaaaaab67f960 <e217> {c3al} @dt=0xaaaaab675030@(G/w1)  CyclicLeftShiftRegister_PosEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6818e0 <e510#> {c4ar} @dt=0xaaaaab66c810@(G/w2)
    1:2:1: VARREF 0xaaaaab6817c0 <e507#> {c4ar} @dt=0xaaaaab66c810@(G/w2)  D [RV] <- VAR 0xaaaaab67ca80 <e383> {c4ar} @dt=0xaaaaab66c810@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6816a0 <e508#> {c4ar} @dt=0xaaaaab66c810@(G/w2)  D [LV] => VAR 0xaaaaab67fae0 <e225> {c4ar} @dt=0xaaaaab66c810@(G/w2)  CyclicLeftShiftRegister_PosEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab681c20 <e519#> {c5aw} @dt=0xaaaaab66c810@(G/w2)
    1:2:1: VARREF 0xaaaaab681b00 <e516#> {c5aw} @dt=0xaaaaab66c810@(G/w2)  Q [RV] <- VAR 0xaaaaab67ce20 <e389> {c5aw} @dt=0xaaaaab66c810@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6819e0 <e517#> {c5aw} @dt=0xaaaaab66c810@(G/w2)  Q [LV] => VAR 0xaaaaab67fc60 <e334> {c5aw} @dt=0xaaaaab66c810@(G/w2)  CyclicLeftShiftRegister_PosEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67f7e0 <e521#> {c2al} @dt=0xaaaaab675030@(G/w1)  CyclicLeftShiftRegister_PosEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67f960 <e217> {c3al} @dt=0xaaaaab675030@(G/w1)  CyclicLeftShiftRegister_PosEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fae0 <e225> {c4ar} @dt=0xaaaaab66c810@(G/w2)  CyclicLeftShiftRegister_PosEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fc60 <e334> {c5aw} @dt=0xaaaaab66c810@(G/w2)  CyclicLeftShiftRegister_PosEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab67fde0 <e140> {c7af}
    1:2:1: SENTREE 0xaaaaab67fea0 <e149> {c7am}
    1:2:1:1: SENITEM 0xaaaaab67ff60 <e74> {c7ao} [POS]
    1:2:1:1:1: VARREF 0xaaaaab680020 <e234> {c7aw} @dt=0xaaaaab675030@(G/w1)  clock [RV] <- VAR 0xaaaaab6796d0 <e372> {c2al} @dt=0xaaaaab675030@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0xaaaaab680140 <e419> {c10ap} @dt=0xaaaaab66c810@(G/w2)
    1:2:2:1: COND 0xaaaaab680200 <e410> {c10as} @dt=0xaaaaab66c810@(G/w2)
    1:2:2:1:1: VARREF 0xaaaaab6802c0 <e406> {c9an} @dt=0xaaaaab675030@(G/w1)  reset [RV] <- VAR 0xaaaaab679a70 <e377> {c3al} @dt=0xaaaaab675030@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: CONST 0xaaaaab6803e0 <e407> {c10as} @dt=0xaaaaab66c810@(G/w2)  2'h0
    1:2:2:1:3: CONCAT 0xaaaaab680520 <e408> {c12az} @dt=0xaaaaab66c810@(G/w2)
    1:2:2:1:3:1: SEL 0xaaaaab6805e0 <e347> {c12au} @dt=0xaaaaab675030@(G/w1) decl[1:0]]
    1:2:2:1:3:1:1: VARREF 0xaaaaab6806b0 <e250> {c12at} @dt=0xaaaaab66c810@(G/w2)  D [RV] <- VAR 0xaaaaab67ca80 <e383> {c4ar} @dt=0xaaaaab66c810@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:1:2: CONST 0xaaaaab6807d0 <e276> {c12ax} @dt=0xaaaaab675480@(G/sw1)  1'h0
    1:2:2:1:3:1:3: CONST 0xaaaaab680910 <e346> {c12av} @dt=0xaaaaab678b40@(G/w32)  32'h1
    1:2:2:1:3:2: SEL 0xaaaaab680a50 <e358> {c12bc} @dt=0xaaaaab675030@(G/w1) decl[1:0]]
    1:2:2:1:3:2:1: VARREF 0xaaaaab680b20 <e288> {c12bb} @dt=0xaaaaab66c810@(G/w2)  D [RV] <- VAR 0xaaaaab67ca80 <e383> {c4ar} @dt=0xaaaaab66c810@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:2:2: CONST 0xaaaaab680c40 <e314> {c12bd} @dt=0xaaaaab675480@(G/sw1)  1'h1
    1:2:2:1:3:2:3: CONST 0xaaaaab680d80 <e357> {c12bc} @dt=0xaaaaab678b40@(G/w32)  32'h1
    1:2:2:2: VARREF 0xaaaaab680ec0 <e336> {c10an} @dt=0xaaaaab66c810@(G/w2)  Q [LV] => VAR 0xaaaaab67ce20 <e389> {c5aw} @dt=0xaaaaab66c810@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0xaaaaab67e9c0 <e433> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab675030 <e208> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab675480 <e267> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab67e9c0 <e433> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab66c810 <e224> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab678b40 <e341> {c12av} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab66bff0 <e26> {c4am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab675c90 <e83> {c10as} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab677300 <e122> {c12as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab677430 <e129> {c12as} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab66b920 <e204> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab675030 <e208> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66bca0 <e211> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab66c810 <e224> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab66d850 <e232> {c5am} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab6751f0 <e247> {c12av} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab6753a0 <e255> {c12au} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab675480 <e267> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab678b40 <e341> {c12av} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab67e9c0 <e433> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa} u1=0x1  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
