-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_ID/ip/design_ID_IF_0_0/sim/design_ID_IF_0_0.v" \
  "../../../bd/design_ID/ip/design_ID_RegsIfId_0_0/sim/design_ID_RegsIfId_0_0.v" \
  "../../../bd/design_ID/ip/design_ID_ID_Stage_0_0/sim/design_ID_ID_Stage_0_0.v" \
  "../../../bd/design_ID/ip/design_ID_ID_Stage_Reg_0_0/sim/design_ID_ID_Stage_Reg_0_0.v" \
  "../../../bd/design_ID/sim/design_ID.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

