module top_module (
    input clk,
    input w, R, E, L,
    output Q
);
    
    wire m0,m1;
    
    assign m0=E?w:Q;
    assign m1=L?R:m0;
    
    always@(posedge clk)begin
        Q<=m1;
    end

endmodule
