[GENERAL]
model_file: ridecore.vlist[top],reset_procedure.ets,init.ssts,state_copy.ssts,nop_m.ssts
clock_behaviors: DetClock(clk, 1)
vcd: True

[DEFAULT]
bmc_length: 27
solver_name: btor
precondition: reset_done
no_arrays: False
default_initial_value: 0
prove: False

[Single Instruction for SW]
description: "Check for Single Instruction"
assumptions: (state_counter = 7_10) -> ((inst_constraint0.SW = 1_1) & (rd!= 0_5)&(next(instruction)= instruction));(state_counter = 8_10) -> ((next(instruction)= instruction));(state_counter = 9_10) -> ((next(instruction)= instruction));
formula: (state_counter = 26_10)-> (datamemory.mem[addr_sw[2:8]] = pipe.aregfile.regfile.mem[rs2_copy])
verification: safety
bmc_length_min: 20
