$date
	Thu Nov 15 01:18:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testing $end
$var wire 1 ! B2 $end
$var wire 1 " B1 $end
$var reg 1 # I $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$scope module ej1 $end
$var wire 1 " B1 $end
$var wire 1 ! B2 $end
$var wire 1 & D2 $end
$var wire 1 # I $end
$var wire 1 $ S $end
$var wire 1 % clk $end
$var wire 1 ' clk1 $end
$var wire 1 ( clk2 $end
$var wire 1 ) conn4 $end
$var wire 1 * conn3 $end
$var wire 1 + conn2 $end
$var wire 1 , conn1 $end
$var wire 1 - Q2 $end
$var wire 1 . Q1 $end
$var wire 1 / D1 $end
$scope module ff1 $end
$var wire 1 ' clk $end
$var wire 1 / data $end
$var wire 1 0 reset $end
$var reg 1 . q $end
$upscope $end
$scope module ff2 $end
$var wire 1 ( clk $end
$var wire 1 & data $end
$var wire 1 1 reset $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
00
1/
0.
0-
1,
0+
0*
1)
x(
x'
0&
x%
0$
1#
0"
0!
$end
#1000
0'
0(
0%
#2000
0/
1&
1*
1+
0)
1"
1.
1'
1(
1%
#3000
0'
0(
0%
#4000
1/
0&
0*
0+
1)
0"
0.
1!
1-
1'
1(
1%
#5000
0'
0(
0%
#6000
1"
1.
0!
0-
0/
1+
0,
1$
1'
1(
1%
#7000
0'
0(
0%
#8000
1/
0+
0"
0.
0&
0*
1)
1,
0$
1'
1(
1%
#9000
0'
0(
0%
#10000
1+
0)
1"
1.
1&
1*
0#
1'
1(
1%
#11000
0'
0(
0%
#12000
1!
1-
1'
1(
1%
#15000
