/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  reg [6:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_83z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[1] | in_data[63]) & (in_data[33] | in_data[4]));
  assign celloutsig_0_20z = ~((celloutsig_0_3z | in_data[19]) & (celloutsig_0_5z[4] | celloutsig_0_16z));
  assign celloutsig_0_21z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_0z | celloutsig_0_5z[6]));
  assign celloutsig_0_2z = ~((in_data[34] | celloutsig_0_1z) & (in_data[24] | celloutsig_0_0z));
  assign celloutsig_0_22z = ~((celloutsig_0_15z | celloutsig_0_9z) & (celloutsig_0_5z[3] | celloutsig_0_11z));
  assign celloutsig_0_23z = ~((celloutsig_0_18z | celloutsig_0_6z) & (celloutsig_0_20z | celloutsig_0_13z));
  assign celloutsig_0_24z = ~((celloutsig_0_11z | celloutsig_0_19z) & (celloutsig_0_1z | celloutsig_0_5z[1]));
  assign celloutsig_0_25z = ~((celloutsig_0_15z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_5z[2]));
  assign celloutsig_0_26z = ~((celloutsig_0_4z | celloutsig_0_0z) & (celloutsig_0_6z | celloutsig_0_8z));
  assign celloutsig_0_27z = ~((celloutsig_0_12z | celloutsig_0_2z) & (celloutsig_0_3z | celloutsig_0_9z));
  assign celloutsig_0_28z = ~((celloutsig_0_14z | celloutsig_0_10z) & (celloutsig_0_23z | celloutsig_0_17z));
  assign celloutsig_0_29z = ~((celloutsig_0_26z | celloutsig_0_14z) & (celloutsig_0_11z | celloutsig_0_16z));
  assign celloutsig_0_30z = ~((in_data[63] | celloutsig_0_22z) & (celloutsig_0_16z | celloutsig_0_25z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_0z | in_data[38]));
  assign celloutsig_0_32z = ~((celloutsig_0_5z[5] | celloutsig_0_17z) & (celloutsig_0_8z | celloutsig_0_27z));
  assign celloutsig_0_33z = ~((celloutsig_0_26z | celloutsig_0_0z) & (celloutsig_0_10z | celloutsig_0_28z));
  assign celloutsig_0_34z = ~((celloutsig_0_20z | celloutsig_0_14z) & (celloutsig_0_8z | celloutsig_0_17z));
  assign celloutsig_0_35z = ~((celloutsig_0_3z | celloutsig_0_5z[2]) & (celloutsig_0_0z | celloutsig_0_11z));
  assign celloutsig_0_36z = ~((celloutsig_0_32z | celloutsig_0_14z) & (celloutsig_0_3z | celloutsig_0_11z));
  assign celloutsig_0_38z = ~((celloutsig_0_18z | celloutsig_0_29z) & (celloutsig_0_22z | celloutsig_0_17z));
  assign celloutsig_0_39z = ~((celloutsig_0_30z | celloutsig_0_10z) & (celloutsig_0_22z | celloutsig_0_14z));
  assign celloutsig_0_40z = ~((celloutsig_0_13z | celloutsig_0_18z) & (celloutsig_0_20z | celloutsig_0_3z));
  assign celloutsig_0_41z = ~((celloutsig_0_0z | celloutsig_0_24z) & (celloutsig_0_7z | in_data[40]));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | in_data[94]) & (in_data[69] | celloutsig_0_0z));
  assign celloutsig_0_42z = ~((celloutsig_0_23z | celloutsig_0_38z) & (celloutsig_0_39z | celloutsig_0_35z));
  assign celloutsig_0_43z = ~((celloutsig_0_8z | celloutsig_0_34z) & (celloutsig_0_33z | celloutsig_0_36z));
  assign celloutsig_0_44z = ~((celloutsig_0_19z | celloutsig_0_42z) & (celloutsig_0_25z | celloutsig_0_3z));
  assign celloutsig_0_45z = ~((celloutsig_0_34z | celloutsig_0_22z) & (celloutsig_0_2z | celloutsig_0_16z));
  assign celloutsig_0_46z = ~((celloutsig_0_43z | celloutsig_0_7z) & (celloutsig_0_29z | celloutsig_0_10z));
  assign celloutsig_0_48z = ~((celloutsig_0_36z | celloutsig_0_28z) & (celloutsig_0_15z | celloutsig_0_39z));
  assign celloutsig_0_50z = ~((celloutsig_0_27z | celloutsig_0_42z) & (celloutsig_0_27z | celloutsig_0_2z));
  assign celloutsig_0_51z = ~((celloutsig_0_16z | celloutsig_0_35z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_52z = ~((celloutsig_0_40z | celloutsig_0_0z) & (celloutsig_0_12z | celloutsig_0_50z));
  assign celloutsig_0_54z = ~((celloutsig_0_38z | celloutsig_0_45z) & (celloutsig_0_44z | celloutsig_0_40z));
  assign celloutsig_0_56z = ~((celloutsig_0_17z | celloutsig_0_45z) & (celloutsig_0_21z | celloutsig_0_48z));
  assign celloutsig_0_57z = ~((celloutsig_0_44z | celloutsig_0_5z[3]) & (celloutsig_0_34z | celloutsig_0_10z));
  assign celloutsig_0_58z = ~((celloutsig_0_48z | celloutsig_0_56z) & (celloutsig_0_41z | in_data[60]));
  assign celloutsig_0_6z = ~((celloutsig_0_5z[4] | in_data[39]) & (celloutsig_0_2z | celloutsig_0_1z));
  assign celloutsig_0_60z = ~((celloutsig_0_22z | celloutsig_0_12z) & (celloutsig_0_32z | celloutsig_0_40z));
  assign celloutsig_0_62z = ~((celloutsig_0_2z | celloutsig_0_58z) & (celloutsig_0_18z | celloutsig_0_28z));
  assign celloutsig_0_66z = ~((celloutsig_0_50z | celloutsig_0_32z) & (celloutsig_0_30z | celloutsig_0_27z));
  assign celloutsig_0_67z = ~((celloutsig_0_21z | celloutsig_0_15z) & (celloutsig_0_48z | celloutsig_0_6z));
  assign celloutsig_0_7z = ~((in_data[1] | celloutsig_0_2z) & (celloutsig_0_4z | in_data[11]));
  assign celloutsig_0_70z = ~((celloutsig_0_42z | celloutsig_0_32z) & (celloutsig_0_39z | celloutsig_0_36z));
  assign celloutsig_0_71z = ~((celloutsig_0_15z | celloutsig_0_30z) & (celloutsig_0_33z | celloutsig_0_57z));
  assign celloutsig_0_73z = ~((celloutsig_0_33z | celloutsig_0_36z) & (celloutsig_0_44z | celloutsig_0_50z));
  assign celloutsig_0_76z = ~((celloutsig_0_43z | celloutsig_0_73z) & (celloutsig_0_56z | celloutsig_0_52z));
  assign celloutsig_0_77z = ~((celloutsig_0_38z | celloutsig_0_70z) & (celloutsig_0_66z | celloutsig_0_48z));
  assign celloutsig_0_79z = ~((celloutsig_0_18z | celloutsig_0_19z) & (celloutsig_0_45z | celloutsig_0_22z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_1z) & (celloutsig_0_3z | celloutsig_0_0z));
  assign celloutsig_0_80z = ~((celloutsig_0_25z | celloutsig_0_43z) & (celloutsig_0_60z | celloutsig_0_28z));
  assign celloutsig_0_81z = ~((celloutsig_0_22z | celloutsig_0_5z[4]) & (celloutsig_0_79z | celloutsig_0_54z));
  assign celloutsig_0_83z = ~((celloutsig_0_30z | celloutsig_0_35z) & (celloutsig_0_28z | celloutsig_0_27z));
  assign celloutsig_0_86z = ~((celloutsig_0_77z | celloutsig_0_27z) & (celloutsig_0_80z | celloutsig_0_71z));
  assign celloutsig_1_0z = ~((in_data[162] | in_data[140]) & (in_data[177] | in_data[183]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[185]) & (celloutsig_1_0z | in_data[170]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[141]) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_6z) & (celloutsig_0_4z | celloutsig_0_7z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_1_4z = ~((in_data[117] | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_5z = ~((in_data[174] | celloutsig_1_0z) & (in_data[167] | celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_1z) & (celloutsig_1_4z | celloutsig_1_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_3z | celloutsig_1_4z));
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_7z) & (celloutsig_1_6z | celloutsig_1_7z));
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_7z) & (celloutsig_1_7z | celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_3z | in_data[110]));
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_5z[3] | celloutsig_0_8z));
  assign celloutsig_1_13z = ~((celloutsig_1_2z | celloutsig_1_4z) & (celloutsig_1_12z | celloutsig_1_5z));
  assign celloutsig_1_14z = ~((celloutsig_1_4z | celloutsig_1_13z) & (celloutsig_1_1z | celloutsig_1_12z));
  assign celloutsig_1_18z = ~((celloutsig_1_9z | celloutsig_1_1z) & (celloutsig_1_4z | celloutsig_1_14z));
  assign celloutsig_1_19z = ~((celloutsig_1_1z | celloutsig_1_8z) & (celloutsig_1_3z | celloutsig_1_18z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_6z) & (in_data[70] | celloutsig_0_2z));
  assign celloutsig_0_1z = ~((in_data[3] | celloutsig_0_0z) & (celloutsig_0_0z | in_data[33]));
  assign celloutsig_0_12z = ~((celloutsig_0_5z[0] | celloutsig_0_10z) & (celloutsig_0_8z | celloutsig_0_2z));
  assign celloutsig_0_13z = ~((celloutsig_0_11z | celloutsig_0_4z) & (celloutsig_0_4z | celloutsig_0_7z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z | celloutsig_0_7z) & (celloutsig_0_12z | in_data[76]));
  assign celloutsig_0_15z = ~((celloutsig_0_9z | celloutsig_0_10z) & (celloutsig_0_13z | celloutsig_0_6z));
  assign celloutsig_0_16z = ~((celloutsig_0_12z | celloutsig_0_12z) & (celloutsig_0_14z | celloutsig_0_6z));
  assign celloutsig_0_17z = ~((celloutsig_0_0z | celloutsig_0_15z) & (celloutsig_0_12z | celloutsig_0_7z));
  assign celloutsig_0_18z = ~((celloutsig_0_15z | celloutsig_0_6z) & (celloutsig_0_12z | celloutsig_0_11z));
  assign celloutsig_0_19z = ~((celloutsig_0_16z | in_data[11]) & (celloutsig_0_0z | celloutsig_0_10z));
  reg [13:0] _81_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[0])
    if (clkin_data[0]) _81_ <= 14'h0000;
    else _81_ <= { celloutsig_0_62z, celloutsig_0_81z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_46z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_51z, celloutsig_0_9z, celloutsig_0_52z, celloutsig_0_67z, celloutsig_0_26z, celloutsig_0_76z, celloutsig_0_83z };
  assign out_data[45:32] = _81_;
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_5z = in_data[73:67];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z };
endmodule
