{"Robert M. Williams": [0, ["IBM perspectives on the electrical design automation industry (keynote address)", ["Robert M. Williams"], "https://doi.org/10.1145/318013.318014", 0, "dac", 1986]], "Robert J. Smith II": [0, ["Fundamentals of parallel logic simulation", ["Robert J. Smith II"], "https://doi.org/10.1145/318013.318016", 11, "dac", 1986], ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2, "dac", 1986]], "Kenneth F. Wong": [0, ["Statistics on logic simulation", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", 7, "dac", 1986]], "Mark A. Franklin": [0, ["Statistics on logic simulation", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", 7, "dac", 1986]], "Roger D. Chamberlain": [0, ["Statistics on logic simulation", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", 7, "dac", 1986]], "B. L. Shing": [0, ["Statistics on logic simulation", ["Kenneth F. Wong", "Mark A. Franklin", "Roger D. Chamberlain", "B. L. Shing"], "https://doi.org/10.1145/318013.318017", 7, "dac", 1986]], "Edward H. Frank": [0, ["Exploiting parallelism in a switch-level simulation machine", ["Edward H. Frank"], "https://doi.org/10.1145/318013.318018", 7, "dac", 1986]], "Randy H. Katz": [0, ["A version server for computer-aided design data", ["Randy H. Katz", "M. Anwarrudin", "Ellis E. Chang"], "https://doi.org/10.1145/318013.318019", 7, "dac", 1986]], "M. Anwarrudin": [0, ["A version server for computer-aided design data", ["Randy H. Katz", "M. Anwarrudin", "Ellis E. Chang"], "https://doi.org/10.1145/318013.318019", 7, "dac", 1986]], "Ellis E. Chang": [8.193666412026346e-09, ["A version server for computer-aided design data", ["Randy H. Katz", "M. Anwarrudin", "Ellis E. Chang"], "https://doi.org/10.1145/318013.318019", 7, "dac", 1986]], "Dominique Rieu": [0, ["Semantics of CAD objects for generalized databases", ["Dominique Rieu", "Gia Toan Nguyen"], "https://doi.org/10.1145/318013.318020", 7, "dac", 1986]], "Gia Toan Nguyen": [0, ["Semantics of CAD objects for generalized databases", ["Dominique Rieu", "Gia Toan Nguyen"], "https://doi.org/10.1145/318013.318020", 7, "dac", 1986]], "Shlomo Weiss": [0, ["DOSS: a storage system for design data", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", 7, "dac", 1986]], "Katie Rotzell": [0, ["DOSS: a storage system for design data", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", 7, "dac", 1986]], "Tom Rhyne": [0, ["DOSS: a storage system for design data", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", 7, "dac", 1986], ["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", 7, "dac", 1986]], "Arny Goldfein": [0, ["DOSS: a storage system for design data", ["Shlomo Weiss", "Katie Rotzell", "Tom Rhyne", "Arny Goldfein"], "https://doi.org/10.1145/318013.318021", 7, "dac", 1986]], "David Knapp": [0, ["A design utility manager: the ADAM planning engine", ["David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/318013.318022", 7, "dac", 1986]], "Alice C. Parker": [0, ["A design utility manager: the ADAM planning engine", ["David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/318013.318022", 7, "dac", 1986], ["Sehwa: a program for synthesis of pipelines", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/318013.318086", 7, "dac", 1986], ["MAHA: a program for datapath synthesis", ["Alice C. Parker", "Jorge T. Pizarro", "Mitch J. Mlinar"], "https://doi.org/10.1145/318013.318087", 6, "dac", 1986], ["PLEST: a program for area estimation of VLSI integrated circuits", ["Fadi J. Kurdahi", "Alice C. Parker"], "https://doi.org/10.1145/318013.318088", 7, "dac", 1986]], "Michael L. Bushnell": [0, ["VLSI CAD tool integration using the Ulysses environment", ["Michael L. Bushnell", "Stephen W. Director"], "https://doi.org/10.1145/318013.318023", 7, "dac", 1986]], "Stephen W. Director": [0, ["VLSI CAD tool integration using the Ulysses environment", ["Michael L. Bushnell", "Stephen W. Director"], "https://doi.org/10.1145/318013.318023", 7, "dac", 1986], ["CINNAMON: coupled integration and nodal analysis of MOS networks", ["Luis M. Vidigal", "Sani R. Nassif", "Stephen W. Director"], "https://doi.org/10.1145/318013.318042", 7, "dac", 1986]], "Forrest Brewer": [0, ["An expert-system paradigm for design", ["Forrest Brewer", "Daniel Gajski"], "https://doi.org/10.1145/318013.318024", 7, "dac", 1986]], "Daniel Gajski": [0, ["An expert-system paradigm for design", ["Forrest Brewer", "Daniel Gajski"], "https://doi.org/10.1145/318013.318024", 7, "dac", 1986], ["Flow graph representation", ["Alex Orailoglu", "Daniel Gajski"], "https://doi.org/10.1145/318013.318093", 7, "dac", 1986]], "J. M. Hancock": [0, ["Tutorial on parallel processing for design automation applications (tutorial session)", ["J. M. Hancock", "S. DasGupta"], "https://doi.org/10.1145/318013.318025", 9, "dac", 1986]], "S. DasGupta": [0, ["Tutorial on parallel processing for design automation applications (tutorial session)", ["J. M. Hancock", "S. DasGupta"], "https://doi.org/10.1145/318013.318025", 9, "dac", 1986]], "Aart J. de Geus": [0, ["Logic synthesis and optimization benchmarks for the 1986 Design Automation Conference", ["Aart J. de Geus"], "https://doi.org/10.1145/318013.318027", 0, "dac", 1986], ["SOCRATES: a system for automatically synthesizing and optimizing combinational logic", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", 7, "dac", 1986]], "David Gregory": [0, ["SOCRATES: a system for automatically synthesizing and optimizing combinational logic", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", 7, "dac", 1986]], "Karen A. Bartlett": [0, ["SOCRATES: a system for automatically synthesizing and optimizing combinational logic", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", 7, "dac", 1986]], "Gary D. Hachtel": [0, ["SOCRATES: a system for automatically synthesizing and optimizing combinational logic", ["David Gregory", "Karen A. Bartlett", "Aart J. de Geus", "Gary D. Hachtel"], "https://doi.org/10.1145/318013.318026", 7, "dac", 1986]], "Tsutomu Sasao": [0, ["MACDAS: multi-level AND-OR circuit synthesis using two-variable function generators", ["Tsutomu Sasao"], "https://doi.org/10.1145/318013.318028", 8, "dac", 1986]], "William H. Joyner Jr.": [0, ["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", 7, "dac", 1986]], "Louise Trevillyan": [0, ["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", 7, "dac", 1986]], "Daniel Brand": [0, ["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", 7, "dac", 1986]], "Theresa A. Nix": [0, ["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", 7, "dac", 1986]], "Steven C. Gundersen": [0, ["Technology adaption in logic synthesis", ["William H. Joyner Jr.", "Louise Trevillyan", "Daniel Brand", "Theresa A. Nix", "Steven C. Gundersen"], "https://doi.org/10.1145/318013.318029", 7, "dac", 1986]], "D. F. Wong": [0, ["A new algorithm for floorplan design", ["D. F. Wong", "C. L. Liu"], "https://doi.org/10.1145/318013.318030", 7, "dac", 1986]], "C. L. Liu": [0, ["A new algorithm for floorplan design", ["D. F. Wong", "C. L. Liu"], "https://doi.org/10.1145/318013.318030", 7, "dac", 1986]], "Jayaram Bhasker": [0, ["A linear algorithm to find a rectangular dual of a planar triangulated graph", ["Jayaram Bhasker", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318031", 7, "dac", 1986]], "Sartaj Sahni": [0, ["A linear algorithm to find a rectangular dual of a planar triangulated graph", ["Jayaram Bhasker", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318031", 7, "dac", 1986], ["Simulated annealing and combinatorial optimization", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/318013.318059", 7, "dac", 1986], ["A time and space efficient net extractor", ["Surendra Nahar", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318080", 7, "dac", 1986]], "Hyunchul Shin": [0.999739021062851, ["Two-dimensional compaction by \"zone refining\"", ["Hyunchul Shin", "Alberto L. Sangiovanni-Vincentelli", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318032", 8, "dac", 1986]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Two-dimensional compaction by \"zone refining\"", ["Hyunchul Shin", "Alberto L. Sangiovanni-Vincentelli", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318032", 8, "dac", 1986], ["TimberWolf3.2: a new standard cell placement and global routing package", ["Carl Sechen", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318083", 8, "dac", 1986], ["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", 8, "dac", 1986], ["Mixed-level fault coverage estimation", ["Hi-Keung Tony Ma", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318102", 7, "dac", 1986], ["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", 0, "dac", 1986]], "Carlo H. Sequin": [0, ["Two-dimensional compaction by \"zone refining\"", ["Hyunchul Shin", "Alberto L. Sangiovanni-Vincentelli", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318032", 8, "dac", 1986], ["Plug-in timing models for an abstract timing verifier", ["David E. Wallace", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318140", 7, "dac", 1986]], "Sching L. Lin": [0, ["Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layout", ["Sching L. Lin", "Jonathan Allen"], "https://doi.org/10.1145/318013.318033", 8, "dac", 1986]], "Jonathan Allen": [0, ["Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layout", ["Sching L. Lin", "Jonathan Allen"], "https://doi.org/10.1145/318013.318033", 8, "dac", 1986]], "Venkat V. Venkataraman": [0, ["GEMS: an automatic layout tool for MIMOLA schematics", ["Venkat V. Venkataraman", "Craig D. Wilcox"], "https://doi.org/10.1145/318013.318034", 7, "dac", 1986]], "Craig D. Wilcox": [0, ["GEMS: an automatic layout tool for MIMOLA schematics", ["Venkat V. Venkataraman", "Craig D. Wilcox"], "https://doi.org/10.1145/318013.318034", 7, "dac", 1986]], "Akira Sugimoto": [0, ["An object-oriented visual simulator for microprogram development", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", 7, "dac", 1986]], "Shigeru Abe": [0, ["An object-oriented visual simulator for microprogram development", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", 7, "dac", 1986]], "Masahiro Kuroda": [0, ["An object-oriented visual simulator for microprogram development", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", 7, "dac", 1986]], "Yukio Kato": [0, ["An object-oriented visual simulator for microprogram development", ["Akira Sugimoto", "Shigeru Abe", "Masahiro Kuroda", "Yukio Kato"], "https://doi.org/10.1145/318013.318035", 7, "dac", 1986]], "Alberto Di Janni": [0, ["A monitor for complex CAD systems", ["Alberto Di Janni"], "https://doi.org/10.1145/318013.318036", 7, "dac", 1986]], "Katherine Hammer": [0, ["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", 7, "dac", 1986]], "Dan Radin": [0, ["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", 7, "dac", 1986]], "John Hardin": [0, ["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", 7, "dac", 1986]], "Tina Timmerman": [0, ["Automating the generation of interactive interfaces", ["Katherine Hammer", "Dan Radin", "Tom Rhyne", "John Hardin", "Tina Timmerman"], "https://doi.org/10.1145/318013.318037", 7, "dac", 1986]], "Dan Adler": [0, ["SIMMOS: a multiple-delay switch-level simulator", ["Dan Adler"], "https://doi.org/10.1145/318013.318038", 5, "dac", 1986]], "Zeev Barzilai": [0, ["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", 7, "dac", 1986]], "Daniel K. Beece": [0, ["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", 7, "dac", 1986]], "Leendert M. Huisman": [0, ["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", 7, "dac", 1986]], "Vijay S. Iyengar": [0, ["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", 7, "dac", 1986]], "Gabriel M. Silberman": [0, ["SLS - a fast switch level simulator for verification and fault coverage analysis", ["Zeev Barzilai", "Daniel K. Beece", "Leendert M. Huisman", "Vijay S. Iyengar", "Gabriel M. Silberman"], "https://doi.org/10.1145/318013.318039", 7, "dac", 1986]], "William S. Beckett": [0, ["MOS circuit models in Network C", ["William S. Beckett"], "https://doi.org/10.1145/318013.318041", 8, "dac", 1986]], "Luis M. Vidigal": [0, ["CINNAMON: coupled integration and nodal analysis of MOS networks", ["Luis M. Vidigal", "Sani R. Nassif", "Stephen W. Director"], "https://doi.org/10.1145/318013.318042", 7, "dac", 1986]], "Sani R. Nassif": [0, ["CINNAMON: coupled integration and nodal analysis of MOS networks", ["Luis M. Vidigal", "Sani R. Nassif", "Stephen W. Director"], "https://doi.org/10.1145/318013.318042", 7, "dac", 1986]], "Peter Odryna": [0, ["A workstation-mixed model circuit simulator", ["Peter Odryna", "Kevin Nazareth", "Carl Christensen"], "https://doi.org/10.1145/318013.318043", 7, "dac", 1986]], "Kevin Nazareth": [0, ["A workstation-mixed model circuit simulator", ["Peter Odryna", "Kevin Nazareth", "Carl Christensen"], "https://doi.org/10.1145/318013.318043", 7, "dac", 1986]], "Carl Christensen": [0, ["A workstation-mixed model circuit simulator", ["Peter Odryna", "Kevin Nazareth", "Carl Christensen"], "https://doi.org/10.1145/318013.318043", 7, "dac", 1986]], "Yue-Sun Kuo": [0, ["Generating essential primes for a Boolean function with multiple-valued inputs", ["Yue-Sun Kuo", "W. K. Chou"], "https://doi.org/10.1145/318013.318044", 7, "dac", 1986]], "W. K. Chou": [0, ["Generating essential primes for a Boolean function with multiple-valued inputs", ["Yue-Sun Kuo", "W. K. Chou"], "https://doi.org/10.1145/318013.318044", 7, "dac", 1986]], "Kenneth J. Supowit": [0, ["A new method for verifying sequential circuits", ["Kenneth J. Supowit", "Steven J. Friedman"], "https://doi.org/10.1145/318013.318045", 8, "dac", 1986]], "Steven J. Friedman": [0, ["A new method for verifying sequential circuits", ["Kenneth J. Supowit", "Steven J. Friedman"], "https://doi.org/10.1145/318013.318045", 8, "dac", 1986]], "Gotaro Odawara": [0, ["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", 7, "dac", 1986]], "Masahiro Tomita": [0, ["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", 7, "dac", 1986]], "Osamu Okuzawa": [0, ["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", 7, "dac", 1986]], "Tomomichi Ohta": [0, ["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", 7, "dac", 1986]], "Zhen-quan Zhuang": [0, ["A logic verifier based on Boolean comparison", ["Gotaro Odawara", "Masahiro Tomita", "Osamu Okuzawa", "Tomomichi Ohta", "Zhen-quan Zhuang"], "https://doi.org/10.1145/318013.318046", 7, "dac", 1986]], "S. Bapat": [0, ["Reasoning about digital systems using temporal logic", ["S. Bapat", "G. Venkatesh"], "https://doi.org/10.1145/318013.318047", 5, "dac", 1986]], "G. Venkatesh": [0, ["Reasoning about digital systems using temporal logic", ["S. Bapat", "G. Venkatesh"], "https://doi.org/10.1145/318013.318047", 5, "dac", 1986]], "Manfred Glesner": [0, ["SCAT - a new statistical timing verifier in a silicon compiler system", ["Manfred Glesner", "Johannes Schuck", "R. B. Steck"], "https://doi.org/10.1145/318013.318048", 7, "dac", 1986]], "Johannes Schuck": [0, ["SCAT - a new statistical timing verifier in a silicon compiler system", ["Manfred Glesner", "Johannes Schuck", "R. B. Steck"], "https://doi.org/10.1145/318013.318048", 7, "dac", 1986]], "R. B. Steck": [0, ["SCAT - a new statistical timing verifier in a silicon compiler system", ["Manfred Glesner", "Johannes Schuck", "R. B. Steck"], "https://doi.org/10.1145/318013.318048", 7, "dac", 1986]], "Seung Ho Hwang": [0.9997744262218475, ["An accuration delay modeling technique for switch-level timing verification", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", 7, "dac", 1986]], "Young Hwan Kim": [0.9837838560342789, ["An accuration delay modeling technique for switch-level timing verification", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", 7, "dac", 1986]], "A. Richard Newton": [0, ["An accuration delay modeling technique for switch-level timing verification", ["Seung Ho Hwang", "Young Hwan Kim", "A. Richard Newton"], "https://doi.org/10.1145/318013.318049", 7, "dac", 1986], ["An empirical analysis of the performance of a multiprocessor-based circuit simulator", ["George K. Jacob", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1145/318013.318108", 6, "dac", 1986], ["GENIE: a generalized array optimizer for VLSI synthesis", ["Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/318013.318127", 7, "dac", 1986]], "Andrzej J. Strojwas": [0, ["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", 2, "dac", 1986]], "Clark Beck": [0, ["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", 2, "dac", 1986]], "Dennis Buss": [0, ["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", 2, "dac", 1986]], "Tulin Erdim Mangir": [0, ["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", 2, "dac", 1986]], "Charles H. Stapper": [0, ["Yield of VLSI circuits: myths vs. reality (panel)", ["Andrzej J. Strojwas", "Clark Beck", "Dennis Buss", "Tulin Erdim Mangir", "Charles H. Stapper"], "https://doi.org/10.1145/318013.318050", 2, "dac", 1986]], "Weiwei Mao": [0, ["Robust test generation algorithm for stuck-open fault in CMOS circuits", ["Weiwei Mao", "Xieting Ling"], "https://doi.org/10.1145/318013.318051", 7, "dac", 1986]], "Xieting Ling": [0, ["Robust test generation algorithm for stuck-open fault in CMOS circuits", ["Weiwei Mao", "Xieting Ling"], "https://doi.org/10.1145/318013.318051", 7, "dac", 1986]], "Hsi-Ching Shih": [0, ["Transistor-level test generation for physical failures in CMOS circuits", ["Hsi-Ching Shih", "Jacob A. Abraham"], "https://doi.org/10.1145/318013.318052", 7, "dac", 1986]], "Jacob A. Abraham": [0, ["Transistor-level test generation for physical failures in CMOS circuits", ["Hsi-Ching Shih", "Jacob A. Abraham"], "https://doi.org/10.1145/318013.318052", 7, "dac", 1986]], "Ralph Marlett": [0, ["An effective test generation system for sequential circuits", ["Ralph Marlett"], "https://doi.org/10.1145/318013.318053", 7, "dac", 1986]], "Daniel S. Barclay": [0, ["A heuristic chip-level test generation algorithm", ["Daniel S. Barclay", "James R. Armstrong"], "https://doi.org/10.1145/318013.318054", 6, "dac", 1986]], "James R. Armstrong": [0, ["A heuristic chip-level test generation algorithm", ["Daniel S. Barclay", "James R. Armstrong"], "https://doi.org/10.1145/318013.318054", 6, "dac", 1986]], "Pierre G. Paulin": [0, ["HAL: a multi-paradigm approach to automatic data path synthesis", ["Pierre G. Paulin", "John P. Knight", "Emil F. Girczyc"], "https://doi.org/10.1145/318013.318055", 8, "dac", 1986]], "John P. Knight": [0, ["HAL: a multi-paradigm approach to automatic data path synthesis", ["Pierre G. Paulin", "John P. Knight", "Emil F. Girczyc"], "https://doi.org/10.1145/318013.318055", 8, "dac", 1986]], "Emil F. Girczyc": [0, ["HAL: a multi-paradigm approach to automatic data path synthesis", ["Pierre G. Paulin", "John P. Knight", "Emil F. Girczyc"], "https://doi.org/10.1145/318013.318055", 8, "dac", 1986]], "Peter Marwedel": [0, ["A new synthesis for the MIMOLA software system", ["Peter Marwedel"], "https://doi.org/10.1145/318013.318056", 7, "dac", 1986]], "Zebo Peng": [0, ["Synthesis of VLSI systems with the CAMAD design aid", ["Zebo Peng"], "https://doi.org/10.1145/318013.318057", 7, "dac", 1986]], "R. Bruck": [0, ["Synthesis of concurrent modular controllers from algorithmic descriptions", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", 8, "dac", 1986]], "Bernd Kleinjohann": [0, ["Synthesis of concurrent modular controllers from algorithmic descriptions", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", 8, "dac", 1986]], "Thomas Kathofer": [0, ["Synthesis of concurrent modular controllers from algorithmic descriptions", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", 8, "dac", 1986]], "Franz J. Rammig": [0, ["Synthesis of concurrent modular controllers from algorithmic descriptions", ["R. Bruck", "Bernd Kleinjohann", "Thomas Kathofer", "Franz J. Rammig"], "https://doi.org/10.1145/318013.318058", 8, "dac", 1986]], "Surendra Nahar": [0, ["Simulated annealing and combinatorial optimization", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/318013.318059", 7, "dac", 1986], ["A time and space efficient net extractor", ["Surendra Nahar", "Sartaj Sahni"], "https://doi.org/10.1145/318013.318080", 7, "dac", 1986]], "Eugene Shragowitz": [0, ["Simulated annealing and combinatorial optimization", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/318013.318059", 7, "dac", 1986], ["Automated layout synthesis in the YASC silicon compiler", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", 7, "dac", 1986]], "Antoni A. Szepieniec": [0, ["Integrated placement/routing in sliced layouts", ["Antoni A. Szepieniec"], "https://doi.org/10.1145/318013.318060", 8, "dac", 1986]], "Knut M. Just": [0, ["On the relative placement and the transportation problem for standard-cell layout", ["Knut M. Just", "Jurgen M. Kleinhans", "Frank M. Johannes"], "https://doi.org/10.1145/318013.318061", 6, "dac", 1986]], "Jurgen M. Kleinhans": [0, ["On the relative placement and the transportation problem for standard-cell layout", ["Knut M. Just", "Jurgen M. Kleinhans", "Frank M. Johannes"], "https://doi.org/10.1145/318013.318061", 6, "dac", 1986]], "Frank M. Johannes": [0, ["On the relative placement and the transportation problem for standard-cell layout", ["Knut M. Just", "Jurgen M. Kleinhans", "Frank M. Johannes"], "https://doi.org/10.1145/318013.318061", 6, "dac", 1986]], "Mark R. Hartoog": [0, ["Analysis of placement procedures for VLSI standard cell layout", ["Mark R. Hartoog"], "https://doi.org/10.1145/318013.318062", 6, "dac", 1986]], "Moe Shahdad": [0, ["An overview of VHDL language and technology", ["Moe Shahdad"], "https://doi.org/10.1145/318013.318063", 7, "dac", 1986], ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2, "dac", 1986]], "John P. Eurich": [0, ["A tutorial introduction to the electronic design interchange format (tutorial session)", ["John P. Eurich"], "https://doi.org/10.1145/318013.318064", 7, "dac", 1986], ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2, "dac", 1986]], "Wilfried Daehn": [0, ["A unified treatment of PLA faults by Boolean differences", ["Wilfried Daehn"], "https://doi.org/10.1145/318013.318065", 5, "dac", 1986]], "Michiel M. Ligthart": [0, ["Design-for-testability of PLA's using statistical cooling", ["Michiel M. Ligthart", "Emile H. L. Aarts", "Frans P. M. Beenker"], "https://doi.org/10.1145/318013.318066", 7, "dac", 1986]], "Emile H. L. Aarts": [0, ["Design-for-testability of PLA's using statistical cooling", ["Michiel M. Ligthart", "Emile H. L. Aarts", "Frans P. M. Beenker"], "https://doi.org/10.1145/318013.318066", 7, "dac", 1986]], "Frans P. M. Beenker": [0, ["Design-for-testability of PLA's using statistical cooling", ["Michiel M. Ligthart", "Emile H. L. Aarts", "Frans P. M. Beenker"], "https://doi.org/10.1145/318013.318066", 7, "dac", 1986]], "M. Ladjadj": [0, ["Use of the subscripted DALG in submodule testing with applications in cellular arrays", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", 8, "dac", 1986]], "J. F. McDonald": [0, ["Use of the subscripted DALG in submodule testing with applications in cellular arrays", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", 8, "dac", 1986]], "D.-H. Ho": [0, ["Use of the subscripted DALG in submodule testing with applications in cellular arrays", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", 8, "dac", 1986]], "W. Murray": [0, ["Use of the subscripted DALG in submodule testing with applications in cellular arrays", ["M. Ladjadj", "J. F. McDonald", "D.-H. Ho", "W. Murray"], "https://doi.org/10.1145/318013.318068", 8, "dac", 1986]], "Yasuhiro Ohno": [0, ["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", 6, "dac", 1986]], "Masayuki Miyoshi": [0, ["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", 6, "dac", 1986], ["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", 6, "dac", 1986]], "Norio Yamada": [0, ["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", 6, "dac", 1986]], "Toshihiko Odaka": [0, ["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", 6, "dac", 1986]], "Tokinori Kozawa": [0, ["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", 6, "dac", 1986], ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", 7, "dac", 1986]], "Kooichiro Ishihara": [0, ["Principles of design automatioon system for very large scale computer design", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Norio Yamada", "Toshihiko Odaka", "Tokinori Kozawa", "Kooichiro Ishihara"], "https://doi.org/10.1145/318013.318069", 6, "dac", 1986]], "Yoshio Ooshima": [0, ["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", 6, "dac", 1986]], "Atsushi Sugiyama": [0, ["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", 6, "dac", 1986]], "Nobuhiko Onizuka": [0, ["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", 6, "dac", 1986]], "Nobutaka Amano": [0, ["An extensive logic simulation method of very large scale computer design", ["Masayuki Miyoshi", "Yoshio Ooshima", "Atsushi Sugiyama", "Nobuhiko Onizuka", "Nobutaka Amano"], "https://doi.org/10.1145/318013.318070", 6, "dac", 1986]], "Yooji Tsuchiya": [0, ["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", 6, "dac", 1986]], "Masato Morita": [0, ["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", 6, "dac", 1986]], "Yukio Ikariya": [0, ["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", 6, "dac", 1986]], "Eiichi Tsurumi": [0, ["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", 6, "dac", 1986]], "Teruo Mori": [0, ["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", 6, "dac", 1986]], "Tamoatsu Yanagita": [0, ["Establishment of higher level logic design for very large scale computer", ["Yooji Tsuchiya", "Masato Morita", "Yukio Ikariya", "Eiichi Tsurumi", "Teruo Mori", "Tamoatsu Yanagita"], "https://doi.org/10.1145/318013.318071", 6, "dac", 1986]], "Roger J. Pachter": [0, ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2, "dac", 1986]], "Ronald Waxman": [0, ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2, "dac", 1986]], "J. Hines": [0, ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2, "dac", 1986]], "H. G. Adhead": [0, ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2, "dac", 1986]], "L. OConnell": [0, ["Computer aided (CA) tools integration and related standards development (panel session)", ["Roger J. Pachter", "Robert J. Smith II", "Ronald Waxman", "J. Hines", "H. G. Adhead", "L. OConnell", "Moe Shahdad", "John P. Eurich"], "https://doi.org/10.1145/318013.318072", 2, "dac", 1986]], "David R. Tryon": [0, ["Self-testing with correlated faults", ["David R. Tryon"], "https://doi.org/10.1145/318013.318073", 4, "dac", 1986]], "Gerd Kruger": [0, ["Automatic generation of self-test programs - a new feature of the MIMOLA design system", ["Gerd Kruger"], "https://doi.org/10.1145/318013.318074", 7, "dac", 1986]], "Sy-Yen Kuo": [0, ["Efficient spare allocation in reconfigurable arrays", ["Sy-Yen Kuo", "W. Kent Fuchs"], "https://doi.org/10.1145/318013.318075", 6, "dac", 1986]], "W. Kent Fuchs": [0, ["Efficient spare allocation in reconfigurable arrays", ["Sy-Yen Kuo", "W. Kent Fuchs"], "https://doi.org/10.1145/318013.318075", 6, "dac", 1986]], "T. Shinsha": [0, ["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", 7, "dac", 1986]], "T. Kubo": [0, ["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", 7, "dac", 1986]], "Y. Sakataya": [0, ["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", 7, "dac", 1986]], "J. Koshishita": [0, ["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", 7, "dac", 1986]], "Koichiro Ishihara": [0, ["Incremental logic synthesis through gate logic structure identification", ["T. Shinsha", "T. Kubo", "Y. Sakataya", "J. Koshishita", "Koichiro Ishihara"], "https://doi.org/10.1145/318013.318076", 7, "dac", 1986]], "Reiji Toyoshima": [0, ["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", 6, "dac", 1986]], "Yoshimitsu Takiguchi": [0, ["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", 6, "dac", 1986]], "Kazumi Matsumoto": [0, ["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", 6, "dac", 1986]], "Hidetomo Hongou": [0, ["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", 6, "dac", 1986]], "Mashiro Hashimoto": [0, ["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", 6, "dac", 1986]], "Ryotaro Kamikawai": [0, ["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", 6, "dac", 1986]], "Katsuhiko Takizawa": [0, ["An effective delay analysis system for a large scale computer design", ["Reiji Toyoshima", "Yoshimitsu Takiguchi", "Kazumi Matsumoto", "Hidetomo Hongou", "Mashiro Hashimoto", "Ryotaro Kamikawai", "Katsuhiko Takizawa"], "https://doi.org/10.1145/318013.318077", 6, "dac", 1986]], "Yasushi Ogawa": [0, ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", 7, "dac", 1986]], "Tatsuki Ishii": [0, ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", 7, "dac", 1986]], "Yoichi Shiraishi": [0, ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", 7, "dac", 1986]], "Hidekazu Terai": [0, ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", 7, "dac", 1986]], "Kyoji Yuyama": [0, ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", 7, "dac", 1986]], "Kyoji Chiba": [0, ["Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs", ["Yasushi Ogawa", "Tatsuki Ishii", "Yoichi Shiraishi", "Hidekazu Terai", "Tokinori Kozawa", "Kyoji Yuyama", "Kyoji Chiba"], "https://doi.org/10.1145/318013.318079", 7, "dac", 1986]], "R. D. Freeman": [0, ["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", 7, "dac", 1986]], "S. M. Kang": [0.5, ["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", 7, "dac", 1986]], "C. G. Lin-Hendel": [0, ["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", 7, "dac", 1986]], "M. L. Newby": [0, ["Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning", ["R. D. Freeman", "S. M. Kang", "C. G. Lin-Hendel", "M. L. Newby"], "https://doi.org/10.1145/318013.318081", 7, "dac", 1986]], "Ahsan Bootehsaz": [0, ["A technology independent approach to hierarchical IC layout extraction", ["Ahsan Bootehsaz", "Robert A. Cottrel"], "https://doi.org/10.1145/318013.318082", 7, "dac", 1986]], "Robert A. Cottrel": [0, ["A technology independent approach to hierarchical IC layout extraction", ["Ahsan Bootehsaz", "Robert A. Cottrel"], "https://doi.org/10.1145/318013.318082", 7, "dac", 1986]], "Carl Sechen": [0, ["TimberWolf3.2: a new standard cell placement and global routing package", ["Carl Sechen", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318083", 8, "dac", 1986]], "Peter S. Hauge": [0, ["Vanguard: a chip physical design system", ["Peter S. Hauge", "Ellen J. Yoffa"], "https://doi.org/10.1145/318013.318084", 7, "dac", 1986]], "Ellen J. Yoffa": [0, ["Vanguard: a chip physical design system", ["Peter S. Hauge", "Ellen J. Yoffa"], "https://doi.org/10.1145/318013.318084", 7, "dac", 1986]], "David E. Krekelberg": [0, ["Automated layout synthesis in the YASC silicon compiler", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", 7, "dac", 1986]], "Gerald E. Sobelman": [0, ["Automated layout synthesis in the YASC silicon compiler", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", 7, "dac", 1986]], "Li-Shin Lin": [0, ["Automated layout synthesis in the YASC silicon compiler", ["David E. Krekelberg", "Eugene Shragowitz", "Gerald E. Sobelman", "Li-Shin Lin"], "https://doi.org/10.1145/318013.318085", 7, "dac", 1986]], "Nohbyung Park": [0.990628719329834, ["Sehwa: a program for synthesis of pipelines", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/318013.318086", 7, "dac", 1986]], "Jorge T. Pizarro": [0, ["MAHA: a program for datapath synthesis", ["Alice C. Parker", "Jorge T. Pizarro", "Mitch J. Mlinar"], "https://doi.org/10.1145/318013.318087", 6, "dac", 1986]], "Mitch J. Mlinar": [0, ["MAHA: a program for datapath synthesis", ["Alice C. Parker", "Jorge T. Pizarro", "Mitch J. Mlinar"], "https://doi.org/10.1145/318013.318087", 6, "dac", 1986]], "Fadi J. Kurdahi": [0, ["PLEST: a program for area estimation of VLSI integrated circuits", ["Fadi J. Kurdahi", "Alice C. Parker"], "https://doi.org/10.1145/318013.318088", 7, "dac", 1986]], "Michael C. McFarland": [0, ["Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions", ["Michael C. McFarland"], "https://doi.org/10.1145/318013.318089", 7, "dac", 1986]], "W. K. Luk": [0, ["Hierarchial global wiring for custom chip design", ["W. K. Luk", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1145/318013.318090", 9, "dac", 1986]], "Donald T. Tang": [0, ["Hierarchial global wiring for custom chip design", ["W. K. Luk", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1145/318013.318090", 9, "dac", 1986]], "C. K. Wong": [0, ["Hierarchial global wiring for custom chip design", ["W. K. Luk", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1145/318013.318090", 9, "dac", 1986]], "Charles H. Ng": [0, ["An industrial world channel router for non-rectangular channels", ["Charles H. Ng"], "https://doi.org/10.1145/318013.318091", 5, "dac", 1986]], "Douglas Braun": [0, ["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", 8, "dac", 1986]], "Jeffrey L. Burns": [0, ["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", 8, "dac", 1986]], "Srinivas Devadas": [0, ["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", 8, "dac", 1986], ["GENIE: a generalized array optimizer for VLSI synthesis", ["Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/318013.318127", 7, "dac", 1986]], "Hi-Keung Tony Ma": [0, ["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", 8, "dac", 1986], ["Mixed-level fault coverage estimation", ["Hi-Keung Tony Ma", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318102", 7, "dac", 1986]], "Kartikeya Mayaram": [0, ["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", 8, "dac", 1986]], "Fabio Romeo": [0, ["Chameleon: a new multi-layer channel router", ["Douglas Braun", "Jeffrey L. Burns", "Srinivas Devadas", "Hi-Keung Tony Ma", "Kartikeya Mayaram", "Fabio Romeo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318092", 8, "dac", 1986]], "Alex Orailoglu": [0, ["Flow graph representation", ["Alex Orailoglu", "Daniel Gajski"], "https://doi.org/10.1145/318013.318093", 7, "dac", 1986]], "Julio S. Aude": [0, ["A design rule database system to support technology-adaptable applications", ["Julio S. Aude", "Hilary J. Kahn"], "https://doi.org/10.1145/318013.318094", 7, "dac", 1986]], "Hilary J. Kahn": [0, ["A design rule database system to support technology-adaptable applications", ["Julio S. Aude", "Hilary J. Kahn"], "https://doi.org/10.1145/318013.318094", 7, "dac", 1986]], "John Ivie": [0, ["STL - a high level language for simulation and test", ["John Ivie", "Kwok-Woon Larry Lai"], "https://doi.org/10.1145/318013.318095", 7, "dac", 1986]], "Kwok-Woon Larry Lai": [0, ["STL - a high level language for simulation and test", ["John Ivie", "Kwok-Woon Larry Lai"], "https://doi.org/10.1145/318013.318095", 7, "dac", 1986]], "Jon A. Solworth": [0, ["GENERIC: a silicon compiler support language", ["Jon A. Solworth"], "https://doi.org/10.1145/318013.318097", 7, "dac", 1986]], "William P. Birmingham": [0, ["Knowlege-based expert systems and their application (tutorial session", ["William P. Birmingham", "Rostam Joobbani", "Jin Kim"], "https://doi.org/10.1145/318013.318098", 9, "dac", 1986]], "Rostam Joobbani": [0, ["Knowlege-based expert systems and their application (tutorial session", ["William P. Birmingham", "Rostam Joobbani", "Jin Kim"], "https://doi.org/10.1145/318013.318098", 9, "dac", 1986]], "Jin Kim": [0.10449475049972534, ["Knowlege-based expert systems and their application (tutorial session", ["William P. Birmingham", "Rostam Joobbani", "Jin Kim"], "https://doi.org/10.1145/318013.318098", 9, "dac", 1986]], "Hans-Joachim Wunderlich": [0, ["On fault modeling for dynamic MOS circuits", ["Hans-Joachim Wunderlich", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/318013.318100", 7, "dac", 1986]], "Wolfgang Rosenstiel": [0, ["On fault modeling for dynamic MOS circuits", ["Hans-Joachim Wunderlich", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/318013.318100", 7, "dac", 1986]], "Sanjay J. Patel": [0, ["Effectiveness of heuristics measures for automatic test pattern generation", ["Sanjay J. Patel", "Janak H. Patel"], "https://doi.org/10.1145/318013.318101", 6, "dac", 1986]], "Janak H. Patel": [0, ["Effectiveness of heuristics measures for automatic test pattern generation", ["Sanjay J. Patel", "Janak H. Patel"], "https://doi.org/10.1145/318013.318101", 6, "dac", 1986]], "Wojciech Maly": [0, ["Optimal order of the VLSI IC testing sequence", ["Wojciech Maly"], "https://doi.org/10.1145/318013.318103", 7, "dac", 1986]], "Saul A. Kravitz": [0, ["Multiprocessor-based placement by simulated annealing", ["Saul A. Kravitz", "Rob A. Rutenbar"], "https://doi.org/10.1145/318013.318104", 7, "dac", 1986]], "Rob A. Rutenbar": [0, ["Multiprocessor-based placement by simulated annealing", ["Saul A. Kravitz", "Rob A. Rutenbar"], "https://doi.org/10.1145/318013.318104", 7, "dac", 1986]], "Takumi Watanabe": [0, ["A new routing algorithm and its hardware implementation", ["Takumi Watanabe", "Yoshi Sugiyama"], "https://doi.org/10.1145/318013.318105", 7, "dac", 1986]], "Yoshi Sugiyama": [0, ["A new routing algorithm and its hardware implementation", ["Takumi Watanabe", "Yoshi Sugiyama"], "https://doi.org/10.1145/318013.318105", 7, "dac", 1986]], "Shigeru Takasaki": [0, ["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", 7, "dac", 1986]], "Tohru Sasaki": [0, ["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", 7, "dac", 1986]], "Nobuyoshi Nomizu": [0, ["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", 7, "dac", 1986]], "Hiroshi Ishikura": [0, ["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", 7, "dac", 1986]], "Nobuhiko Koike": [0, ["HAL II: a mixed level hardware logic simulation system", ["Shigeru Takasaki", "Tohru Sasaki", "Nobuyoshi Nomizu", "Hiroshi Ishikura", "Nobuhiko Koike"], "https://doi.org/10.1145/318013.318106", 7, "dac", 1986]], "George K. Jacob": [0, ["An empirical analysis of the performance of a multiprocessor-based circuit simulator", ["George K. Jacob", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1145/318013.318108", 6, "dac", 1986]], "Donald O. Pederson": [0, ["An empirical analysis of the performance of a multiprocessor-based circuit simulator", ["George K. Jacob", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1145/318013.318108", 6, "dac", 1986]], "Takao Saito": [0, ["A rule-based logic circuit synthesis system for CMOS gate arrays", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", 7, "dac", 1986]], "Hiroyuki Sugimoto": [0, ["A rule-based logic circuit synthesis system for CMOS gate arrays", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", 7, "dac", 1986]], "Masami Yamazaki": [0, ["A rule-based logic circuit synthesis system for CMOS gate arrays", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", 7, "dac", 1986]], "Nobuaki Kawato": [0, ["A rule-based logic circuit synthesis system for CMOS gate arrays", ["Takao Saito", "Hiroyuki Sugimoto", "Masami Yamazaki", "Nobuaki Kawato"], "https://doi.org/10.1145/318013.318109", 7, "dac", 1986]], "Hiroyuki Watanabe": [0, ["Flute - a floorplanning agent for full custom VLSI design", ["Hiroyuki Watanabe", "Bryan D. Ackland"], "https://doi.org/10.1145/318013.318111", 7, "dac", 1986]], "Bryan D. Ackland": [0, ["Flute - a floorplanning agent for full custom VLSI design", ["Hiroyuki Watanabe", "Bryan D. Ackland"], "https://doi.org/10.1145/318013.318111", 7, "dac", 1986]], "T. Watanabe": [0, ["Knowledge-based optimal IIL generator from conventional logic circuit descriptions", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", 7, "dac", 1986]], "T. Masuishi": [0, ["Knowledge-based optimal IIL generator from conventional logic circuit descriptions", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", 7, "dac", 1986]], "T. Nishiyama": [0, ["Knowledge-based optimal IIL generator from conventional logic circuit descriptions", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", 7, "dac", 1986]], "N. Horie": [0, ["Knowledge-based optimal IIL generator from conventional logic circuit descriptions", ["T. Watanabe", "T. Masuishi", "T. Nishiyama", "N. Horie"], "https://doi.org/10.1145/318013.318112", 7, "dac", 1986]], "Edward J. DeJesus": [0, ["PEARL: an expert system for power supply layout", ["Edward J. DeJesus", "James P. Callan", "Curtis R. Whitehead"], "https://doi.org/10.1145/318013.318114", 7, "dac", 1986]], "James P. Callan": [0, ["PEARL: an expert system for power supply layout", ["Edward J. DeJesus", "James P. Callan", "Curtis R. Whitehead"], "https://doi.org/10.1145/318013.318114", 7, "dac", 1986]], "Curtis R. Whitehead": [0, ["PEARL: an expert system for power supply layout", ["Edward J. DeJesus", "James P. Callan", "Curtis R. Whitehead"], "https://doi.org/10.1145/318013.318114", 7, "dac", 1986]], "Bryan Preas": [0, ["Automatic placement a review of current techniques (tutorial session)", ["Bryan Preas", "Patrick G. Karger"], "https://doi.org/10.1145/318013.318124", 8, "dac", 1986]], "Patrick G. Karger": [0, ["Automatic placement a review of current techniques (tutorial session)", ["Bryan Preas", "Patrick G. Karger"], "https://doi.org/10.1145/318013.318124", 8, "dac", 1986]], "Howard S. Rifkin": [0, ["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", 0, "dac", 1986]], "William R. Heller": [0, ["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", 0, "dac", 1986]], "Steve Law": [0, ["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", 0, "dac", 1986]], "Misha Burich": [0, ["Floor planning systems (panel session)", ["Howard S. Rifkin", "William R. Heller", "Steve Law", "Misha Burich", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/318013.318125", 0, "dac", 1986]], "Christine M. Gerveshi": [0, ["Comparison of CMOS PLA and polycell representations of control logic", ["Christine M. Gerveshi"], "https://doi.org/10.1145/318013.318128", 5, "dac", 1986]], "Alan J. Coppola": [0, ["An implementation of a state assignment heuristic", ["Alan J. Coppola"], "https://doi.org/10.1145/318013.318129", 7, "dac", 1986]], "Edmund M. Clarke": [0, ["Escher - a geometrical layout system for recursively defined circuits", ["Edmund M. Clarke", "Yulin Feng"], "https://doi.org/10.1145/318013.318126", 4, "dac", 1986]], "Yulin Feng": [0, ["Escher - a geometrical layout system for recursively defined circuits", ["Edmund M. Clarke", "Yulin Feng"], "https://doi.org/10.1145/318013.318126", 4, "dac", 1986]], "Patrice Frison": [0, ["MADMACS: a new VLSI layout macro editor", ["Patrice Frison", "Eric Gautrin"], "https://doi.org/10.1145/318013.318131", 5, "dac", 1986]], "Eric Gautrin": [0, ["MADMACS: a new VLSI layout macro editor", ["Patrice Frison", "Eric Gautrin"], "https://doi.org/10.1145/318013.318131", 5, "dac", 1986]], "Antony P.-C. Ng": [0, ["A language for describing rectilinear Steiner tree configurations", ["Antony P.-C. Ng", "Clark D. Thompson", "Prabhakar Raghavan"], "https://doi.org/10.1145/318013.318132", 4, "dac", 1986]], "Clark D. Thompson": [0, ["A language for describing rectilinear Steiner tree configurations", ["Antony P.-C. Ng", "Clark D. Thompson", "Prabhakar Raghavan"], "https://doi.org/10.1145/318013.318132", 4, "dac", 1986]], "Prabhakar Raghavan": [0, ["A language for describing rectilinear Steiner tree configurations", ["Antony P.-C. Ng", "Clark D. Thompson", "Prabhakar Raghavan"], "https://doi.org/10.1145/318013.318132", 4, "dac", 1986]], "S. K. Nandy": [0, ["Dual quadtree representation for VLSI designs", ["S. K. Nandy", "L. V. Ramakrishnan"], "https://doi.org/10.1145/318013.318133", 4, "dac", 1986]], "L. V. Ramakrishnan": [0, ["Dual quadtree representation for VLSI designs", ["S. K. Nandy", "L. V. Ramakrishnan"], "https://doi.org/10.1145/318013.318133", 4, "dac", 1986]], "Richard H. Lathrop": [0, ["Precedent-based manipulation of VLSI structures", ["Richard H. Lathrop", "Robert S. Kirk"], "https://doi.org/10.1145/318013.318135", 4, "dac", 1986]], "Robert S. Kirk": [0, ["Precedent-based manipulation of VLSI structures", ["Richard H. Lathrop", "Robert S. Kirk"], "https://doi.org/10.1145/318013.318135", 4, "dac", 1986]], "W. Stephen Adolph": [0, ["A frame based system for representing knowledge about VLSI design: a proposal", ["W. Stephen Adolph", "Hassan K. Reghbati", "Amar Sanmugasunderam"], "https://doi.org/10.1145/318013.318137", 6, "dac", 1986]], "Hassan K. Reghbati": [0, ["A frame based system for representing knowledge about VLSI design: a proposal", ["W. Stephen Adolph", "Hassan K. Reghbati", "Amar Sanmugasunderam"], "https://doi.org/10.1145/318013.318137", 6, "dac", 1986]], "Amar Sanmugasunderam": [0, ["A frame based system for representing knowledge about VLSI design: a proposal", ["W. Stephen Adolph", "Hassan K. Reghbati", "Amar Sanmugasunderam"], "https://doi.org/10.1145/318013.318137", 6, "dac", 1986]], "Sumit Ghosh": [0, ["A rule-based approach to unifying functional and fault simulation and timing verification", ["Sumit Ghosh"], "https://doi.org/10.1145/318013.318138", 6, "dac", 1986]], "David E. Wallace": [0, ["Plug-in timing models for an abstract timing verifier", ["David E. Wallace", "Carlo H. Sequin"], "https://doi.org/10.1145/318013.318140", 7, "dac", 1986]], "Jonathan D. Pincus": [0, ["Delay reduction using simulated annealing", ["Jonathan D. Pincus", "Alvin M. Despain"], "https://doi.org/10.1145/318013.318141", 6, "dac", 1986]], "Alvin M. Despain": [0, ["Delay reduction using simulated annealing", ["Jonathan D. Pincus", "Alvin M. Despain"], "https://doi.org/10.1145/318013.318141", 6, "dac", 1986]], "J. Fernando Naveda": [0, ["A new approach to multi-layer PCB routing with short vias", ["J. Fernando Naveda", "K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318143", 6, "dac", 1986]], "K. C. Chang": [0.5, ["A new approach to multi-layer PCB routing with short vias", ["J. Fernando Naveda", "K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318143", 6, "dac", 1986], ["A preprocessor for the via minimization problem", ["K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318144", 6, "dac", 1986]], "David Hung-Chang Du": [0, ["A new approach to multi-layer PCB routing with short vias", ["J. Fernando Naveda", "K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318143", 6, "dac", 1986], ["A preprocessor for the via minimization problem", ["K. C. Chang", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318144", 6, "dac", 1986], ["Near-optimal n-layer channel routing", ["Richard J. Enbody", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318147", 7, "dac", 1986]], "Richard J. Enbody": [0, ["Near-optimal n-layer channel routing", ["Richard J. Enbody", "David Hung-Chang Du"], "https://doi.org/10.1145/318013.318147", 7, "dac", 1986]], "Ahmed Amine Jerraya": [0, ["Principles of the SYCO compiler", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", 7, "dac", 1986]], "Patrick Varinot": [0, ["Principles of the SYCO compiler", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", 7, "dac", 1986]], "Robert Jamier": [0, ["Principles of the SYCO compiler", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", 7, "dac", 1986]], "Bernard Courtois": [0, ["Principles of the SYCO compiler", ["Ahmed Amine Jerraya", "Patrick Varinot", "Robert Jamier", "Bernard Courtois"], "https://doi.org/10.1145/318013.318148", 7, "dac", 1986]], "Tom Marshburn": [0, ["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", 8, "dac", 1986]], "Ivy Lui": [0, ["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", 8, "dac", 1986]], "Rick Brown": [0, ["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", 8, "dac", 1986]], "Dan Cheung": [0, ["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", 8, "dac", 1986]], "Gary Lum": [0, ["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", 8, "dac", 1986]], "Peter Cheng": [0, ["DATAPATH: a CMOS data path silicon assembler", ["Tom Marshburn", "Ivy Lui", "Rick Brown", "Dan Cheung", "Gary Lum", "Peter Cheng"], "https://doi.org/10.1145/318013.318149", 8, "dac", 1986]], "Paul Six": [0, ["An intelligent module generator environment", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", 6, "dac", 1986]], "Luc J. M. Claesen": [0, ["An intelligent module generator environment", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", 6, "dac", 1986]], "Jan M. Rabaey": [0, ["An intelligent module generator environment", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", 6, "dac", 1986]], "Hugo De Man": [0, ["An intelligent module generator environment", ["Paul Six", "Luc J. M. Claesen", "Jan M. Rabaey", "Hugo De Man"], "https://doi.org/10.1145/318013.318151", 6, "dac", 1986]], "Rathin Putatunda": [0, ["HAPPI: a chip compiler based on double-level-metal technology", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", 8, "dac", 1986]], "David Smith": [0, ["HAPPI: a chip compiler based on double-level-metal technology", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", 8, "dac", 1986]], "Stephen McNeary": [0, ["HAPPI: a chip compiler based on double-level-metal technology", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", 8, "dac", 1986]], "James Crabbe": [0, ["HAPPI: a chip compiler based on double-level-metal technology", ["Rathin Putatunda", "David Smith", "Stephen McNeary", "James Crabbe"], "https://doi.org/10.1145/318013.318153", 8, "dac", 1986]], "Wayne H. Wolf": [0, ["An object-oriented, procedural database for VLSI chip planning", ["Wayne H. Wolf"], "https://doi.org/10.1145/318013.318155", 8, "dac", 1986]], "J. Gonzalez-Sustaeta": [0, ["An automated database design tool using the ELKA conceptual model", ["J. Gonzalez-Sustaeta", "Alejandro P. Buchmann"], "https://doi.org/10.1145/318013.318156", 8, "dac", 1986]], "Alejandro P. Buchmann": [0, ["An automated database design tool using the ELKA conceptual model", ["J. Gonzalez-Sustaeta", "Alejandro P. Buchmann"], "https://doi.org/10.1145/318013.318156", 8, "dac", 1986]], "Christian Jullien": [0, ["A database interface for an integrated CAD system", ["Christian Jullien", "Andre Leblond", "Jacques Lecourvoisier"], "https://doi.org/10.1145/318013.318157", 8, "dac", 1986]], "Andre Leblond": [0, ["A database interface for an integrated CAD system", ["Christian Jullien", "Andre Leblond", "Jacques Lecourvoisier"], "https://doi.org/10.1145/318013.318157", 8, "dac", 1986]], "Jacques Lecourvoisier": [0, ["A database interface for an integrated CAD system", ["Christian Jullien", "Andre Leblond", "Jacques Lecourvoisier"], "https://doi.org/10.1145/318013.318157", 8, "dac", 1986]], "Robert P. Larsen": [0, ["Rules-based object clustering: a data structure for symbolic VLSI synthesis and analysis", ["Robert P. Larsen"], "https://doi.org/10.1145/318013.318158", 10, "dac", 1986]], "Robert E. Canright": [0, ["Simulating and controlling the effects of transmission line impedance mismatches", ["Robert E. Canright"], "https://doi.org/10.1145/318013.318159", 8, "dac", 1986]], "Kuniaki Kishida": [0, ["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", 5, "dac", 1986]], "F. Shirotori": [0, ["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", 5, "dac", 1986]], "Y. Ikemoto": [0, ["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", 5, "dac", 1986]], "Shun Ishiyama": [0, ["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", 5, "dac", 1986]], "Terumine Hayashi": [0, ["A delay test system for high speed logic LSI's", ["Kuniaki Kishida", "F. Shirotori", "Y. Ikemoto", "Shun Ishiyama", "Terumine Hayashi"], "https://doi.org/10.1145/318013.318161", 5, "dac", 1986]], "Toshihiko Tada": [0, ["Router system for printed wiring boards of very high-speed, very large-scale computers", ["Toshihiko Tada", "Akihiko Hanafusa"], "https://doi.org/10.1145/318013.318162", 7, "dac", 1986]], "Akihiko Hanafusa": [0, ["Router system for printed wiring boards of very high-speed, very large-scale computers", ["Toshihiko Tada", "Akihiko Hanafusa"], "https://doi.org/10.1145/318013.318162", 7, "dac", 1986]], "John Kessenich": [0, ["Global forced hierarchical router", ["John Kessenich", "Gary Jackoway"], "https://doi.org/10.1145/318013.318163", 5, "dac", 1986]], "Gary Jackoway": [0, ["Global forced hierarchical router", ["John Kessenich", "Gary Jackoway"], "https://doi.org/10.1145/318013.318163", 5, "dac", 1986]], "Kaoru Kawamura": [0, ["Hierarchical dynamic router", ["Kaoru Kawamura", "Masanobu Umeda", "Hiroshi Shiraishi"], "https://doi.org/10.1145/318013.318164", 7, "dac", 1986]], "Masanobu Umeda": [0, ["Hierarchical dynamic router", ["Kaoru Kawamura", "Masanobu Umeda", "Hiroshi Shiraishi"], "https://doi.org/10.1145/318013.318164", 7, "dac", 1986]], "Hiroshi Shiraishi": [0, ["Hierarchical dynamic router", ["Kaoru Kawamura", "Masanobu Umeda", "Hiroshi Shiraishi"], "https://doi.org/10.1145/318013.318164", 7, "dac", 1986]], "Vijay S. Bobba": [0, ["A parameter-driven router", ["Vijay S. Bobba", "J. W. Smith"], "https://doi.org/10.1145/318013.318165", 9, "dac", 1986]], "J. W. Smith": [0, ["A parameter-driven router", ["Vijay S. Bobba", "J. W. Smith"], "https://doi.org/10.1145/318013.318165", 9, "dac", 1986]], "Pat Lamey": [0, ["Early verification of prototype tooling for IC designs", ["Pat Lamey"], "https://doi.org/10.1145/318013.318166", 4, "dac", 1986]], "J. G. Xiong": [0, ["Algorithms for global routing", ["J. G. Xiong"], "https://doi.org/10.1145/318013.318167", 7, "dac", 1986]]}