Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 04 17:03:06 2016
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LAB6_timing_summary_routed.rpt -rpx LAB6_timing_summary_routed.rpx
| Design       : LAB6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.716        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.716        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clkdiv_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.446 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.446    clkdiv_reg[16]_i_1_n_6
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y49         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clkdiv_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.425 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.425    clkdiv_reg[16]_i_1_n_4
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y49         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clkdiv_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.351 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.351    clkdiv_reg[16]_i_1_n_5
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[18]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y49         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clkdiv_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.335 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.335    clkdiv_reg[16]_i_1_n_7
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[16]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y49         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.332 r  clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.332    clkdiv_reg[12]_i_1_n_6
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[13]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.311 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.311    clkdiv_reg[12]_i_1_n_4
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.237    clkdiv_reg[12]_i_1_n_5
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    clkdiv_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.221 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.221    clkdiv_reg[12]_i_1_n_7
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.218 r  clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.218    clkdiv_reg[8]_i_1_n_6
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[9]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    clkdiv_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    clkdiv_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    clkdiv_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.197 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.197    clkdiv_reg[8]_i_1_n_4
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.062    15.162    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  7.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_0_[11]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[8]_i_1_n_4
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y47         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_0_[15]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[12]_i_1_n_4
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y48         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    clkdiv_reg_n_0_[3]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clkdiv_reg[0]_i_1_n_4
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.727    clkdiv_reg_n_0_[7]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clkdiv_reg[4]_i_1_n_4
    SLICE_X65Y46         FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.725    clkdiv_reg_n_0_[12]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    clkdiv_reg[12]_i_1_n_7
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y48         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.725    clkdiv_reg_n_0_[16]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    clkdiv_reg[16]_i_1_n_7
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y49         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.724    clkdiv_reg_n_0_[4]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    clkdiv_reg[4]_i_1_n_7
    SLICE_X65Y46         FDCE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.105     1.725    clkdiv_reg_n_0_[8]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    clkdiv_reg[8]_i_1_n_7
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y47         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.109     1.730    clkdiv_reg_n_0_[10]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[8]_i_1_n_5
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y47         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.109     1.730    clkdiv_reg_n_0_[14]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[12]_i_1_n_5
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y48         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y45   clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y47   clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y47   clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48   clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48   clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48   clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48   clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y49   clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y49   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   clkdiv_reg[18]/C



