library ieee;
use ieee.std_logic_1164.all;
entity latchD is
    port(clk: in std_logic;
			 reset: in std_logic;
	       ld: in std_logic;
          d: in std_logic_vector(7 downto 0);
          q: out std_logic_vector(7 downto 0));
end latchD;

architecture ffd of latchD is
signal reg: std_logic_vector(7 downto 0) := (others => '0');
    begin
	 q <= reg;
    process (clk,ld,reset)
        begin
		  if reset='1' then
				reg<= (others =>'0');
		  elsif clk'event and clk='1' then
            if ld = '1' then
					reg<=d;
				end if;
			end if;
    end process;
end ffd;