{
	"author": ["Satyamurthy Pullela", "Rajendran Panda", "Abhijit Dharchoudhury", "Gopal Vija"],
	"booktitle": "Proceedings of the Third Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/1998",
	"dblpkey": "conf/date/PullelaPDV98",
	"doi": "10.1109/DATE.1998.656001",
	"pages": "985-986",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["cmos", "combin", "circuit", "size", "by", "stage", "wise", "taper"],
	"title": "CMOS Combinational Circuit Sizing by Stage-wise Tapering",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1998
}