

================================================================
== Vitis HLS Report for 'fully_connect_layer_stream3_9u_s'
================================================================
* Date:           Fri Aug  1 07:20:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  2.478 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  28.568 ns|  28.568 ns|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_1  |        6|        6|         5|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s1 = alloca i32 1"   --->   Operation 8 'alloca' 's1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_7_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_7_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_7_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_6_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_6_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_6_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_5_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_5_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_5_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_4_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_4_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_4_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_3_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_3_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_3_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_2_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_2_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_2_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_1_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_1_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_1_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding5_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_7_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_7_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_7_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_6_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_6_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_6_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_5_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_5_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_5_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_4_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_4_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_4_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_3_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_3_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_3_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_2_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_2_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_2_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_1_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_1_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_1_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding4_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_7_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_7_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_7_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_6_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_6_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_6_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_5_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_5_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_5_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_4_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_4_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_4_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_3_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_3_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_3_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_2_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_2_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_2_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_1_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_1_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_1_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %proj_embedding3_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %s1"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln94 = br void %VITIS_LOOP_98_2.split" [./ComponentStream.h:94]   --->   Operation 91 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%s1_load = load i3 %s1" [./ComponentStream.h:111]   --->   Operation 92 'load' 's1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i3 %s1_load" [./ComponentStream.h:111]   --->   Operation 93 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./ComponentStream.h:95]   --->   Operation 94 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [./ComponentStream.h:94]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./ComponentStream.h:94]   --->   Operation 96 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_1_0, i256 0" [./ComponentStream.h:111]   --->   Operation 97 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 98 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_1_0, i256 0" [./ComponentStream.h:112]   --->   Operation 98 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 99 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_1_0, i256 0" [./ComponentStream.h:113]   --->   Operation 99 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 100 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_2_0, i256 0" [./ComponentStream.h:111]   --->   Operation 100 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 101 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_2_0, i256 0" [./ComponentStream.h:112]   --->   Operation 101 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 102 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_2_0, i256 0" [./ComponentStream.h:113]   --->   Operation 102 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 103 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_3_0, i256 0" [./ComponentStream.h:111]   --->   Operation 103 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 104 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_3_0, i256 0" [./ComponentStream.h:112]   --->   Operation 104 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 105 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_3_0, i256 0" [./ComponentStream.h:113]   --->   Operation 105 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 106 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_4_0, i256 0" [./ComponentStream.h:111]   --->   Operation 106 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 107 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_4_0, i256 0" [./ComponentStream.h:112]   --->   Operation 107 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 108 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_4_0, i256 0" [./ComponentStream.h:113]   --->   Operation 108 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 109 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_5_0, i256 0" [./ComponentStream.h:111]   --->   Operation 109 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 110 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_5_0, i256 0" [./ComponentStream.h:112]   --->   Operation 110 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 111 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_5_0, i256 0" [./ComponentStream.h:113]   --->   Operation 111 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 112 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_6_0, i256 0" [./ComponentStream.h:111]   --->   Operation 112 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 113 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_6_0, i256 0" [./ComponentStream.h:112]   --->   Operation 113 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 114 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_6_0, i256 0" [./ComponentStream.h:113]   --->   Operation 114 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 115 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_7_0, i256 0" [./ComponentStream.h:111]   --->   Operation 115 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 116 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_7_0, i256 0" [./ComponentStream.h:112]   --->   Operation 116 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 117 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_7_0, i256 0" [./ComponentStream.h:113]   --->   Operation 117 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 118 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_1_1, i256 0" [./ComponentStream.h:111]   --->   Operation 118 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 119 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_1_1, i256 0" [./ComponentStream.h:112]   --->   Operation 119 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 120 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_1_1, i256 0" [./ComponentStream.h:113]   --->   Operation 120 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 121 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_2_1, i256 0" [./ComponentStream.h:111]   --->   Operation 121 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 122 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_2_1, i256 0" [./ComponentStream.h:112]   --->   Operation 122 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 123 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_2_1, i256 0" [./ComponentStream.h:113]   --->   Operation 123 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 124 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_3_1, i256 0" [./ComponentStream.h:111]   --->   Operation 124 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 125 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_3_1, i256 0" [./ComponentStream.h:112]   --->   Operation 125 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 126 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_3_1, i256 0" [./ComponentStream.h:113]   --->   Operation 126 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 127 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_4_1, i256 0" [./ComponentStream.h:111]   --->   Operation 127 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 128 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_4_1, i256 0" [./ComponentStream.h:112]   --->   Operation 128 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 129 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_4_1, i256 0" [./ComponentStream.h:113]   --->   Operation 129 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 130 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_5_1, i256 0" [./ComponentStream.h:111]   --->   Operation 130 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 131 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_5_1, i256 0" [./ComponentStream.h:112]   --->   Operation 131 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 132 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_5_1, i256 0" [./ComponentStream.h:113]   --->   Operation 132 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 133 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_6_1, i256 0" [./ComponentStream.h:111]   --->   Operation 133 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 134 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_6_1, i256 0" [./ComponentStream.h:112]   --->   Operation 134 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 135 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_6_1, i256 0" [./ComponentStream.h:113]   --->   Operation 135 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 136 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_7_1, i256 0" [./ComponentStream.h:111]   --->   Operation 136 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 137 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_7_1, i256 0" [./ComponentStream.h:112]   --->   Operation 137 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 138 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_7_1, i256 0" [./ComponentStream.h:113]   --->   Operation 138 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 139 [1/1] (0.67ns)   --->   "%switch_ln97 = switch i3 %s1_load, void %V.i.i9.2.case.8, i3 0, void %V.i.i9.2.case.2, i3 1, void %V.i.i9.2.case.3, i3 5, void %V.i.i9.2.case.7, i3 3, void %V.i.i9.2.case.5, i3 4, void %V.i.i9.2.case.6" [./ComponentStream.h:97]   --->   Operation 139 'switch' 'switch_ln97' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 140 [1/1] (0.67ns)   --->   "%s = add i4 %zext_ln111_3, i4 3" [./ComponentStream.h:94]   --->   Operation 140 'add' 's' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i4 %s" [./ComponentStream.h:94]   --->   Operation 141 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.79ns)   --->   "%icmp_ln94 = icmp_ult  i4 %s, i4 9" [./ComponentStream.h:94]   --->   Operation 142 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln94 = store i3 %trunc_ln94, i3 %s1" [./ComponentStream.h:94]   --->   Operation 143 'store' 'store_ln94' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.end55, void %VITIS_LOOP_98_2.split" [./ComponentStream.h:94]   --->   Operation 144 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 145 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_4_read_1 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_4" [./ComponentStream.h:97]   --->   Operation 145 'read' 'feature_embedding_4_read_1' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 146 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_5_read_2 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_5" [./ComponentStream.h:97]   --->   Operation 146 'read' 'feature_embedding_5_read_2' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 147 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_6_read_2 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_6" [./ComponentStream.h:97]   --->   Operation 147 'read' 'feature_embedding_6_read_2' <Predicate = (s1_load == 4)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 148 [1/1] (0.62ns)   --->   "%br_ln97 = br void %V.i.i9.2.exit" [./ComponentStream.h:97]   --->   Operation 148 'br' 'br_ln97' <Predicate = (s1_load == 4)> <Delay = 0.62>
ST_2 : Operation 149 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_3_read_1 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_3" [./ComponentStream.h:97]   --->   Operation 149 'read' 'feature_embedding_3_read_1' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 150 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_4_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_4" [./ComponentStream.h:97]   --->   Operation 150 'read' 'feature_embedding_4_read' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 151 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_5_read_1 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_5" [./ComponentStream.h:97]   --->   Operation 151 'read' 'feature_embedding_5_read_1' <Predicate = (s1_load == 3)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 152 [1/1] (0.62ns)   --->   "%br_ln97 = br void %V.i.i9.2.exit" [./ComponentStream.h:97]   --->   Operation 152 'br' 'br_ln97' <Predicate = (s1_load == 3)> <Delay = 0.62>
ST_2 : Operation 153 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_5_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_5" [./ComponentStream.h:97]   --->   Operation 153 'read' 'feature_embedding_5_read' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 154 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_6_read_1 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_6" [./ComponentStream.h:97]   --->   Operation 154 'read' 'feature_embedding_6_read_1' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 155 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_7_read_1 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_7" [./ComponentStream.h:97]   --->   Operation 155 'read' 'feature_embedding_7_read_1' <Predicate = (s1_load == 5)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 156 [1/1] (0.62ns)   --->   "%br_ln97 = br void %V.i.i9.2.exit" [./ComponentStream.h:97]   --->   Operation 156 'br' 'br_ln97' <Predicate = (s1_load == 5)> <Delay = 0.62>
ST_2 : Operation 157 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_1_read_1 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_1" [./ComponentStream.h:97]   --->   Operation 157 'read' 'feature_embedding_1_read_1' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 158 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_2_read_1 = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_2" [./ComponentStream.h:97]   --->   Operation 158 'read' 'feature_embedding_2_read_1' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 159 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_3_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_3" [./ComponentStream.h:97]   --->   Operation 159 'read' 'feature_embedding_3_read' <Predicate = (s1_load == 1)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 160 [1/1] (0.62ns)   --->   "%br_ln97 = br void %V.i.i9.2.exit" [./ComponentStream.h:97]   --->   Operation 160 'br' 'br_ln97' <Predicate = (s1_load == 1)> <Delay = 0.62>
ST_2 : Operation 161 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_0_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_0" [./ComponentStream.h:97]   --->   Operation 161 'read' 'feature_embedding_0_read' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 162 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_1_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_1" [./ComponentStream.h:97]   --->   Operation 162 'read' 'feature_embedding_1_read' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 163 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_2_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_2" [./ComponentStream.h:97]   --->   Operation 163 'read' 'feature_embedding_2_read' <Predicate = (s1_load == 0)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 164 [1/1] (0.62ns)   --->   "%br_ln97 = br void %V.i.i9.2.exit" [./ComponentStream.h:97]   --->   Operation 164 'br' 'br_ln97' <Predicate = (s1_load == 0)> <Delay = 0.62>
ST_2 : Operation 165 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_6_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_6" [./ComponentStream.h:97]   --->   Operation 165 'read' 'feature_embedding_6_read' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 166 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_7_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_7" [./ComponentStream.h:97]   --->   Operation 166 'read' 'feature_embedding_7_read' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 167 [1/1] ( I:1.30ns O:1.30ns )   --->   "%feature_embedding_8_read = read i576 @_ssdm_op_Read.ap_fifo.volatile.i576P0A, i576 %feature_embedding_8" [./ComponentStream.h:97]   --->   Operation 167 'read' 'feature_embedding_8_read' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_2 : Operation 168 [1/1] (0.62ns)   --->   "%br_ln97 = br void %V.i.i9.2.exit" [./ComponentStream.h:97]   --->   Operation 168 'br' 'br_ln97' <Predicate = (s1_load != 0 & s1_load != 1 & s1_load != 5 & s1_load != 3 & s1_load != 4)> <Delay = 0.62>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%empty = phi i576 %feature_embedding_1_read, void %V.i.i9.2.case.2, i576 %feature_embedding_2_read_1, void %V.i.i9.2.case.3, i576 %feature_embedding_4_read, void %V.i.i9.2.case.5, i576 %feature_embedding_5_read_2, void %V.i.i9.2.case.6, i576 %feature_embedding_6_read_1, void %V.i.i9.2.case.7, i576 %feature_embedding_7_read, void %V.i.i9.2.case.8" [./ComponentStream.h:97]   --->   Operation 169 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%empty_27 = phi i576 %feature_embedding_0_read, void %V.i.i9.2.case.2, i576 %feature_embedding_1_read_1, void %V.i.i9.2.case.3, i576 %feature_embedding_3_read_1, void %V.i.i9.2.case.5, i576 %feature_embedding_4_read_1, void %V.i.i9.2.case.6, i576 %feature_embedding_5_read, void %V.i.i9.2.case.7, i576 %feature_embedding_6_read, void %V.i.i9.2.case.8" [./ComponentStream.h:97]   --->   Operation 170 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%empty_28 = phi i576 %feature_embedding_2_read, void %V.i.i9.2.case.2, i576 %feature_embedding_3_read, void %V.i.i9.2.case.3, i576 %feature_embedding_5_read_1, void %V.i.i9.2.case.5, i576 %feature_embedding_6_read_2, void %V.i.i9.2.case.6, i576 %feature_embedding_7_read_1, void %V.i.i9.2.case.7, i576 %feature_embedding_8_read, void %V.i.i9.2.case.8" [./ComponentStream.h:97]   --->   Operation 171 'phi' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%sum_5 = trunc i576 %empty_27" [./ComponentStream.h:97]   --->   Operation 172 'trunc' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_27, i576 64" [./ComponentStream.h:97]   --->   Operation 173 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_27, i576 128" [./ComponentStream.h:97]   --->   Operation 174 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_27, i576 192" [./ComponentStream.h:97]   --->   Operation 175 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_27, i576 256" [./ComponentStream.h:97]   --->   Operation 176 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_27, i576 320" [./ComponentStream.h:97]   --->   Operation 177 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_27, i576 384" [./ComponentStream.h:97]   --->   Operation 178 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_27, i576 448" [./ComponentStream.h:97]   --->   Operation 179 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_27, i576 512" [./ComponentStream.h:97]   --->   Operation 180 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_27, i32 192, i32 220" [./ComponentStream.h:107]   --->   Operation 181 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp, i3 0" [./ComponentStream.h:107]   --->   Operation 182 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.01ns)   --->   "%sub_ln107 = sub i32 %p_shl1, i32 %tmp_1" [./ComponentStream.h:107]   --->   Operation 183 'sub' 'sub_ln107' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_27, i32 64, i32 93" [./ComponentStream.h:107]   --->   Operation 184 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_7, i2 0" [./ComponentStream.h:107]   --->   Operation 185 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln107_1 = sub i32 %p_shl2, i32 %tmp_s" [./ComponentStream.h:107]   --->   Operation 186 'sub' 'sub_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_27, i32 128, i32 157" [./ComponentStream.h:107]   --->   Operation 187 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_9, i2 0" [./ComponentStream.h:107]   --->   Operation 188 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.01ns)   --->   "%add_ln107_16 = add i32 %p_shl3, i32 %tmp_8" [./ComponentStream.h:107]   --->   Operation 189 'add' 'add_ln107_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_27, i32 160, i32 188" [./ComponentStream.h:107]   --->   Operation 190 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_10, i3 0" [./ComponentStream.h:107]   --->   Operation 191 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_27, i32 160, i32 190" [./ComponentStream.h:107]   --->   Operation 192 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_11, i1 0" [./ComponentStream.h:107]   --->   Operation 193 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.01ns)   --->   "%sub_ln107_2 = sub i32 %p_shl4, i32 %p_shl5" [./ComponentStream.h:107]   --->   Operation 194 'sub' 'sub_ln107_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_27, i32 544, i32 571" [./ComponentStream.h:107]   --->   Operation 195 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_12, i4 0" [./ComponentStream.h:107]   --->   Operation 196 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_27, i32 544, i32 574" [./ComponentStream.h:107]   --->   Operation 197 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_13, i1 0" [./ComponentStream.h:107]   --->   Operation 198 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.01ns)   --->   "%add_ln107_33 = add i32 %p_shl6, i32 %p_shl7" [./ComponentStream.h:107]   --->   Operation 199 'add' 'add_ln107_33' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp2 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_27, i32 480, i32 507" [./ComponentStream.h:107]   --->   Operation 200 'partselect' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp2, i4 0" [./ComponentStream.h:107]   --->   Operation 201 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_27, i32 448, i32 475" [./ComponentStream.h:107]   --->   Operation 202 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_14, i4 0" [./ComponentStream.h:107]   --->   Operation 203 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.01ns)   --->   "%sub_ln107_3 = sub i32 %p_shl8, i32 %tmp_4" [./ComponentStream.h:107]   --->   Operation 204 'sub' 'sub_ln107_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_27, i32 256, i32 284" [./ComponentStream.h:107]   --->   Operation 205 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_15, i3 0" [./ComponentStream.h:107]   --->   Operation 206 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.01ns)   --->   "%add_ln107_50 = add i32 %p_shl9, i32 %tmp_3" [./ComponentStream.h:107]   --->   Operation 207 'add' 'add_ln107_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_27, i32 288, i32 316" [./ComponentStream.h:107]   --->   Operation 208 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_18, i3 0" [./ComponentStream.h:107]   --->   Operation 209 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_27, i32 288, i32 318" [./ComponentStream.h:107]   --->   Operation 210 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_21, i1 0" [./ComponentStream.h:107]   --->   Operation 211 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_51 = add i32 %p_shl10, i32 %p_shl11" [./ComponentStream.h:107]   --->   Operation 212 'add' 'add_ln107_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_27, i32 416, i32 443" [./ComponentStream.h:107]   --->   Operation 213 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_23, i4 0" [./ComponentStream.h:107]   --->   Operation 214 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_27, i32 416, i32 446" [./ComponentStream.h:107]   --->   Operation 215 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_25, i1 0" [./ComponentStream.h:107]   --->   Operation 216 'bitconcatenate' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.01ns)   --->   "%sub_ln107_4 = sub i32 %p_shl12, i32 %p_shl13" [./ComponentStream.h:107]   --->   Operation 217 'sub' 'sub_ln107_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_27, i32 224, i32 252" [./ComponentStream.h:107]   --->   Operation 218 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln107_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_28, i3 0" [./ComponentStream.h:107]   --->   Operation 219 'bitconcatenate' 'shl_ln107_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_27, i32 32, i32 62" [./ComponentStream.h:107]   --->   Operation 220 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln107_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_29, i1 0" [./ComponentStream.h:107]   --->   Operation 221 'bitconcatenate' 'shl_ln107_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_27, i32 320, i32 347" [./ComponentStream.h:107]   --->   Operation 222 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_30, i4 0" [./ComponentStream.h:107]   --->   Operation 223 'bitconcatenate' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_27, i32 320, i32 349" [./ComponentStream.h:107]   --->   Operation 224 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_31, i2 0" [./ComponentStream.h:107]   --->   Operation 225 'bitconcatenate' 'p_shl15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln107_5 = sub i32 %p_shl14, i32 %p_shl15" [./ComponentStream.h:107]   --->   Operation 226 'sub' 'sub_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 227 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln107_6 = sub i32 %sub_ln107_5, i32 %tmp_5" [./ComponentStream.h:107]   --->   Operation 227 'sub' 'sub_ln107_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_27, i32 384, i32 411" [./ComponentStream.h:107]   --->   Operation 228 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_32, i4 0" [./ComponentStream.h:107]   --->   Operation 229 'bitconcatenate' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_27, i32 384, i32 413" [./ComponentStream.h:107]   --->   Operation 230 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_35, i2 0" [./ComponentStream.h:107]   --->   Operation 231 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.01ns)   --->   "%sub_ln107_7 = sub i32 %p_shl16, i32 %p_shl17" [./ComponentStream.h:107]   --->   Operation 232 'sub' 'sub_ln107_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_52 = add i32 %sub_ln107_7, i32 %tmp_2" [./ComponentStream.h:107]   --->   Operation 233 'add' 'add_ln107_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_27, i32 96, i32 125" [./ComponentStream.h:107]   --->   Operation 234 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln107_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_38, i2 0" [./ComponentStream.h:107]   --->   Operation 235 'bitconcatenate' 'shl_ln107_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_27, i32 352, i32 379" [./ComponentStream.h:107]   --->   Operation 236 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_40, i4 0" [./ComponentStream.h:107]   --->   Operation 237 'bitconcatenate' 'p_shl18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_27, i32 352, i32 381" [./ComponentStream.h:107]   --->   Operation 238 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_42, i2 0" [./ComponentStream.h:107]   --->   Operation 239 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.01ns)   --->   "%sub_ln107_8 = sub i32 %p_shl18, i32 %p_shl19" [./ComponentStream.h:107]   --->   Operation 240 'sub' 'sub_ln107_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_27, i32 512, i32 539" [./ComponentStream.h:107]   --->   Operation 241 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_45, i4 0" [./ComponentStream.h:107]   --->   Operation 242 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (1.01ns)   --->   "%add_ln107_53 = add i32 %p_shl20, i32 %tmp_6" [./ComponentStream.h:107]   --->   Operation 243 'add' 'add_ln107_53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107 = add i32 %shl_ln107_2, i32 %sum_5" [./ComponentStream.h:107]   --->   Operation 244 'add' 'add_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 245 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_1 = add i32 %sub_ln107_1, i32 %shl_ln107_3" [./ComponentStream.h:107]   --->   Operation 245 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 246 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_2 = add i32 %add_ln107_1, i32 %add_ln107" [./ComponentStream.h:107]   --->   Operation 246 'add' 'add_ln107_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_3 = add i32 %add_ln107_16, i32 %sub_ln107_2" [./ComponentStream.h:107]   --->   Operation 247 'add' 'add_ln107_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_4 = add i32 %shl_ln107_1, i32 %add_ln107_50" [./ComponentStream.h:107]   --->   Operation 248 'add' 'add_ln107_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 249 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_5 = add i32 %add_ln107_4, i32 %sub_ln107" [./ComponentStream.h:107]   --->   Operation 249 'add' 'add_ln107_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 250 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_6 = add i32 %add_ln107_5, i32 %add_ln107_3" [./ComponentStream.h:107]   --->   Operation 250 'add' 'add_ln107_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 251 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_8 = add i32 %add_ln107_51, i32 %sub_ln107_6" [./ComponentStream.h:107]   --->   Operation 251 'add' 'add_ln107_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 252 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_9 = add i32 %sub_ln107_8, i32 %add_ln107_52" [./ComponentStream.h:107]   --->   Operation 252 'add' 'add_ln107_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_11 = add i32 %sub_ln107_4, i32 %sub_ln107_3" [./ComponentStream.h:107]   --->   Operation 253 'add' 'add_ln107_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_12 = add i32 %add_ln107_53, i32 %add_ln107_33" [./ComponentStream.h:107]   --->   Operation 254 'add' 'add_ln107_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 255 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_13 = add i32 %add_ln107_12, i32 %shl_ln" [./ComponentStream.h:107]   --->   Operation 255 'add' 'add_ln107_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 256 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_14 = add i32 %add_ln107_13, i32 %add_ln107_11" [./ComponentStream.h:107]   --->   Operation 256 'add' 'add_ln107_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%sum_7 = trunc i576 %empty" [./ComponentStream.h:97]   --->   Operation 257 'trunc' 'sum_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty, i576 64" [./ComponentStream.h:97]   --->   Operation 258 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty, i576 128" [./ComponentStream.h:97]   --->   Operation 259 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty, i576 192" [./ComponentStream.h:97]   --->   Operation 260 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty, i576 256" [./ComponentStream.h:97]   --->   Operation 261 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty, i576 320" [./ComponentStream.h:97]   --->   Operation 262 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty, i576 384" [./ComponentStream.h:97]   --->   Operation 263 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty, i576 448" [./ComponentStream.h:97]   --->   Operation 264 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty, i576 512" [./ComponentStream.h:97]   --->   Operation 265 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty, i32 192, i32 220" [./ComponentStream.h:107]   --->   Operation 266 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%p_shl21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_46, i3 0" [./ComponentStream.h:107]   --->   Operation 267 'bitconcatenate' 'p_shl21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.01ns)   --->   "%sub_ln107_9 = sub i32 %p_shl21, i32 %tmp_19" [./ComponentStream.h:107]   --->   Operation 268 'sub' 'sub_ln107_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty, i32 64, i32 93" [./ComponentStream.h:107]   --->   Operation 269 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_47, i2 0" [./ComponentStream.h:107]   --->   Operation 270 'bitconcatenate' 'p_shl22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln107_10 = sub i32 %p_shl22, i32 %tmp_16" [./ComponentStream.h:107]   --->   Operation 271 'sub' 'sub_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty, i32 128, i32 157" [./ComponentStream.h:107]   --->   Operation 272 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_48, i2 0" [./ComponentStream.h:107]   --->   Operation 273 'bitconcatenate' 'p_shl23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (1.01ns)   --->   "%add_ln107_55 = add i32 %p_shl23, i32 %tmp_17" [./ComponentStream.h:107]   --->   Operation 274 'add' 'add_ln107_55' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty, i32 160, i32 188" [./ComponentStream.h:107]   --->   Operation 275 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%p_shl24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_49, i3 0" [./ComponentStream.h:107]   --->   Operation 276 'bitconcatenate' 'p_shl24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty, i32 160, i32 190" [./ComponentStream.h:107]   --->   Operation 277 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_50, i1 0" [./ComponentStream.h:107]   --->   Operation 278 'bitconcatenate' 'p_shl25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (1.01ns)   --->   "%sub_ln107_11 = sub i32 %p_shl24, i32 %p_shl25" [./ComponentStream.h:107]   --->   Operation 279 'sub' 'sub_ln107_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty, i32 544, i32 571" [./ComponentStream.h:107]   --->   Operation 280 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%p_shl26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_51, i4 0" [./ComponentStream.h:107]   --->   Operation 281 'bitconcatenate' 'p_shl26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty, i32 544, i32 574" [./ComponentStream.h:107]   --->   Operation 282 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%p_shl27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_52, i1 0" [./ComponentStream.h:107]   --->   Operation 283 'bitconcatenate' 'p_shl27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (1.01ns)   --->   "%add_ln107_56 = add i32 %p_shl26, i32 %p_shl27" [./ComponentStream.h:107]   --->   Operation 284 'add' 'add_ln107_56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty, i32 480, i32 507" [./ComponentStream.h:107]   --->   Operation 285 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln107_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_53, i4 0" [./ComponentStream.h:107]   --->   Operation 286 'bitconcatenate' 'shl_ln107_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty, i32 448, i32 475" [./ComponentStream.h:107]   --->   Operation 287 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%p_shl28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_54, i4 0" [./ComponentStream.h:107]   --->   Operation 288 'bitconcatenate' 'p_shl28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (1.01ns)   --->   "%sub_ln107_12 = sub i32 %p_shl28, i32 %tmp_26" [./ComponentStream.h:107]   --->   Operation 289 'sub' 'sub_ln107_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty, i32 256, i32 284" [./ComponentStream.h:107]   --->   Operation 290 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%p_shl29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_55, i3 0" [./ComponentStream.h:107]   --->   Operation 291 'bitconcatenate' 'p_shl29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (1.01ns)   --->   "%add_ln107_57 = add i32 %p_shl29, i32 %tmp_20" [./ComponentStream.h:107]   --->   Operation 292 'add' 'add_ln107_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty, i32 288, i32 316" [./ComponentStream.h:107]   --->   Operation 293 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%p_shl30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_56, i3 0" [./ComponentStream.h:107]   --->   Operation 294 'bitconcatenate' 'p_shl30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty, i32 288, i32 318" [./ComponentStream.h:107]   --->   Operation 295 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%p_shl31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_57, i1 0" [./ComponentStream.h:107]   --->   Operation 296 'bitconcatenate' 'p_shl31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_58 = add i32 %p_shl30, i32 %p_shl31" [./ComponentStream.h:107]   --->   Operation 297 'add' 'add_ln107_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty, i32 416, i32 443" [./ComponentStream.h:107]   --->   Operation 298 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%p_shl32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_58, i4 0" [./ComponentStream.h:107]   --->   Operation 299 'bitconcatenate' 'p_shl32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty, i32 416, i32 446" [./ComponentStream.h:107]   --->   Operation 300 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%p_shl33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_59, i1 0" [./ComponentStream.h:107]   --->   Operation 301 'bitconcatenate' 'p_shl33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (1.01ns)   --->   "%sub_ln107_13 = sub i32 %p_shl32, i32 %p_shl33" [./ComponentStream.h:107]   --->   Operation 302 'sub' 'sub_ln107_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty, i32 224, i32 252" [./ComponentStream.h:107]   --->   Operation 303 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln107_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_60, i3 0" [./ComponentStream.h:107]   --->   Operation 304 'bitconcatenate' 'shl_ln107_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty, i32 32, i32 62" [./ComponentStream.h:107]   --->   Operation 305 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln107_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_61, i1 0" [./ComponentStream.h:107]   --->   Operation 306 'bitconcatenate' 'shl_ln107_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty, i32 320, i32 347" [./ComponentStream.h:107]   --->   Operation 307 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%p_shl34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_62, i4 0" [./ComponentStream.h:107]   --->   Operation 308 'bitconcatenate' 'p_shl34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty, i32 320, i32 349" [./ComponentStream.h:107]   --->   Operation 309 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%p_shl35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_63, i2 0" [./ComponentStream.h:107]   --->   Operation 310 'bitconcatenate' 'p_shl35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln107_14 = sub i32 %p_shl34, i32 %p_shl35" [./ComponentStream.h:107]   --->   Operation 311 'sub' 'sub_ln107_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 312 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln107_15 = sub i32 %sub_ln107_14, i32 %tmp_22" [./ComponentStream.h:107]   --->   Operation 312 'sub' 'sub_ln107_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty, i32 384, i32 411" [./ComponentStream.h:107]   --->   Operation 313 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%p_shl36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_64, i4 0" [./ComponentStream.h:107]   --->   Operation 314 'bitconcatenate' 'p_shl36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty, i32 384, i32 413" [./ComponentStream.h:107]   --->   Operation 315 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%p_shl37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_65, i2 0" [./ComponentStream.h:107]   --->   Operation 316 'bitconcatenate' 'p_shl37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (1.01ns)   --->   "%sub_ln107_16 = sub i32 %p_shl36, i32 %p_shl37" [./ComponentStream.h:107]   --->   Operation 317 'sub' 'sub_ln107_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_59 = add i32 %sub_ln107_16, i32 %tmp_24" [./ComponentStream.h:107]   --->   Operation 318 'add' 'add_ln107_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty, i32 96, i32 125" [./ComponentStream.h:107]   --->   Operation 319 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln107_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_66, i2 0" [./ComponentStream.h:107]   --->   Operation 320 'bitconcatenate' 'shl_ln107_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty, i32 352, i32 379" [./ComponentStream.h:107]   --->   Operation 321 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%p_shl38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_67, i4 0" [./ComponentStream.h:107]   --->   Operation 322 'bitconcatenate' 'p_shl38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty, i32 352, i32 381" [./ComponentStream.h:107]   --->   Operation 323 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%p_shl39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_68, i2 0" [./ComponentStream.h:107]   --->   Operation 324 'bitconcatenate' 'p_shl39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (1.01ns)   --->   "%sub_ln107_17 = sub i32 %p_shl38, i32 %p_shl39" [./ComponentStream.h:107]   --->   Operation 325 'sub' 'sub_ln107_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty, i32 512, i32 539" [./ComponentStream.h:107]   --->   Operation 326 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%p_shl40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_69, i4 0" [./ComponentStream.h:107]   --->   Operation 327 'bitconcatenate' 'p_shl40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (1.01ns)   --->   "%add_ln107_60 = add i32 %p_shl40, i32 %tmp_27" [./ComponentStream.h:107]   --->   Operation 328 'add' 'add_ln107_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_17 = add i32 %shl_ln107_6, i32 %sum_7" [./ComponentStream.h:107]   --->   Operation 329 'add' 'add_ln107_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 330 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_18 = add i32 %sub_ln107_10, i32 %shl_ln107_7" [./ComponentStream.h:107]   --->   Operation 330 'add' 'add_ln107_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 331 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_19 = add i32 %add_ln107_18, i32 %add_ln107_17" [./ComponentStream.h:107]   --->   Operation 331 'add' 'add_ln107_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_20 = add i32 %add_ln107_55, i32 %sub_ln107_11" [./ComponentStream.h:107]   --->   Operation 332 'add' 'add_ln107_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_21 = add i32 %shl_ln107_5, i32 %add_ln107_57" [./ComponentStream.h:107]   --->   Operation 333 'add' 'add_ln107_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 334 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_22 = add i32 %add_ln107_21, i32 %sub_ln107_9" [./ComponentStream.h:107]   --->   Operation 334 'add' 'add_ln107_22' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 335 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_23 = add i32 %add_ln107_22, i32 %add_ln107_20" [./ComponentStream.h:107]   --->   Operation 335 'add' 'add_ln107_23' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 336 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_25 = add i32 %add_ln107_58, i32 %sub_ln107_15" [./ComponentStream.h:107]   --->   Operation 336 'add' 'add_ln107_25' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_26 = add i32 %sub_ln107_17, i32 %add_ln107_59" [./ComponentStream.h:107]   --->   Operation 337 'add' 'add_ln107_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_28 = add i32 %sub_ln107_13, i32 %sub_ln107_12" [./ComponentStream.h:107]   --->   Operation 338 'add' 'add_ln107_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_29 = add i32 %add_ln107_60, i32 %add_ln107_56" [./ComponentStream.h:107]   --->   Operation 339 'add' 'add_ln107_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 340 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_30 = add i32 %add_ln107_29, i32 %shl_ln107_4" [./ComponentStream.h:107]   --->   Operation 340 'add' 'add_ln107_30' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 341 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_31 = add i32 %add_ln107_30, i32 %add_ln107_28" [./ComponentStream.h:107]   --->   Operation 341 'add' 'add_ln107_31' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%sum = trunc i576 %empty_28" [./ComponentStream.h:97]   --->   Operation 342 'trunc' 'sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_28, i576 64" [./ComponentStream.h:97]   --->   Operation 343 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_28, i576 128" [./ComponentStream.h:97]   --->   Operation 344 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_28, i576 192" [./ComponentStream.h:97]   --->   Operation 345 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_28, i576 256" [./ComponentStream.h:97]   --->   Operation 346 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_28, i576 320" [./ComponentStream.h:97]   --->   Operation 347 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_28, i576 384" [./ComponentStream.h:97]   --->   Operation 348 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_28, i576 448" [./ComponentStream.h:97]   --->   Operation 349 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i576.i576, i576 %empty_28, i576 512" [./ComponentStream.h:97]   --->   Operation 350 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_28, i32 192, i32 220" [./ComponentStream.h:107]   --->   Operation 351 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%p_shl41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_70, i3 0" [./ComponentStream.h:107]   --->   Operation 352 'bitconcatenate' 'p_shl41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (1.01ns)   --->   "%sub_ln107_18 = sub i32 %p_shl41, i32 %tmp_36" [./ComponentStream.h:107]   --->   Operation 353 'sub' 'sub_ln107_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_28, i32 64, i32 93" [./ComponentStream.h:107]   --->   Operation 354 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%p_shl42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_71, i2 0" [./ComponentStream.h:107]   --->   Operation 355 'bitconcatenate' 'p_shl42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln107_19 = sub i32 %p_shl42, i32 %tmp_33" [./ComponentStream.h:107]   --->   Operation 356 'sub' 'sub_ln107_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_28, i32 128, i32 157" [./ComponentStream.h:107]   --->   Operation 357 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%p_shl43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_72, i2 0" [./ComponentStream.h:107]   --->   Operation 358 'bitconcatenate' 'p_shl43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (1.01ns)   --->   "%add_ln107_62 = add i32 %p_shl43, i32 %tmp_34" [./ComponentStream.h:107]   --->   Operation 359 'add' 'add_ln107_62' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_28, i32 160, i32 188" [./ComponentStream.h:107]   --->   Operation 360 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%p_shl44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_73, i3 0" [./ComponentStream.h:107]   --->   Operation 361 'bitconcatenate' 'p_shl44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_28, i32 160, i32 190" [./ComponentStream.h:107]   --->   Operation 362 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%p_shl45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_74, i1 0" [./ComponentStream.h:107]   --->   Operation 363 'bitconcatenate' 'p_shl45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (1.01ns)   --->   "%sub_ln107_20 = sub i32 %p_shl44, i32 %p_shl45" [./ComponentStream.h:107]   --->   Operation 364 'sub' 'sub_ln107_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_28, i32 544, i32 571" [./ComponentStream.h:107]   --->   Operation 365 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%p_shl46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_75, i4 0" [./ComponentStream.h:107]   --->   Operation 366 'bitconcatenate' 'p_shl46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_28, i32 544, i32 574" [./ComponentStream.h:107]   --->   Operation 367 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%p_shl47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_76, i1 0" [./ComponentStream.h:107]   --->   Operation 368 'bitconcatenate' 'p_shl47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (1.01ns)   --->   "%add_ln107_63 = add i32 %p_shl46, i32 %p_shl47" [./ComponentStream.h:107]   --->   Operation 369 'add' 'add_ln107_63' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_28, i32 480, i32 507" [./ComponentStream.h:107]   --->   Operation 370 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln107_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_77, i4 0" [./ComponentStream.h:107]   --->   Operation 371 'bitconcatenate' 'shl_ln107_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_28, i32 448, i32 475" [./ComponentStream.h:107]   --->   Operation 372 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%p_shl48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_78, i4 0" [./ComponentStream.h:107]   --->   Operation 373 'bitconcatenate' 'p_shl48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (1.01ns)   --->   "%sub_ln107_21 = sub i32 %p_shl48, i32 %tmp_43" [./ComponentStream.h:107]   --->   Operation 374 'sub' 'sub_ln107_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_28, i32 256, i32 284" [./ComponentStream.h:107]   --->   Operation 375 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%p_shl49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_79, i3 0" [./ComponentStream.h:107]   --->   Operation 376 'bitconcatenate' 'p_shl49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (1.01ns)   --->   "%add_ln107_64 = add i32 %p_shl49, i32 %tmp_37" [./ComponentStream.h:107]   --->   Operation 377 'add' 'add_ln107_64' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_28, i32 288, i32 316" [./ComponentStream.h:107]   --->   Operation 378 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%p_shl50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_80, i3 0" [./ComponentStream.h:107]   --->   Operation 379 'bitconcatenate' 'p_shl50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_28, i32 288, i32 318" [./ComponentStream.h:107]   --->   Operation 380 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%p_shl51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_81, i1 0" [./ComponentStream.h:107]   --->   Operation 381 'bitconcatenate' 'p_shl51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_65 = add i32 %p_shl50, i32 %p_shl51" [./ComponentStream.h:107]   --->   Operation 382 'add' 'add_ln107_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_28, i32 416, i32 443" [./ComponentStream.h:107]   --->   Operation 383 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%p_shl52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_82, i4 0" [./ComponentStream.h:107]   --->   Operation 384 'bitconcatenate' 'p_shl52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_28, i32 416, i32 446" [./ComponentStream.h:107]   --->   Operation 385 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%p_shl53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_83, i1 0" [./ComponentStream.h:107]   --->   Operation 386 'bitconcatenate' 'p_shl53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (1.01ns)   --->   "%sub_ln107_22 = sub i32 %p_shl52, i32 %p_shl53" [./ComponentStream.h:107]   --->   Operation 387 'sub' 'sub_ln107_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i29 @_ssdm_op_PartSelect.i29.i576.i32.i32, i576 %empty_28, i32 224, i32 252" [./ComponentStream.h:107]   --->   Operation 388 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln107_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_84, i3 0" [./ComponentStream.h:107]   --->   Operation 389 'bitconcatenate' 'shl_ln107_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i31 @_ssdm_op_PartSelect.i31.i576.i32.i32, i576 %empty_28, i32 32, i32 62" [./ComponentStream.h:107]   --->   Operation 390 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln107_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_85, i1 0" [./ComponentStream.h:107]   --->   Operation 391 'bitconcatenate' 'shl_ln107_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_28, i32 320, i32 347" [./ComponentStream.h:107]   --->   Operation 392 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%p_shl54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_86, i4 0" [./ComponentStream.h:107]   --->   Operation 393 'bitconcatenate' 'p_shl54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_28, i32 320, i32 349" [./ComponentStream.h:107]   --->   Operation 394 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%p_shl55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_87, i2 0" [./ComponentStream.h:107]   --->   Operation 395 'bitconcatenate' 'p_shl55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln107_23 = sub i32 %p_shl54, i32 %p_shl55" [./ComponentStream.h:107]   --->   Operation 396 'sub' 'sub_ln107_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 397 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln107_24 = sub i32 %sub_ln107_23, i32 %tmp_39" [./ComponentStream.h:107]   --->   Operation 397 'sub' 'sub_ln107_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_28, i32 384, i32 411" [./ComponentStream.h:107]   --->   Operation 398 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%p_shl56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_88, i4 0" [./ComponentStream.h:107]   --->   Operation 399 'bitconcatenate' 'p_shl56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_28, i32 384, i32 413" [./ComponentStream.h:107]   --->   Operation 400 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%p_shl57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_89, i2 0" [./ComponentStream.h:107]   --->   Operation 401 'bitconcatenate' 'p_shl57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (1.01ns)   --->   "%sub_ln107_25 = sub i32 %p_shl56, i32 %p_shl57" [./ComponentStream.h:107]   --->   Operation 402 'sub' 'sub_ln107_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_66 = add i32 %sub_ln107_25, i32 %tmp_41" [./ComponentStream.h:107]   --->   Operation 403 'add' 'add_ln107_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_28, i32 96, i32 125" [./ComponentStream.h:107]   --->   Operation 404 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln107_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_90, i2 0" [./ComponentStream.h:107]   --->   Operation 405 'bitconcatenate' 'shl_ln107_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_28, i32 352, i32 379" [./ComponentStream.h:107]   --->   Operation 406 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%p_shl58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_91, i4 0" [./ComponentStream.h:107]   --->   Operation 407 'bitconcatenate' 'p_shl58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i30 @_ssdm_op_PartSelect.i30.i576.i32.i32, i576 %empty_28, i32 352, i32 381" [./ComponentStream.h:107]   --->   Operation 408 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%p_shl59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_92, i2 0" [./ComponentStream.h:107]   --->   Operation 409 'bitconcatenate' 'p_shl59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (1.01ns)   --->   "%sub_ln107_26 = sub i32 %p_shl58, i32 %p_shl59" [./ComponentStream.h:107]   --->   Operation 410 'sub' 'sub_ln107_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i28 @_ssdm_op_PartSelect.i28.i576.i32.i32, i576 %empty_28, i32 512, i32 539" [./ComponentStream.h:107]   --->   Operation 411 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_93, i4 0" [./ComponentStream.h:107]   --->   Operation 412 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (1.01ns)   --->   "%add_ln107_67 = add i32 %p_shl, i32 %tmp_44" [./ComponentStream.h:107]   --->   Operation 413 'add' 'add_ln107_67' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_34 = add i32 %shl_ln107_s, i32 %sum" [./ComponentStream.h:107]   --->   Operation 414 'add' 'add_ln107_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 415 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_35 = add i32 %sub_ln107_19, i32 %shl_ln107_10" [./ComponentStream.h:107]   --->   Operation 415 'add' 'add_ln107_35' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 416 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_36 = add i32 %add_ln107_35, i32 %add_ln107_34" [./ComponentStream.h:107]   --->   Operation 416 'add' 'add_ln107_36' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_37 = add i32 %add_ln107_62, i32 %sub_ln107_20" [./ComponentStream.h:107]   --->   Operation 417 'add' 'add_ln107_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_38 = add i32 %shl_ln107_9, i32 %add_ln107_64" [./ComponentStream.h:107]   --->   Operation 418 'add' 'add_ln107_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 419 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_39 = add i32 %add_ln107_38, i32 %sub_ln107_18" [./ComponentStream.h:107]   --->   Operation 419 'add' 'add_ln107_39' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 420 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_40 = add i32 %add_ln107_39, i32 %add_ln107_37" [./ComponentStream.h:107]   --->   Operation 420 'add' 'add_ln107_40' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 421 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_42 = add i32 %add_ln107_65, i32 %sub_ln107_24" [./ComponentStream.h:107]   --->   Operation 421 'add' 'add_ln107_42' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 422 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_43 = add i32 %sub_ln107_26, i32 %add_ln107_66" [./ComponentStream.h:107]   --->   Operation 422 'add' 'add_ln107_43' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_45 = add i32 %sub_ln107_22, i32 %sub_ln107_21" [./ComponentStream.h:107]   --->   Operation 423 'add' 'add_ln107_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_46 = add i32 %add_ln107_67, i32 %add_ln107_63" [./ComponentStream.h:107]   --->   Operation 424 'add' 'add_ln107_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 425 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_47 = add i32 %add_ln107_46, i32 %shl_ln107_8" [./ComponentStream.h:107]   --->   Operation 425 'add' 'add_ln107_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 426 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_48 = add i32 %add_ln107_47, i32 %add_ln107_45" [./ComponentStream.h:107]   --->   Operation 426 'add' 'add_ln107_48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.46>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_7 = add i32 %add_ln107_6, i32 %add_ln107_2" [./ComponentStream.h:107]   --->   Operation 427 'add' 'add_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_10 = add i32 %add_ln107_9, i32 %add_ln107_8" [./ComponentStream.h:107]   --->   Operation 428 'add' 'add_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 429 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_15 = add i32 %add_ln107_14, i32 %add_ln107_10" [./ComponentStream.h:107]   --->   Operation 429 'add' 'add_ln107_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 430 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum_6 = add i32 %add_ln107_15, i32 %add_ln107_7" [./ComponentStream.h:107]   --->   Operation 430 'add' 'sum_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_24 = add i32 %add_ln107_23, i32 %add_ln107_19" [./ComponentStream.h:107]   --->   Operation 431 'add' 'add_ln107_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_27 = add i32 %add_ln107_26, i32 %add_ln107_25" [./ComponentStream.h:107]   --->   Operation 432 'add' 'add_ln107_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 433 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_32 = add i32 %add_ln107_31, i32 %add_ln107_27" [./ComponentStream.h:107]   --->   Operation 433 'add' 'add_ln107_32' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 434 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum_8 = add i32 %add_ln107_32, i32 %add_ln107_24" [./ComponentStream.h:107]   --->   Operation 434 'add' 'sum_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_41 = add i32 %add_ln107_40, i32 %add_ln107_36" [./ComponentStream.h:107]   --->   Operation 435 'add' 'add_ln107_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_44 = add i32 %add_ln107_43, i32 %add_ln107_42" [./ComponentStream.h:107]   --->   Operation 436 'add' 'add_ln107_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 437 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln107_49 = add i32 %add_ln107_48, i32 %add_ln107_44" [./ComponentStream.h:107]   --->   Operation 437 'add' 'add_ln107_49' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 438 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum_4 = add i32 %add_ln107_49, i32 %add_ln107_41" [./ComponentStream.h:107]   --->   Operation 438 'add' 'sum_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i32 %sum_6" [./ComponentStream.h:111]   --->   Operation 439 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_0_0, i256 %zext_ln111" [./ComponentStream.h:111]   --->   Operation 440 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 441 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_0_0, i256 %zext_ln111" [./ComponentStream.h:112]   --->   Operation 441 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 442 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_0_0, i256 %zext_ln111" [./ComponentStream.h:113]   --->   Operation 442 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i32 %sum_8" [./ComponentStream.h:111]   --->   Operation 443 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_0_1, i256 %zext_ln111_1" [./ComponentStream.h:111]   --->   Operation 444 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 445 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_0_1, i256 %zext_ln111_1" [./ComponentStream.h:112]   --->   Operation 445 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 446 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_0_1, i256 %zext_ln111_1" [./ComponentStream.h:113]   --->   Operation 446 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i32 %sum_4" [./ComponentStream.h:111]   --->   Operation 447 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_0_2, i256 %zext_ln111_2" [./ComponentStream.h:111]   --->   Operation 448 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 449 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_0_2, i256 %zext_ln111_2" [./ComponentStream.h:112]   --->   Operation 449 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 450 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_0_2, i256 %zext_ln111_2" [./ComponentStream.h:113]   --->   Operation 450 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 451 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_1_2, i256 0" [./ComponentStream.h:111]   --->   Operation 451 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 452 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_1_2, i256 0" [./ComponentStream.h:112]   --->   Operation 452 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 453 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_1_2, i256 0" [./ComponentStream.h:113]   --->   Operation 453 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 454 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_2_2, i256 0" [./ComponentStream.h:111]   --->   Operation 454 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 455 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_2_2, i256 0" [./ComponentStream.h:112]   --->   Operation 455 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 456 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_2_2, i256 0" [./ComponentStream.h:113]   --->   Operation 456 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 457 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_3_2, i256 0" [./ComponentStream.h:111]   --->   Operation 457 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 458 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_3_2, i256 0" [./ComponentStream.h:112]   --->   Operation 458 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 459 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_3_2, i256 0" [./ComponentStream.h:113]   --->   Operation 459 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 460 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_4_2, i256 0" [./ComponentStream.h:111]   --->   Operation 460 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 461 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_4_2, i256 0" [./ComponentStream.h:112]   --->   Operation 461 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 462 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_4_2, i256 0" [./ComponentStream.h:113]   --->   Operation 462 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 463 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_5_2, i256 0" [./ComponentStream.h:111]   --->   Operation 463 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 464 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_5_2, i256 0" [./ComponentStream.h:112]   --->   Operation 464 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 465 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_5_2, i256 0" [./ComponentStream.h:113]   --->   Operation 465 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 466 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_6_2, i256 0" [./ComponentStream.h:111]   --->   Operation 466 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 467 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_6_2, i256 0" [./ComponentStream.h:112]   --->   Operation 467 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 468 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_6_2, i256 0" [./ComponentStream.h:113]   --->   Operation 468 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 469 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding3_7_2, i256 0" [./ComponentStream.h:111]   --->   Operation 469 'write' 'write_ln111' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 470 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding4_7_2, i256 0" [./ComponentStream.h:112]   --->   Operation 470 'write' 'write_ln112' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 471 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %proj_embedding5_7_2, i256 0" [./ComponentStream.h:113]   --->   Operation 471 'write' 'write_ln113' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_5 : Operation 472 [1/1] (0.42ns)   --->   "%ret_ln117 = ret" [./ComponentStream.h:117]   --->   Operation 472 'ret' 'ret_ln117' <Predicate = (!icmp_ln94)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.571ns, clock uncertainty: 0.964ns.

 <State 1>: 1.897ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 's1' [164]  (0.427 ns)
	'load' operation 3 bit ('s1_load', ./ComponentStream.h:111) on local variable 's1' [167]  (0.000 ns)
	'add' operation 4 bit ('s', ./ComponentStream.h:94) [549]  (0.673 ns)
	'icmp' operation 1 bit ('icmp_ln94', ./ComponentStream.h:94) [551]  (0.797 ns)

 <State 2>: 1.303ns
The critical path consists of the following:
	fifo read operation ('feature_embedding_5_read', ./ComponentStream.h:97) on port 'feature_embedding_5' (./ComponentStream.h:97) [226]  (1.303 ns)

 <State 3>: 2.478ns
The critical path consists of the following:
	'phi' operation 576 bit ('empty_27', ./ComponentStream.h:97) with incoming values : ('feature_embedding_4_read_1', ./ComponentStream.h:97) ('feature_embedding_3_read_1', ./ComponentStream.h:97) ('feature_embedding_5_read', ./ComponentStream.h:97) ('feature_embedding_1_read_1', ./ComponentStream.h:97) ('feature_embedding_0_read', ./ComponentStream.h:97) ('feature_embedding_6_read', ./ComponentStream.h:97) [247]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln107', ./ComponentStream.h:107) [260]  (1.016 ns)
	'add' operation 32 bit ('add_ln107_5', ./ComponentStream.h:107) [326]  (0.731 ns)
	'add' operation 32 bit ('add_ln107_6', ./ComponentStream.h:107) [327]  (0.731 ns)

 <State 4>: 1.462ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln107_10', ./ComponentStream.h:107) [331]  (0.000 ns)
	'add' operation 32 bit ('add_ln107_15', ./ComponentStream.h:107) [336]  (0.731 ns)
	'add' operation 32 bit ('sum_6', ./ComponentStream.h:107) [337]  (0.731 ns)

 <State 5>: 1.303ns
The critical path consists of the following:
	fifo write operation ('write_ln111', ./ComponentStream.h:111) on port 'proj_embedding3_0_0' (./ComponentStream.h:111) [339]  (1.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
