{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1543283678847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1543283678850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 20:54:38 2018 " "Processing started: Mon Nov 26 20:54:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1543283678850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1543283678850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1543283678851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1543283679245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "milestone2.v(210) " "Verilog HDL information at milestone2.v(210): always construct contains both blocking and non-blocking assignments" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 210 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1543283679363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone2.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone2.v" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2 " "Found entity 1: milestone2" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283679368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543283679368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "project.v 1 1 " "Using design file project.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283679525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283679525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1543283679531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 project.v(388) " "Verilog HDL assignment warning at project.v(388): truncated value with size 10 to match size of target (9)" {  } { { "project.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283679539 "|project"}
{ "Warning" "WSGN_SEARCH_FILE" "milestone1.v 1 1 " "Using design file milestone1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 milestone1 " "Found entity 1: milestone1" {  } { { "milestone1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283679574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283679574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone1 milestone1:M1_unit " "Elaborating entity \"milestone1\" for hierarchy \"milestone1:M1_unit\"" {  } { { "project.v" "M1_unit" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283679592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_red milestone1.v(74) " "Verilog HDL or VHDL warning at milestone1.v(74): object \"VGA_red\" assigned a value but never read" {  } { { "milestone1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone1.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1543283679594 "|project|milestone1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_green milestone1.v(74) " "Verilog HDL or VHDL warning at milestone1.v(74): object \"VGA_green\" assigned a value but never read" {  } { { "milestone1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone1.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1543283679595 "|project|milestone1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_blue milestone1.v(74) " "Verilog HDL or VHDL warning at milestone1.v(74): object \"VGA_blue\" assigned a value but never read" {  } { { "milestone1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone1.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1543283679595 "|project|milestone1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "milestone1.v(795) " "Verilog HDL Case Statement warning at milestone1.v(795): incomplete case statement has no default case item" {  } { { "milestone1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone1.v" 795 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1543283679642 "|project|milestone1:M1_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "milestone1.v(795) " "Verilog HDL Case Statement information at milestone1.v(795): all case item expressions in this case statement are onehot" {  } { { "milestone1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone1.v" 795 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1543283679643 "|project|milestone1:M1_unit"}
{ "Warning" "WSGN_SEARCH_FILE" "PB_Controller.v 1 1 " "Using design file PB_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283679959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283679959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "project.v" "PB_unit" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283679961 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VGA_SRAM_interface.v 1 1 " "Using design file VGA_SRAM_interface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283679981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283679981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "project.v" "VGA_unit" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283679983 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VGA_Controller.v 1 1 " "Using design file VGA_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283680031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283680031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/VGA_SRAM_interface.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283680033 ""}
{ "Warning" "WSGN_SEARCH_FILE" "UART_SRAM_interface.v 1 1 " "Using design file UART_SRAM_interface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283680056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283680056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "project.v" "UART_unit" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283680058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "UART_Receive_Controller.v 1 1 " "Using design file UART_Receive_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283680087 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283680087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/UART_SRAM_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283680088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SRAM_Controller.v 1 1 " "Using design file SRAM_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283680114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283680114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "project.v" "SRAM_unit" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283680115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Clock_100_PLL.v 1 1 " "Using design file Clock_100_PLL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283680134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283680134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/SRAM_Controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283680135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/Clock_100_PLL.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283680263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/Clock_100_PLL.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1543283680340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283680344 ""}  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/Clock_100_PLL.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1543283680344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone2 milestone2:milestone2_unit " "Elaborating entity \"milestone2\" for hierarchy \"milestone2:milestone2_unit\"" {  } { { "project.v" "milestone2_unit" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283680347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_counter milestone2.v(126) " "Verilog HDL or VHDL warning at milestone2.v(126): object \"s_counter\" assigned a value but never read" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1543283680351 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result milestone2.v(137) " "Verilog HDL or VHDL warning at milestone2.v(137): object \"result\" assigned a value but never read" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1543283680351 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_block milestone2.v(156) " "Verilog HDL or VHDL warning at milestone2.v(156): object \"last_block\" assigned a value but never read" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1543283680352 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compute_T_x milestone2.v(179) " "Verilog HDL or VHDL warning at milestone2.v(179): object \"compute_T_x\" assigned a value but never read" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1543283680353 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compute_T_y milestone2.v(179) " "Verilog HDL or VHDL warning at milestone2.v(179): object \"compute_T_y\" assigned a value but never read" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1543283680353 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "101 18 milestone2.v(193) " "Verilog HDL assignment warning at milestone2.v(193): truncated value with size 101 to match size of target (18)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680357 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(195) " "Verilog HDL assignment warning at milestone2.v(195): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680357 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(196) " "Verilog HDL assignment warning at milestone2.v(196): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680357 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(197) " "Verilog HDL assignment warning at milestone2.v(197): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680358 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(198) " "Verilog HDL assignment warning at milestone2.v(198): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680358 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(343) " "Verilog HDL assignment warning at milestone2.v(343): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680361 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(370) " "Verilog HDL assignment warning at milestone2.v(370): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680362 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(372) " "Verilog HDL assignment warning at milestone2.v(372): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680362 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(373) " "Verilog HDL assignment warning at milestone2.v(373): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680362 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(382) " "Verilog HDL assignment warning at milestone2.v(382): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680363 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(384) " "Verilog HDL assignment warning at milestone2.v(384): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680363 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(385) " "Verilog HDL assignment warning at milestone2.v(385): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680363 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(393) " "Verilog HDL assignment warning at milestone2.v(393): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680364 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(395) " "Verilog HDL assignment warning at milestone2.v(395): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680364 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(396) " "Verilog HDL assignment warning at milestone2.v(396): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680364 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(410) " "Verilog HDL assignment warning at milestone2.v(410): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680365 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(412) " "Verilog HDL assignment warning at milestone2.v(412): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680365 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(413) " "Verilog HDL assignment warning at milestone2.v(413): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680365 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(435) " "Verilog HDL assignment warning at milestone2.v(435): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680367 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(437) " "Verilog HDL assignment warning at milestone2.v(437): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680368 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(438) " "Verilog HDL assignment warning at milestone2.v(438): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680368 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(450) " "Verilog HDL assignment warning at milestone2.v(450): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680369 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(452) " "Verilog HDL assignment warning at milestone2.v(452): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680369 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(453) " "Verilog HDL assignment warning at milestone2.v(453): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680369 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(458) " "Verilog HDL assignment warning at milestone2.v(458): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680370 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(459) " "Verilog HDL assignment warning at milestone2.v(459): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680370 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(469) " "Verilog HDL assignment warning at milestone2.v(469): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680371 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(471) " "Verilog HDL assignment warning at milestone2.v(471): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680371 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(472) " "Verilog HDL assignment warning at milestone2.v(472): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680371 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(477) " "Verilog HDL assignment warning at milestone2.v(477): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680372 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(478) " "Verilog HDL assignment warning at milestone2.v(478): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680372 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(495) " "Verilog HDL assignment warning at milestone2.v(495): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680373 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(496) " "Verilog HDL assignment warning at milestone2.v(496): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680373 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(505) " "Verilog HDL assignment warning at milestone2.v(505): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680374 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(506) " "Verilog HDL assignment warning at milestone2.v(506): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680374 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(562) " "Verilog HDL assignment warning at milestone2.v(562): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680376 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(563) " "Verilog HDL assignment warning at milestone2.v(563): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680376 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(565) " "Verilog HDL assignment warning at milestone2.v(565): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680376 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(566) " "Verilog HDL assignment warning at milestone2.v(566): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680377 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(576) " "Verilog HDL assignment warning at milestone2.v(576): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680377 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(577) " "Verilog HDL assignment warning at milestone2.v(577): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680377 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(585) " "Verilog HDL assignment warning at milestone2.v(585): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680378 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(586) " "Verilog HDL assignment warning at milestone2.v(586): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680378 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(588) " "Verilog HDL assignment warning at milestone2.v(588): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680378 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(589) " "Verilog HDL assignment warning at milestone2.v(589): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680378 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(607) " "Verilog HDL assignment warning at milestone2.v(607): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680379 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(608) " "Verilog HDL assignment warning at milestone2.v(608): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680379 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(625) " "Verilog HDL assignment warning at milestone2.v(625): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680380 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(626) " "Verilog HDL assignment warning at milestone2.v(626): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680381 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(628) " "Verilog HDL assignment warning at milestone2.v(628): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680381 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(629) " "Verilog HDL assignment warning at milestone2.v(629): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680381 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(647) " "Verilog HDL assignment warning at milestone2.v(647): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680383 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(648) " "Verilog HDL assignment warning at milestone2.v(648): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680383 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(663) " "Verilog HDL assignment warning at milestone2.v(663): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680384 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(676) " "Verilog HDL assignment warning at milestone2.v(676): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680384 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(677) " "Verilog HDL assignment warning at milestone2.v(677): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680385 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(679) " "Verilog HDL assignment warning at milestone2.v(679): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680385 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(680) " "Verilog HDL assignment warning at milestone2.v(680): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680385 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(698) " "Verilog HDL assignment warning at milestone2.v(698): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680386 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(699) " "Verilog HDL assignment warning at milestone2.v(699): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680387 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(724) " "Verilog HDL assignment warning at milestone2.v(724): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680389 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(725) " "Verilog HDL assignment warning at milestone2.v(725): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680389 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(727) " "Verilog HDL assignment warning at milestone2.v(727): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680389 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(728) " "Verilog HDL assignment warning at milestone2.v(728): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680390 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(745) " "Verilog HDL assignment warning at milestone2.v(745): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680391 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(746) " "Verilog HDL assignment warning at milestone2.v(746): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680391 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(750) " "Verilog HDL assignment warning at milestone2.v(750): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680391 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(773) " "Verilog HDL assignment warning at milestone2.v(773): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680392 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(797) " "Verilog HDL assignment warning at milestone2.v(797): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680393 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(798) " "Verilog HDL assignment warning at milestone2.v(798): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680393 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(800) " "Verilog HDL assignment warning at milestone2.v(800): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680394 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(801) " "Verilog HDL assignment warning at milestone2.v(801): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680394 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(813) " "Verilog HDL assignment warning at milestone2.v(813): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680394 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(837) " "Verilog HDL assignment warning at milestone2.v(837): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680395 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(858) " "Verilog HDL assignment warning at milestone2.v(858): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680396 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(886) " "Verilog HDL assignment warning at milestone2.v(886): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680397 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(909) " "Verilog HDL assignment warning at milestone2.v(909): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680398 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(913) " "Verilog HDL assignment warning at milestone2.v(913): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680398 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(915) " "Verilog HDL assignment warning at milestone2.v(915): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680398 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(916) " "Verilog HDL assignment warning at milestone2.v(916): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680398 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(926) " "Verilog HDL assignment warning at milestone2.v(926): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680399 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(930) " "Verilog HDL assignment warning at milestone2.v(930): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680399 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(932) " "Verilog HDL assignment warning at milestone2.v(932): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680399 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(933) " "Verilog HDL assignment warning at milestone2.v(933): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680400 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(942) " "Verilog HDL assignment warning at milestone2.v(942): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680400 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(952) " "Verilog HDL assignment warning at milestone2.v(952): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680401 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(954) " "Verilog HDL assignment warning at milestone2.v(954): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680401 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(955) " "Verilog HDL assignment warning at milestone2.v(955): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680401 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(970) " "Verilog HDL assignment warning at milestone2.v(970): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680402 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(989) " "Verilog HDL assignment warning at milestone2.v(989): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680404 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(991) " "Verilog HDL assignment warning at milestone2.v(991): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680404 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(992) " "Verilog HDL assignment warning at milestone2.v(992): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680405 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1015) " "Verilog HDL assignment warning at milestone2.v(1015): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680407 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1027) " "Verilog HDL assignment warning at milestone2.v(1027): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680408 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1029) " "Verilog HDL assignment warning at milestone2.v(1029): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680408 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1030) " "Verilog HDL assignment warning at milestone2.v(1030): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680409 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1043) " "Verilog HDL assignment warning at milestone2.v(1043): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680410 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1053) " "Verilog HDL assignment warning at milestone2.v(1053): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680411 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1055) " "Verilog HDL assignment warning at milestone2.v(1055): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680411 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1056) " "Verilog HDL assignment warning at milestone2.v(1056): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680412 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(1061) " "Verilog HDL assignment warning at milestone2.v(1061): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680412 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1062) " "Verilog HDL assignment warning at milestone2.v(1062): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680413 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1073) " "Verilog HDL assignment warning at milestone2.v(1073): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680413 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1084) " "Verilog HDL assignment warning at milestone2.v(1084): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680415 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1086) " "Verilog HDL assignment warning at milestone2.v(1086): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680415 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1087) " "Verilog HDL assignment warning at milestone2.v(1087): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680415 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(1092) " "Verilog HDL assignment warning at milestone2.v(1092): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680416 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1093) " "Verilog HDL assignment warning at milestone2.v(1093): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680416 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1105) " "Verilog HDL assignment warning at milestone2.v(1105): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680417 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1118) " "Verilog HDL assignment warning at milestone2.v(1118): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680418 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(1124) " "Verilog HDL assignment warning at milestone2.v(1124): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680419 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1125) " "Verilog HDL assignment warning at milestone2.v(1125): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680419 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1135) " "Verilog HDL assignment warning at milestone2.v(1135): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680420 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 milestone2.v(1141) " "Verilog HDL assignment warning at milestone2.v(1141): truncated value with size 64 to match size of target (32)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680420 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 milestone2.v(1142) " "Verilog HDL assignment warning at milestone2.v(1142): truncated value with size 64 to match size of target (7)" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543283680420 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "milestone2.v(1203) " "Verilog HDL Case Statement information at milestone2.v(1203): all case item expressions in this case statement are onehot" {  } { { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 1203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1543283680476 "|project|milestone2:milestone2_unit"}
{ "Warning" "WSGN_SEARCH_FILE" "dual_port_RAM0.v 1 1 " "Using design file dual_port_RAM0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "dual_port_RAM0.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283681606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283681606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0 " "Elaborating entity \"dual_port_RAM0\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\"" {  } { { "milestone2.v" "dual_port_RAM_inst0" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283681606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "altsyncram_component" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283681649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1543283681668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681670 ""}  } { { "dual_port_RAM0.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1543283681670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq92 " "Found entity 1: altsyncram_tq92" {  } { { "db/altsyncram_tq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_tq92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283681781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543283681781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq92 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated " "Elaborating entity \"altsyncram_tq92\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283681782 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "dual_port_RAM0.hex " "Byte addressed memory initialization file \"dual_port_RAM0.hex\" was read in the word-addressed format" {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1 1543283681792 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_PADDING_HEAD" "dual_port_RAM0.hex 512 10 " "Width of data items in \"dual_port_RAM0.hex\" is smaller than the memory width. Padding data items to fit in memory. Found 512 warnings, reporting 10 ." { { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "1 dual_port_RAM0.hex 0 " "Data width of the data at line (1) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 1 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "2 dual_port_RAM0.hex 0 " "Data width of the data at line (2) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 2 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "3 dual_port_RAM0.hex 0 " "Data width of the data at line (3) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 3 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "4 dual_port_RAM0.hex 0 " "Data width of the data at line (4) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 4 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "5 dual_port_RAM0.hex 0 " "Data width of the data at line (5) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 5 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "6 dual_port_RAM0.hex 0 " "Data width of the data at line (6) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 6 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "7 dual_port_RAM0.hex 0 " "Data width of the data at line (7) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 7 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "8 dual_port_RAM0.hex 0 " "Data width of the data at line (8) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 8 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "9 dual_port_RAM0.hex 0 " "Data width of the data at line (9) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 9 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "10 dual_port_RAM0.hex 0 " "Data width of the data at line (10) of memory initialization file \"dual_port_RAM0.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 10 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283681833 ""}  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex" 1 -1 0 } }  } 0 113014 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items to fit in memory. Found %2!u! warnings, reporting %3!u! ." 0 0 "" 0 -1 1543283681833 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "128 512 /home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex " "Memory depth (128) in the design file differs from memory depth (512) in the Memory Initialization File \"/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "dual_port_RAM0.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM0.v" 98 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1 1543283681835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dual_port_RAM1.v 1 1 " "Using design file dual_port_RAM1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "dual_port_RAM1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283681892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283681892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1 " "Elaborating entity \"dual_port_RAM1\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\"" {  } { { "milestone2.v" "dual_port_RAM_inst1" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283681893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM1.v" "altsyncram_component" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283681910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM1.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1543283681930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM1.mif " "Parameter \"init_file\" = \"dual_port_RAM1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283681932 ""}  } { { "dual_port_RAM1.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM1.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1543283681932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lq92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lq92 " "Found entity 1: altsyncram_lq92" {  } { { "db/altsyncram_lq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_lq92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283682042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543283682042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lq92 milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_lq92:auto_generated " "Elaborating entity \"altsyncram_lq92\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_lq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283682043 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dual_port_RAM2.v 1 1 " "Using design file dual_port_RAM2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283682102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283682102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM2 milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2 " "Elaborating entity \"dual_port_RAM2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\"" {  } { { "milestone2.v" "dual_port_RAM_inst2" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283682103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM2.v" "altsyncram_component" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283682121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1543283682141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM2.hex " "Parameter \"init_file\" = \"dual_port_RAM2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1543283682143 ""}  } { { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1543283682143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vq92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vq92 " "Found entity 1: altsyncram_vq92" {  } { { "db/altsyncram_vq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_vq92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283682253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543283682253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vq92 milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated " "Elaborating entity \"altsyncram_vq92\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283682253 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "dual_port_RAM2.hex " "Byte addressed memory initialization file \"dual_port_RAM2.hex\" was read in the word-addressed format" {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1 1543283682261 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_PADDING_HEAD" "dual_port_RAM2.hex 512 10 " "Width of data items in \"dual_port_RAM2.hex\" is smaller than the memory width. Padding data items to fit in memory. Found 512 warnings, reporting 10 ." { { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "1 dual_port_RAM2.hex 0 " "Data width of the data at line (1) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 1 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "2 dual_port_RAM2.hex 0 " "Data width of the data at line (2) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 2 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "3 dual_port_RAM2.hex 0 " "Data width of the data at line (3) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 3 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "4 dual_port_RAM2.hex 0 " "Data width of the data at line (4) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 4 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "5 dual_port_RAM2.hex 0 " "Data width of the data at line (5) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 5 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "6 dual_port_RAM2.hex 0 " "Data width of the data at line (6) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 6 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "7 dual_port_RAM2.hex 0 " "Data width of the data at line (7) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 7 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "8 dual_port_RAM2.hex 0 " "Data width of the data at line (8) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 8 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "9 dual_port_RAM2.hex 0 " "Data width of the data at line (9) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 9 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "10 dual_port_RAM2.hex 0 " "Data width of the data at line (10) of memory initialization file \"dual_port_RAM2.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 10 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "" 0 -1 1543283682301 ""}  } { { "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex" 1 -1 0 } }  } 0 113014 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items to fit in memory. Found %2!u! warnings, reporting %3!u! ." 0 0 "" 0 -1 1543283682301 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "128 512 /home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex " "Memory depth (128) in the design file differs from memory depth (512) in the Memory Initialization File \"/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1 1543283682303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "convert_hex_to_seven_segment.v 1 1 " "Using design file convert_hex_to_seven_segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543283682358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1543283682358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "project.v" "unit7" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543283682359 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[0\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_vq92.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } } { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 76 0 0 } } { "project.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1543283682955 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[1\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_vq92.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } } { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 76 0 0 } } { "project.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1543283682955 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[2\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_vq92.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } } { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 76 0 0 } } { "project.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1543283682955 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[3\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_vq92.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } } { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 76 0 0 } } { "project.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1543283682955 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[4\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_vq92.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } } { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 76 0 0 } } { "project.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1543283682955 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[5\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vq92.tdf" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/db/altsyncram_vq92.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/dual_port_RAM2.v" 98 0 0 } } { "milestone2.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/milestone2.v" 76 0 0 } } { "project.v" "" { Text "/home/ECE/xuw20/Desktop/M1_DONE_NEW_M2_newest/project.v" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1543283682955 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\|q_a\[6\] " "Synth