{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 12:07:36 2015 " "Info: Processing started: Sun Apr 19 12:07:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Warning: Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "Info: set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Info: Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fiveBitEquals " "Info: Found entity 2: fiveBitEquals" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 413 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/imem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/dmem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Info: Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/PS2_Interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info: Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/lcd.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Info: Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info: Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/PS2_Controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info: Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i auxiliary.v(535) " "Info (10281): Verilog HDL Declaration information at auxiliary.v(535): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 535 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxiliary.v 22 22 " "Info: Found 22 design units, including 22 entities, in source file auxiliary.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 singleCycle " "Info: Found entity 2: singleCycle" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 AddSubAndOr " "Info: Found entity 3: AddSubAndOr" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 FourBitSliceComp " "Info: Found entity 4: FourBitSliceComp" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 136 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 barrelShifter " "Info: Found entity 5: barrelShifter" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 178 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Adder " "Info: Found entity 6: Adder" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 259 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 FourBitSlice " "Info: Found entity 7: FourBitSlice" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 295 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 decoder5B " "Info: Found entity 8: decoder5B" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 329 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 pipeControl " "Info: Found entity 9: pipeControl" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 control " "Info: Found entity 10: control" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 534 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 multdiv " "Info: Found entity 11: multdiv" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 604 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 divStage " "Info: Found entity 12: divStage" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 783 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 DivisionSetup " "Info: Found entity 13: DivisionSetup" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 862 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 lastDiv " "Info: Found entity 14: lastDiv" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 multStage " "Info: Found entity 15: multStage" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 989 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 oneAddShift " "Info: Found entity 16: oneAddShift" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1033 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 regFile " "Info: Found entity 17: regFile" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1064 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 register32B " "Info: Found entity 18: register32B" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1102 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 tri_set " "Info: Found entity 19: tri_set" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1114 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 DFFx " "Info: Found entity 20: DFFx" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 multdiv_pipeControl " "Info: Found entity 21: multdiv_pipeControl" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1142 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 decoder6B " "Info: Found entity 22: decoder6B" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1222 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X Grid.v(58) " "Info (10281): Verilog HDL Declaration information at Grid.v(58): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y Grid.v(58) " "Info (10281): Verilog HDL Declaration information at Grid.v(58): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Grid " "Info: Found entity 1: Grid" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_button processor.v(102) " "Warning (10236): Verilog HDL Implicit Net warning at processor.v(102): created implicit net for \"p1_button\"" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selectZZ auxiliary.v(948) " "Warning (10236): Verilog HDL Implicit Net warning at auxiliary.v(948): created implicit net for \"selectZZ\"" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 948 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOrSub auxiliary.v(1009) " "Warning (10236): Verilog HDL Implicit Net warning at auxiliary.v(1009): created implicit net for \"addOrSub\"" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1009 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "auxiliary.v(61) " "Critical Warning (10846): Verilog HDL Instantiation warning at auxiliary.v(61): instance has no name" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "auxiliary.v(62) " "Critical Warning (10846): Verilog HDL Instantiation warning at auxiliary.v(62): instance has no name" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Info: Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N skeleton.v(26) " "Warning (10034): Output port \"VGA_SYNC_N\" at skeleton.v(26) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Warning: Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/reset_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(10) " "Warning (10230): Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/reset_delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_audio_pll.v 1 1 " "Warning: Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "vga_audio_pll.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "" "" "Error: MGL_INTERNAL_ERROR: Port object altpll\|clk of width  5 is being assigned the port altpll\|stratixii_pll inst pll1\|clk of width 3 which is illegal, as port widths dont match nor are multiples. CAUSE : The port widths are mismatched in the mentioned assignment. The port widths of the connected ports should match or the LHS port width should be a multiple of the RHS port width. ACTION : Check the port widths of the connected ports. Logical operation results in a port width equal to the larger of the two ports and concatenation results in a port width equal to the sum of the individual port widths. Double check for such cases." {  } { { "vga_audio_pll.v" "altpll_component" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } }  } 0 0 "Error message" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "altpll_component" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Error: Can't elaborate user hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "altpll_component" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.map.smsg " "Info: Generated suppressed messages file C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Error: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 19 12:07:38 2015 " "Error: Processing ended: Sun Apr 19 12:07:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
