--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_pin
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Leds<0>     |    1.160(R)|   -0.213(R)|Clk_pin_BUFGP     |   0.000|
Leds<1>     |    1.418(R)|   -0.409(R)|Clk_pin_BUFGP     |   0.000|
Leds<2>     |    0.843(R)|    0.050(R)|Clk_pin_BUFGP     |   0.000|
Leds<3>     |    0.986(R)|   -0.118(R)|Clk_pin_BUFGP     |   0.000|
Leds<4>     |    1.107(R)|   -0.196(R)|Clk_pin_BUFGP     |   0.000|
Leds<5>     |    0.856(R)|   -0.003(R)|Clk_pin_BUFGP     |   0.000|
Leds<6>     |    0.837(R)|    0.055(R)|Clk_pin_BUFGP     |   0.000|
Leds<7>     |    1.199(R)|   -0.226(R)|Clk_pin_BUFGP     |   0.000|
RX_pin      |    3.342(R)|   -1.221(R)|Clk_pin_BUFGP     |   0.000|
Rst_pin     |    4.293(R)|    0.002(R)|Clk_pin_BUFGP     |   0.000|
Switch<0>   |    0.980(R)|   -0.113(R)|Clk_pin_BUFGP     |   0.000|
Switch<1>   |    1.166(R)|   -0.219(R)|Clk_pin_BUFGP     |   0.000|
Switch<2>   |    1.216(R)|   -0.251(R)|Clk_pin_BUFGP     |   0.000|
Switch<3>   |    1.142(R)|   -0.191(R)|Clk_pin_BUFGP     |   0.000|
Switch<4>   |    1.154(R)|   -0.202(R)|Clk_pin_BUFGP     |   0.000|
Switch<5>   |    1.394(R)|   -0.390(R)|Clk_pin_BUFGP     |   0.000|
Switch<6>   |    0.813(R)|    0.083(R)|Clk_pin_BUFGP     |   0.000|
Switch<7>   |    1.952(R)|   -0.903(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_pin to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Leds<0>     |    9.575(R)|Clk_pin_BUFGP     |   0.000|
Leds<1>     |    9.138(R)|Clk_pin_BUFGP     |   0.000|
Leds<2>     |    9.360(R)|Clk_pin_BUFGP     |   0.000|
Leds<3>     |    9.361(R)|Clk_pin_BUFGP     |   0.000|
Leds<4>     |    9.542(R)|Clk_pin_BUFGP     |   0.000|
Leds<5>     |    9.344(R)|Clk_pin_BUFGP     |   0.000|
Leds<6>     |    9.125(R)|Clk_pin_BUFGP     |   0.000|
Leds<7>     |    9.570(R)|Clk_pin_BUFGP     |   0.000|
Switch<0>   |    9.306(R)|Clk_pin_BUFGP     |   0.000|
Switch<1>   |    9.558(R)|Clk_pin_BUFGP     |   0.000|
Switch<2>   |   10.552(R)|Clk_pin_BUFGP     |   0.000|
Switch<3>   |   10.071(R)|Clk_pin_BUFGP     |   0.000|
Switch<4>   |    9.973(R)|Clk_pin_BUFGP     |   0.000|
Switch<5>   |    9.246(R)|Clk_pin_BUFGP     |   0.000|
Switch<6>   |    9.160(R)|Clk_pin_BUFGP     |   0.000|
Switch<7>   |    9.632(R)|Clk_pin_BUFGP     |   0.000|
TX_pin      |    6.534(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_pin        |   10.765|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 02 11:22:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



