{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717017677623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717017677624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 18:21:17 2024 " "Processing started: Wed May 29 18:21:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717017677624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017677624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto -c Projeto " "Command: quartus_sta Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017677624 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1717017677647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017677990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017677991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678021 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto.sdc " "Synopsys Design Constraints File file not found: 'Projeto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678755 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1717017678781 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1717017678781 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1717017678781 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678781 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678781 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_inst\|VGA_CLK vga:vga_inst\|VGA_CLK " "create_clock -period 1.000 -name vga:vga_inst\|VGA_CLK vga:vga_inst\|VGA_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717017678783 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_0\[9\] GPIO_0\[9\] " "create_clock -period 1.000 -name GPIO_0\[9\] GPIO_0\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717017678783 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Camera:camera\|half_clk Camera:camera\|half_clk " "create_clock -period 1.000 -name Camera:camera\|half_clk Camera:camera\|half_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717017678783 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678783 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017678796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017678796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017678796 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678796 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017678801 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1717017678803 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1717017678816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1717017679233 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017679233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.016 " "Worst-case setup slack is -15.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.016          -58850.665 GPIO_0\[9\]  " "  -15.016          -58850.665 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.835          -18624.539 vga:vga_inst\|VGA_CLK  " "   -6.835          -18624.539 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.345             -81.841 Camera:camera\|half_clk  " "   -4.345             -81.841 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.803              -2.803 CLOCK_50  " "   -2.803              -2.803 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017679235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.466 " "Worst-case hold slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 GPIO_0\[9\]  " "    0.466               0.000 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 vga:vga_inst\|VGA_CLK  " "    0.662               0.000 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 Camera:camera\|half_clk  " "    0.945               0.000 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.299               0.000 CLOCK_50  " "    1.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017679247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017679249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017679251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -28887.767 GPIO_0\[9\]  " "   -2.174          -28887.767 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -15161.815 vga:vga_inst\|VGA_CLK  " "   -2.174          -15161.815 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.169 Camera:camera\|half_clk  " "   -0.394             -12.169 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.914               0.000 CLOCK_50  " "    8.914               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017679256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017679256 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1717017679343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017679365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017680698 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017681063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017681063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017681063 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1717017681110 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.468 " "Worst-case setup slack is -14.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.468          -55602.138 GPIO_0\[9\]  " "  -14.468          -55602.138 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.840          -18255.242 vga:vga_inst\|VGA_CLK  " "   -6.840          -18255.242 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.257             -80.199 Camera:camera\|half_clk  " "   -4.257             -80.199 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.616              -2.616 CLOCK_50  " "   -2.616              -2.616 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.471 " "Worst-case hold slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 GPIO_0\[9\]  " "    0.471               0.000 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 vga:vga_inst\|VGA_CLK  " "    0.653               0.000 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 Camera:camera\|half_clk  " "    0.899               0.000 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 CLOCK_50  " "    1.132               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -28756.641 GPIO_0\[9\]  " "   -2.174          -28756.641 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -15155.503 vga:vga_inst\|VGA_CLK  " "   -2.174          -15155.503 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.056 Camera:camera\|half_clk  " "   -0.394             -12.056 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.914               0.000 CLOCK_50  " "    8.914               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017681133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681133 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1717017681221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017681458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017682710 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017683084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017683084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017683084 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683085 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1717017683098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.370 " "Worst-case setup slack is -10.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.370          -41963.201 GPIO_0\[9\]  " "  -10.370          -41963.201 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.788          -10412.283 vga:vga_inst\|VGA_CLK  " "   -4.788          -10412.283 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.423             -44.581 Camera:camera\|half_clk  " "   -2.423             -44.581 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118              -2.118 CLOCK_50  " "   -2.118              -2.118 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 GPIO_0\[9\]  " "    0.211               0.000 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 vga:vga_inst\|VGA_CLK  " "    0.345               0.000 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 Camera:camera\|half_clk  " "    0.467               0.000 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 CLOCK_50  " "    1.127               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -28646.819 GPIO_0\[9\]  " "   -2.174          -28646.819 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -15082.922 vga:vga_inst\|VGA_CLK  " "   -2.174          -15082.922 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 Camera:camera\|half_clk  " "    0.105               0.000 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.936               0.000 CLOCK_50  " "    8.936               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683120 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1717017683208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017683689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017683689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717017683689 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683690 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1717017683703 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.637 " "Worst-case setup slack is -8.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.637          -34773.786 GPIO_0\[9\]  " "   -8.637          -34773.786 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.020           -9053.337 vga:vga_inst\|VGA_CLK  " "   -4.020           -9053.337 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165             -39.397 Camera:camera\|half_clk  " "   -2.165             -39.397 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.748              -1.748 CLOCK_50  " "   -1.748              -1.748 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.202 " "Worst-case hold slack is 0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 GPIO_0\[9\]  " "    0.202               0.000 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 vga:vga_inst\|VGA_CLK  " "    0.314               0.000 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 Camera:camera\|half_clk  " "    0.418               0.000 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 CLOCK_50  " "    0.787               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -28658.623 GPIO_0\[9\]  " "   -2.174          -28658.623 GPIO_0\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -15029.147 vga:vga_inst\|VGA_CLK  " "   -2.174          -15029.147 vga:vga_inst\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 Camera:camera\|half_clk  " "    0.111               0.000 Camera:camera\|half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.959               0.000 CLOCK_50  " "    8.959               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717017683726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017683726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017685815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017685820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1621 " "Peak virtual memory: 1621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717017685909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 18:21:25 2024 " "Processing ended: Wed May 29 18:21:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717017685909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717017685909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717017685909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1717017685909 ""}
