0.7
2020.2
Nov 18 2020
09:20:35
/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1733382126,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_0,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1733572306,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,blk_mem_gen_1,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1733574527,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/LED_test.v,,blk_mem_gen_2,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1733389843,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/LED.v,,clk_wiz_0,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1733389843,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/dmem.v,1733490281,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testdmem.v,,dmemTest,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testbench_cpu.v,1733490290,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/uart_test.v,,testbench_cpu,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testdmem.v,1658280386,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testmem.v,,testdmem,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testmem.v,1613543100,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testbench_cpu.v,,testmem,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/LED_test.v,1733554077,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/VGA_test.v,,LED_test,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/VGA_test.v,1733552830,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/keyboard_test.v,,VGA_test,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/keyboard_test.v,1733493170,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/dmem.v,,keyboard_test;ps2_keyboard_model,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
,,,,,,uart_port_model;uart_test,,,,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/alu.v,1730979130,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/bus.v,,CLU;FA;adder_16;adder_32;adder_4;alu;barrel,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/ctrl.v,1731325501,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/dmem.v,,ctrl,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/forward_unit.v,1731328991,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/imem.v,,forward_unit,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/reg_file.v,1731325975,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/rv32ip.v,,reg_file,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/rv32ip.v,1733383012,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_ex.v,,rv32ip,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_ex.v,1731328976,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_id.v,,seg_ex,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_id.v,1731328963,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_if.v,,seg_id,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_if.v,1731326130,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_mem.v,,seg_if,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_mem.v,1731318334,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_wb.v,,seg_mem,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_wb.v,1731319554,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/serial_rx.v,,seg_wb,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/clkgen.v,1693374557,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/ctrl.v,,clkgen,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/serial_rx.v,1733585759,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/serial_tx.v,,serial_rx,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/serial_tx.v,1693374557,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/switch.v,,serial_tx,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/uart_port.v,1733582171,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/write_32bit.v,,uart_port,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/LED.v,1733553897,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/SSD.v,,LED,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/SSD.v,1733574317,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/VGA.v,,SSD;seg7_display;seg7_display_number,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/Top_Module.v,1733576116,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,,Top_Module,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/VGA.v,1733570589,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/alu.v,,VGA;vga_ctrl;vga_font,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/bus.v,1733485816,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/clkgen.v,,bus,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/dmem.v,1733388133,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/forward_unit.v,,dmem,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/imem.v,1733557359,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/keyboard.v,,imem,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/keyboard.v,1733491744,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/low_freq_clk.v,,keyboard;ps2_keyboard,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/low_freq_clk.v,1733469797,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/read_32bit.v,,low_freq_clk,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/read_32bit.v,1733476636,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/reg_file.v,,read_32bit,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/switch.v,1733487697,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/timer.v,,switch,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/timer.v,1733487547,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/uart_port.v,,timer,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/write_32bit.v,1733467443,verilog,,/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/Top_Module.v,,write_32bit,,,../../../../Computer_System.gen/sources_1/ip/clk_wiz_0,,,,,
