
SM_Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb54  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  0800cd28  0800cd28  0001cd28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d190  0800d190  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800d190  0800d190  0001d190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d198  0800d198  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d198  0800d198  0001d198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d19c  0800d19c  0001d19c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800d1a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000670  20000200  0800d3a0  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000870  0800d3a0  00020870  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f223  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b1a  00000000  00000000  0003f453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  00042f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015b0  00000000  00000000  00044680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000299e6  00000000  00000000  00045c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cb9f  00000000  00000000  0006f616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fba0c  00000000  00000000  0008c1b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00187bc1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007628  00000000  00000000  00187c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000200 	.word	0x20000200
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cd0c 	.word	0x0800cd0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000204 	.word	0x20000204
 800020c:	0800cd0c 	.word	0x0800cd0c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9b9 	b.w	800101c <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f84d 	bl	8000d58 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f840 	bl	8000d58 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f82f 	bl	8000d58 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f821 	bl	8000d58 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b96e 	b.w	800101c <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	4604      	mov	r4, r0
 8000d60:	468c      	mov	ip, r1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8083 	bne.w	8000e6e <__udivmoddi4+0x116>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4617      	mov	r7, r2
 8000d6c:	d947      	bls.n	8000dfe <__udivmoddi4+0xa6>
 8000d6e:	fab2 f282 	clz	r2, r2
 8000d72:	b142      	cbz	r2, 8000d86 <__udivmoddi4+0x2e>
 8000d74:	f1c2 0020 	rsb	r0, r2, #32
 8000d78:	fa24 f000 	lsr.w	r0, r4, r0
 8000d7c:	4091      	lsls	r1, r2
 8000d7e:	4097      	lsls	r7, r2
 8000d80:	ea40 0c01 	orr.w	ip, r0, r1
 8000d84:	4094      	lsls	r4, r2
 8000d86:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d90:	fa1f fe87 	uxth.w	lr, r7
 8000d94:	fb08 c116 	mls	r1, r8, r6, ip
 8000d98:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9c:	fb06 f10e 	mul.w	r1, r6, lr
 8000da0:	4299      	cmp	r1, r3
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x60>
 8000da4:	18fb      	adds	r3, r7, r3
 8000da6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000daa:	f080 8119 	bcs.w	8000fe0 <__udivmoddi4+0x288>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 8116 	bls.w	8000fe0 <__udivmoddi4+0x288>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	443b      	add	r3, r7
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d909      	bls.n	8000de4 <__udivmoddi4+0x8c>
 8000dd0:	193c      	adds	r4, r7, r4
 8000dd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd6:	f080 8105 	bcs.w	8000fe4 <__udivmoddi4+0x28c>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	f240 8102 	bls.w	8000fe4 <__udivmoddi4+0x28c>
 8000de0:	3802      	subs	r0, #2
 8000de2:	443c      	add	r4, r7
 8000de4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	2600      	movs	r6, #0
 8000dee:	b11d      	cbz	r5, 8000df8 <__udivmoddi4+0xa0>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c5 4300 	strd	r4, r3, [r5]
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	b902      	cbnz	r2, 8000e02 <__udivmoddi4+0xaa>
 8000e00:	deff      	udf	#255	; 0xff
 8000e02:	fab2 f282 	clz	r2, r2
 8000e06:	2a00      	cmp	r2, #0
 8000e08:	d150      	bne.n	8000eac <__udivmoddi4+0x154>
 8000e0a:	1bcb      	subs	r3, r1, r7
 8000e0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e10:	fa1f f887 	uxth.w	r8, r7
 8000e14:	2601      	movs	r6, #1
 8000e16:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e1a:	0c21      	lsrs	r1, r4, #16
 8000e1c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb08 f30c 	mul.w	r3, r8, ip
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0xe4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0xe2>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	f200 80e9 	bhi.w	800100c <__udivmoddi4+0x2b4>
 8000e3a:	4684      	mov	ip, r0
 8000e3c:	1ac9      	subs	r1, r1, r3
 8000e3e:	b2a3      	uxth	r3, r4
 8000e40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e44:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e48:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e4c:	fb08 f800 	mul.w	r8, r8, r0
 8000e50:	45a0      	cmp	r8, r4
 8000e52:	d907      	bls.n	8000e64 <__udivmoddi4+0x10c>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e5a:	d202      	bcs.n	8000e62 <__udivmoddi4+0x10a>
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	f200 80d9 	bhi.w	8001014 <__udivmoddi4+0x2bc>
 8000e62:	4618      	mov	r0, r3
 8000e64:	eba4 0408 	sub.w	r4, r4, r8
 8000e68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e6c:	e7bf      	b.n	8000dee <__udivmoddi4+0x96>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0x12e>
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	f000 80b1 	beq.w	8000fda <__udivmoddi4+0x282>
 8000e78:	2600      	movs	r6, #0
 8000e7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7e:	4630      	mov	r0, r6
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	fab3 f683 	clz	r6, r3
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d14a      	bne.n	8000f24 <__udivmoddi4+0x1cc>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d302      	bcc.n	8000e98 <__udivmoddi4+0x140>
 8000e92:	4282      	cmp	r2, r0
 8000e94:	f200 80b8 	bhi.w	8001008 <__udivmoddi4+0x2b0>
 8000e98:	1a84      	subs	r4, r0, r2
 8000e9a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	468c      	mov	ip, r1
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0a8      	beq.n	8000df8 <__udivmoddi4+0xa0>
 8000ea6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eaa:	e7a5      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb4:	4097      	lsls	r7, r2
 8000eb6:	fa01 f002 	lsl.w	r0, r1, r2
 8000eba:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ebe:	40d9      	lsrs	r1, r3
 8000ec0:	4330      	orrs	r0, r6
 8000ec2:	0c03      	lsrs	r3, r0, #16
 8000ec4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ec8:	fa1f f887 	uxth.w	r8, r7
 8000ecc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ed0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed4:	fb06 f108 	mul.w	r1, r6, r8
 8000ed8:	4299      	cmp	r1, r3
 8000eda:	fa04 f402 	lsl.w	r4, r4, r2
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x19c>
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ee6:	f080 808d 	bcs.w	8001004 <__udivmoddi4+0x2ac>
 8000eea:	4299      	cmp	r1, r3
 8000eec:	f240 808a 	bls.w	8001004 <__udivmoddi4+0x2ac>
 8000ef0:	3e02      	subs	r6, #2
 8000ef2:	443b      	add	r3, r7
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b281      	uxth	r1, r0
 8000ef8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000efc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f04:	fb00 f308 	mul.w	r3, r0, r8
 8000f08:	428b      	cmp	r3, r1
 8000f0a:	d907      	bls.n	8000f1c <__udivmoddi4+0x1c4>
 8000f0c:	1879      	adds	r1, r7, r1
 8000f0e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f12:	d273      	bcs.n	8000ffc <__udivmoddi4+0x2a4>
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d971      	bls.n	8000ffc <__udivmoddi4+0x2a4>
 8000f18:	3802      	subs	r0, #2
 8000f1a:	4439      	add	r1, r7
 8000f1c:	1acb      	subs	r3, r1, r3
 8000f1e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f22:	e778      	b.n	8000e16 <__udivmoddi4+0xbe>
 8000f24:	f1c6 0c20 	rsb	ip, r6, #32
 8000f28:	fa03 f406 	lsl.w	r4, r3, r6
 8000f2c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f30:	431c      	orrs	r4, r3
 8000f32:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f36:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f3e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f42:	431f      	orrs	r7, r3
 8000f44:	0c3b      	lsrs	r3, r7, #16
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fa1f f884 	uxth.w	r8, r4
 8000f4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f52:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f56:	fb09 fa08 	mul.w	sl, r9, r8
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	fa02 f206 	lsl.w	r2, r2, r6
 8000f60:	fa00 f306 	lsl.w	r3, r0, r6
 8000f64:	d908      	bls.n	8000f78 <__udivmoddi4+0x220>
 8000f66:	1861      	adds	r1, r4, r1
 8000f68:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f6c:	d248      	bcs.n	8001000 <__udivmoddi4+0x2a8>
 8000f6e:	458a      	cmp	sl, r1
 8000f70:	d946      	bls.n	8001000 <__udivmoddi4+0x2a8>
 8000f72:	f1a9 0902 	sub.w	r9, r9, #2
 8000f76:	4421      	add	r1, r4
 8000f78:	eba1 010a 	sub.w	r1, r1, sl
 8000f7c:	b2bf      	uxth	r7, r7
 8000f7e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f82:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f86:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f8a:	fb00 f808 	mul.w	r8, r0, r8
 8000f8e:	45b8      	cmp	r8, r7
 8000f90:	d907      	bls.n	8000fa2 <__udivmoddi4+0x24a>
 8000f92:	19e7      	adds	r7, r4, r7
 8000f94:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f98:	d22e      	bcs.n	8000ff8 <__udivmoddi4+0x2a0>
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d92c      	bls.n	8000ff8 <__udivmoddi4+0x2a0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	4427      	add	r7, r4
 8000fa2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa6:	eba7 0708 	sub.w	r7, r7, r8
 8000faa:	fba0 8902 	umull	r8, r9, r0, r2
 8000fae:	454f      	cmp	r7, r9
 8000fb0:	46c6      	mov	lr, r8
 8000fb2:	4649      	mov	r1, r9
 8000fb4:	d31a      	bcc.n	8000fec <__udivmoddi4+0x294>
 8000fb6:	d017      	beq.n	8000fe8 <__udivmoddi4+0x290>
 8000fb8:	b15d      	cbz	r5, 8000fd2 <__udivmoddi4+0x27a>
 8000fba:	ebb3 020e 	subs.w	r2, r3, lr
 8000fbe:	eb67 0701 	sbc.w	r7, r7, r1
 8000fc2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fc6:	40f2      	lsrs	r2, r6
 8000fc8:	ea4c 0202 	orr.w	r2, ip, r2
 8000fcc:	40f7      	lsrs	r7, r6
 8000fce:	e9c5 2700 	strd	r2, r7, [r5]
 8000fd2:	2600      	movs	r6, #0
 8000fd4:	4631      	mov	r1, r6
 8000fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fda:	462e      	mov	r6, r5
 8000fdc:	4628      	mov	r0, r5
 8000fde:	e70b      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	e6e9      	b.n	8000db8 <__udivmoddi4+0x60>
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	e6fd      	b.n	8000de4 <__udivmoddi4+0x8c>
 8000fe8:	4543      	cmp	r3, r8
 8000fea:	d2e5      	bcs.n	8000fb8 <__udivmoddi4+0x260>
 8000fec:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ff0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	e7df      	b.n	8000fb8 <__udivmoddi4+0x260>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e7d2      	b.n	8000fa2 <__udivmoddi4+0x24a>
 8000ffc:	4660      	mov	r0, ip
 8000ffe:	e78d      	b.n	8000f1c <__udivmoddi4+0x1c4>
 8001000:	4681      	mov	r9, r0
 8001002:	e7b9      	b.n	8000f78 <__udivmoddi4+0x220>
 8001004:	4666      	mov	r6, ip
 8001006:	e775      	b.n	8000ef4 <__udivmoddi4+0x19c>
 8001008:	4630      	mov	r0, r6
 800100a:	e74a      	b.n	8000ea2 <__udivmoddi4+0x14a>
 800100c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001010:	4439      	add	r1, r7
 8001012:	e713      	b.n	8000e3c <__udivmoddi4+0xe4>
 8001014:	3802      	subs	r0, #2
 8001016:	443c      	add	r4, r7
 8001018:	e724      	b.n	8000e64 <__udivmoddi4+0x10c>
 800101a:	bf00      	nop

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af04      	add	r7, sp, #16
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 800102e:	4b0a      	ldr	r3, [pc, #40]	; (8001058 <BMP280_Read8+0x38>)
 8001030:	6818      	ldr	r0, [r3, #0]
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	b29a      	uxth	r2, r3
 8001036:	230a      	movs	r3, #10
 8001038:	9302      	str	r3, [sp, #8]
 800103a:	2301      	movs	r3, #1
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	f107 030f 	add.w	r3, r7, #15
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2301      	movs	r3, #1
 8001046:	21ec      	movs	r1, #236	; 0xec
 8001048:	f003 fa14 	bl	8004474 <HAL_I2C_Mem_Read>
  return tmp;
 800104c:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000250 	.word	0x20000250

0800105c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b088      	sub	sp, #32
 8001060:	af04      	add	r7, sp, #16
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8001066:	4b0d      	ldr	r3, [pc, #52]	; (800109c <BMP280_Read16+0x40>)
 8001068:	6818      	ldr	r0, [r3, #0]
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	b29a      	uxth	r2, r3
 800106e:	230a      	movs	r3, #10
 8001070:	9302      	str	r3, [sp, #8]
 8001072:	2302      	movs	r3, #2
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	f107 030c 	add.w	r3, r7, #12
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2301      	movs	r3, #1
 800107e:	21ec      	movs	r1, #236	; 0xec
 8001080:	f003 f9f8 	bl	8004474 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8001084:	7b3b      	ldrb	r3, [r7, #12]
 8001086:	021b      	lsls	r3, r3, #8
 8001088:	b21a      	sxth	r2, r3
 800108a:	7b7b      	ldrb	r3, [r7, #13]
 800108c:	b21b      	sxth	r3, r3
 800108e:	4313      	orrs	r3, r2
 8001090:	b21b      	sxth	r3, r3
 8001092:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8001094:	4618      	mov	r0, r3
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000250 	.word	0x20000250

080010a0 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ffd5 	bl	800105c <BMP280_Read16>
 80010b2:	4603      	mov	r3, r0
 80010b4:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 80010b6:	89fb      	ldrh	r3, [r7, #14]
 80010b8:	0a1b      	lsrs	r3, r3, #8
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	b21a      	sxth	r2, r3
 80010be:	89fb      	ldrh	r3, [r7, #14]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	b29b      	uxth	r3, r3
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af04      	add	r7, sp, #16
 80010da:	4603      	mov	r3, r0
 80010dc:	460a      	mov	r2, r1
 80010de:	71fb      	strb	r3, [r7, #7]
 80010e0:	4613      	mov	r3, r2
 80010e2:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 80010e4:	4b08      	ldr	r3, [pc, #32]	; (8001108 <BMP280_Write8+0x34>)
 80010e6:	6818      	ldr	r0, [r3, #0]
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	230a      	movs	r3, #10
 80010ee:	9302      	str	r3, [sp, #8]
 80010f0:	2301      	movs	r3, #1
 80010f2:	9301      	str	r3, [sp, #4]
 80010f4:	1dbb      	adds	r3, r7, #6
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	21ec      	movs	r1, #236	; 0xec
 80010fc:	f003 f8a6 	bl	800424c <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000250 	.word	0x20000250

0800110c <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b088      	sub	sp, #32
 8001110:	af04      	add	r7, sp, #16
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8001116:	4b0d      	ldr	r3, [pc, #52]	; (800114c <BMP280_Read24+0x40>)
 8001118:	6818      	ldr	r0, [r3, #0]
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	b29a      	uxth	r2, r3
 800111e:	230a      	movs	r3, #10
 8001120:	9302      	str	r3, [sp, #8]
 8001122:	2303      	movs	r3, #3
 8001124:	9301      	str	r3, [sp, #4]
 8001126:	f107 030c 	add.w	r3, r7, #12
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	21ec      	movs	r1, #236	; 0xec
 8001130:	f003 f9a0 	bl	8004474 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001134:	7b3b      	ldrb	r3, [r7, #12]
 8001136:	041a      	lsls	r2, r3, #16
 8001138:	7b7b      	ldrb	r3, [r7, #13]
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	4313      	orrs	r3, r2
 800113e:	7bba      	ldrb	r2, [r7, #14]
 8001140:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8001142:	4618      	mov	r0, r3
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000250 	.word	0x20000250

08001150 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	4608      	mov	r0, r1
 800115a:	4611      	mov	r1, r2
 800115c:	461a      	mov	r2, r3
 800115e:	4603      	mov	r3, r0
 8001160:	70fb      	strb	r3, [r7, #3]
 8001162:	460b      	mov	r3, r1
 8001164:	70bb      	strb	r3, [r7, #2]
 8001166:	4613      	mov	r3, r2
 8001168:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800116a:	4a48      	ldr	r2, [pc, #288]	; (800128c <BMP280_Init+0x13c>)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001170:	787b      	ldrb	r3, [r7, #1]
 8001172:	2b03      	cmp	r3, #3
 8001174:	d901      	bls.n	800117a <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8001176:	2303      	movs	r3, #3
 8001178:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800117a:	4a45      	ldr	r2, [pc, #276]	; (8001290 <BMP280_Init+0x140>)
 800117c:	787b      	ldrb	r3, [r7, #1]
 800117e:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8001180:	787b      	ldrb	r3, [r7, #1]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d101      	bne.n	800118a <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 8001186:	2300      	movs	r3, #0
 8001188:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 800118a:	78fb      	ldrb	r3, [r7, #3]
 800118c:	2b05      	cmp	r3, #5
 800118e:	d901      	bls.n	8001194 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8001190:	2305      	movs	r3, #5
 8001192:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001194:	4a3f      	ldr	r2, [pc, #252]	; (8001294 <BMP280_Init+0x144>)
 8001196:	78fb      	ldrb	r3, [r7, #3]
 8001198:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 800119a:	78bb      	ldrb	r3, [r7, #2]
 800119c:	2b05      	cmp	r3, #5
 800119e:	d901      	bls.n	80011a4 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 80011a0:	2305      	movs	r3, #5
 80011a2:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 80011a4:	4a3c      	ldr	r2, [pc, #240]	; (8001298 <BMP280_Init+0x148>)
 80011a6:	78bb      	ldrb	r3, [r7, #2]
 80011a8:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 80011aa:	bf00      	nop
 80011ac:	20d0      	movs	r0, #208	; 0xd0
 80011ae:	f7ff ff37 	bl	8001020 <BMP280_Read8>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b58      	cmp	r3, #88	; 0x58
 80011b6:	d1f9      	bne.n	80011ac <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 80011b8:	2088      	movs	r0, #136	; 0x88
 80011ba:	f7ff ff71 	bl	80010a0 <BMP280_Read16LE>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b36      	ldr	r3, [pc, #216]	; (800129c <BMP280_Init+0x14c>)
 80011c4:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 80011c6:	208a      	movs	r0, #138	; 0x8a
 80011c8:	f7ff ff6a 	bl	80010a0 <BMP280_Read16LE>
 80011cc:	4603      	mov	r3, r0
 80011ce:	b21a      	sxth	r2, r3
 80011d0:	4b33      	ldr	r3, [pc, #204]	; (80012a0 <BMP280_Init+0x150>)
 80011d2:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 80011d4:	208c      	movs	r0, #140	; 0x8c
 80011d6:	f7ff ff63 	bl	80010a0 <BMP280_Read16LE>
 80011da:	4603      	mov	r3, r0
 80011dc:	b21a      	sxth	r2, r3
 80011de:	4b31      	ldr	r3, [pc, #196]	; (80012a4 <BMP280_Init+0x154>)
 80011e0:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 80011e2:	208e      	movs	r0, #142	; 0x8e
 80011e4:	f7ff ff5c 	bl	80010a0 <BMP280_Read16LE>
 80011e8:	4603      	mov	r3, r0
 80011ea:	461a      	mov	r2, r3
 80011ec:	4b2e      	ldr	r3, [pc, #184]	; (80012a8 <BMP280_Init+0x158>)
 80011ee:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 80011f0:	2090      	movs	r0, #144	; 0x90
 80011f2:	f7ff ff55 	bl	80010a0 <BMP280_Read16LE>
 80011f6:	4603      	mov	r3, r0
 80011f8:	b21a      	sxth	r2, r3
 80011fa:	4b2c      	ldr	r3, [pc, #176]	; (80012ac <BMP280_Init+0x15c>)
 80011fc:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 80011fe:	2092      	movs	r0, #146	; 0x92
 8001200:	f7ff ff4e 	bl	80010a0 <BMP280_Read16LE>
 8001204:	4603      	mov	r3, r0
 8001206:	b21a      	sxth	r2, r3
 8001208:	4b29      	ldr	r3, [pc, #164]	; (80012b0 <BMP280_Init+0x160>)
 800120a:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 800120c:	2094      	movs	r0, #148	; 0x94
 800120e:	f7ff ff47 	bl	80010a0 <BMP280_Read16LE>
 8001212:	4603      	mov	r3, r0
 8001214:	b21a      	sxth	r2, r3
 8001216:	4b27      	ldr	r3, [pc, #156]	; (80012b4 <BMP280_Init+0x164>)
 8001218:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 800121a:	2096      	movs	r0, #150	; 0x96
 800121c:	f7ff ff40 	bl	80010a0 <BMP280_Read16LE>
 8001220:	4603      	mov	r3, r0
 8001222:	b21a      	sxth	r2, r3
 8001224:	4b24      	ldr	r3, [pc, #144]	; (80012b8 <BMP280_Init+0x168>)
 8001226:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8001228:	2098      	movs	r0, #152	; 0x98
 800122a:	f7ff ff39 	bl	80010a0 <BMP280_Read16LE>
 800122e:	4603      	mov	r3, r0
 8001230:	b21a      	sxth	r2, r3
 8001232:	4b22      	ldr	r3, [pc, #136]	; (80012bc <BMP280_Init+0x16c>)
 8001234:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8001236:	209a      	movs	r0, #154	; 0x9a
 8001238:	f7ff ff32 	bl	80010a0 <BMP280_Read16LE>
 800123c:	4603      	mov	r3, r0
 800123e:	b21a      	sxth	r2, r3
 8001240:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <BMP280_Init+0x170>)
 8001242:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8001244:	209c      	movs	r0, #156	; 0x9c
 8001246:	f7ff ff2b 	bl	80010a0 <BMP280_Read16LE>
 800124a:	4603      	mov	r3, r0
 800124c:	b21a      	sxth	r2, r3
 800124e:	4b1d      	ldr	r3, [pc, #116]	; (80012c4 <BMP280_Init+0x174>)
 8001250:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001252:	209e      	movs	r0, #158	; 0x9e
 8001254:	f7ff ff24 	bl	80010a0 <BMP280_Read16LE>
 8001258:	4603      	mov	r3, r0
 800125a:	b21a      	sxth	r2, r3
 800125c:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <BMP280_Init+0x178>)
 800125e:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001260:	78fb      	ldrb	r3, [r7, #3]
 8001262:	015b      	lsls	r3, r3, #5
 8001264:	b25a      	sxtb	r2, r3
 8001266:	78bb      	ldrb	r3, [r7, #2]
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	b25b      	sxtb	r3, r3
 800126c:	4313      	orrs	r3, r2
 800126e:	b25a      	sxtb	r2, r3
 8001270:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001274:	4313      	orrs	r3, r2
 8001276:	b25b      	sxtb	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	4619      	mov	r1, r3
 800127c:	20f4      	movs	r0, #244	; 0xf4
 800127e:	f7ff ff29 	bl	80010d4 <BMP280_Write8>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000250 	.word	0x20000250
 8001290:	20000254 	.word	0x20000254
 8001294:	2000024c 	.word	0x2000024c
 8001298:	2000023e 	.word	0x2000023e
 800129c:	2000024a 	.word	0x2000024a
 80012a0:	20000240 	.word	0x20000240
 80012a4:	20000238 	.word	0x20000238
 80012a8:	20000244 	.word	0x20000244
 80012ac:	2000023a 	.word	0x2000023a
 80012b0:	20000256 	.word	0x20000256
 80012b4:	2000025a 	.word	0x2000025a
 80012b8:	20000242 	.word	0x20000242
 80012bc:	20000248 	.word	0x20000248
 80012c0:	2000023c 	.word	0x2000023c
 80012c4:	20000246 	.word	0x20000246
 80012c8:	20000258 	.word	0x20000258

080012cc <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 80012d2:	4b3d      	ldr	r3, [pc, #244]	; (80013c8 <BMP280_ReadTemperature+0xfc>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d16d      	bne.n	80013b6 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 80012da:	20f4      	movs	r0, #244	; 0xf4
 80012dc:	f7ff fea0 	bl	8001020 <BMP280_Read8>
 80012e0:	4603      	mov	r3, r0
 80012e2:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	f023 0303 	bic.w	r3, r3, #3
 80012ea:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 80012ec:	7dfb      	ldrb	r3, [r7, #23]
 80012ee:	f043 0301 	orr.w	r3, r3, #1
 80012f2:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 80012f4:	7dfb      	ldrb	r3, [r7, #23]
 80012f6:	4619      	mov	r1, r3
 80012f8:	20f4      	movs	r0, #244	; 0xf4
 80012fa:	f7ff feeb 	bl	80010d4 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 80012fe:	20f4      	movs	r0, #244	; 0xf4
 8001300:	f7ff fe8e 	bl	8001020 <BMP280_Read8>
 8001304:	4603      	mov	r3, r0
 8001306:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001308:	7dbb      	ldrb	r3, [r7, #22]
 800130a:	f003 0303 	and.w	r3, r3, #3
 800130e:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8001310:	7dbb      	ldrb	r3, [r7, #22]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d14f      	bne.n	80013b6 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001316:	20f4      	movs	r0, #244	; 0xf4
 8001318:	f7ff fe82 	bl	8001020 <BMP280_Read8>
 800131c:	4603      	mov	r3, r0
 800131e:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001320:	7dbb      	ldrb	r3, [r7, #22]
 8001322:	f003 0303 	and.w	r3, r3, #3
 8001326:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8001328:	7dbb      	ldrb	r3, [r7, #22]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d000      	beq.n	8001330 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 800132e:	e7f2      	b.n	8001316 <BMP280_ReadTemperature+0x4a>
				  break;
 8001330:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001332:	20fa      	movs	r0, #250	; 0xfa
 8001334:	f7ff feea 	bl	800110c <BMP280_Read24>
 8001338:	4603      	mov	r3, r0
 800133a:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	111b      	asrs	r3, r3, #4
 8001340:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	10da      	asrs	r2, r3, #3
 8001346:	4b21      	ldr	r3, [pc, #132]	; (80013cc <BMP280_ReadTemperature+0x100>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 800134e:	4a20      	ldr	r2, [pc, #128]	; (80013d0 <BMP280_ReadTemperature+0x104>)
 8001350:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001354:	fb02 f303 	mul.w	r3, r2, r3
 8001358:	12db      	asrs	r3, r3, #11
 800135a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	111b      	asrs	r3, r3, #4
 8001360:	4a1a      	ldr	r2, [pc, #104]	; (80013cc <BMP280_ReadTemperature+0x100>)
 8001362:	8812      	ldrh	r2, [r2, #0]
 8001364:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	1112      	asrs	r2, r2, #4
 800136a:	4918      	ldr	r1, [pc, #96]	; (80013cc <BMP280_ReadTemperature+0x100>)
 800136c:	8809      	ldrh	r1, [r1, #0]
 800136e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001370:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001374:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 8001376:	4a17      	ldr	r2, [pc, #92]	; (80013d4 <BMP280_ReadTemperature+0x108>)
 8001378:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800137c:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001380:	139b      	asrs	r3, r3, #14
 8001382:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 8001384:	68fa      	ldr	r2, [r7, #12]
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	4413      	add	r3, r2
 800138a:	4a13      	ldr	r2, [pc, #76]	; (80013d8 <BMP280_ReadTemperature+0x10c>)
 800138c:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 800138e:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <BMP280_ReadTemperature+0x10c>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4613      	mov	r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	3380      	adds	r3, #128	; 0x80
 800139a:	121b      	asrs	r3, r3, #8
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a4:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 80013a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013ac:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80013dc <BMP280_ReadTemperature+0x110>
 80013b0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013b4:	e001      	b.n	80013ba <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 80013b6:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80013e0 <BMP280_ReadTemperature+0x114>
 80013ba:	eef0 7a47 	vmov.f32	s15, s14
}
 80013be:	eeb0 0a67 	vmov.f32	s0, s15
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000254 	.word	0x20000254
 80013cc:	2000024a 	.word	0x2000024a
 80013d0:	20000240 	.word	0x20000240
 80013d4:	20000238 	.word	0x20000238
 80013d8:	2000025c 	.word	0x2000025c
 80013dc:	42c80000 	.word	0x42c80000
 80013e0:	c2c60000 	.word	0xc2c60000

080013e4 <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 80013e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013e8:	b09c      	sub	sp, #112	; 0x70
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	64f8      	str	r0, [r7, #76]	; 0x4c
 80013ee:	64b9      	str	r1, [r7, #72]	; 0x48
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 80013f0:	f7ff ff6c 	bl	80012cc <BMP280_ReadTemperature>
 80013f4:	eef0 7a40 	vmov.f32	s15, s0
 80013f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013fa:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 80013fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001400:	edd3 7a00 	vldr	s15, [r3]
 8001404:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80015d4 <BMP280_ReadTemperatureAndPressure+0x1f0>
 8001408:	eef4 7a47 	vcmp.f32	s15, s14
 800140c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001410:	d101      	bne.n	8001416 <BMP280_ReadTemperatureAndPressure+0x32>
		  return -1;
 8001412:	23ff      	movs	r3, #255	; 0xff
 8001414:	e1d8      	b.n	80017c8 <BMP280_ReadTemperatureAndPressure+0x3e4>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 8001416:	20f7      	movs	r0, #247	; 0xf7
 8001418:	f7ff fe78 	bl	800110c <BMP280_Read24>
 800141c:	4603      	mov	r3, r0
 800141e:	66fb      	str	r3, [r7, #108]	; 0x6c
	  adc_P >>= 4;
 8001420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001422:	111b      	asrs	r3, r3, #4
 8001424:	66fb      	str	r3, [r7, #108]	; 0x6c

	  var1 = ((int64_t)t_fine) - 128000;
 8001426:	4b6c      	ldr	r3, [pc, #432]	; (80015d8 <BMP280_ReadTemperatureAndPressure+0x1f4>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001430:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 8001434:	f143 35ff 	adc.w	r5, r3, #4294967295
 8001438:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
	  var2 = var1 * var1 * (int64_t)p6;
 800143c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800143e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001440:	fb03 f102 	mul.w	r1, r3, r2
 8001444:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001446:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001448:	fb03 f302 	mul.w	r3, r3, r2
 800144c:	18ca      	adds	r2, r1, r3
 800144e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001450:	fba3 4503 	umull	r4, r5, r3, r3
 8001454:	1953      	adds	r3, r2, r5
 8001456:	461d      	mov	r5, r3
 8001458:	4b60      	ldr	r3, [pc, #384]	; (80015dc <BMP280_ReadTemperatureAndPressure+0x1f8>)
 800145a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800145e:	b21a      	sxth	r2, r3
 8001460:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001464:	fb02 f005 	mul.w	r0, r2, r5
 8001468:	fb04 f103 	mul.w	r1, r4, r3
 800146c:	4401      	add	r1, r0
 800146e:	fba4 2302 	umull	r2, r3, r4, r2
 8001472:	4419      	add	r1, r3
 8001474:	460b      	mov	r3, r1
 8001476:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 800147a:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 800147e:	4b58      	ldr	r3, [pc, #352]	; (80015e0 <BMP280_ReadTemperatureAndPressure+0x1fc>)
 8001480:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001484:	b21a      	sxth	r2, r3
 8001486:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800148a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800148c:	fb03 f001 	mul.w	r0, r3, r1
 8001490:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001492:	fb02 f101 	mul.w	r1, r2, r1
 8001496:	4408      	add	r0, r1
 8001498:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800149a:	fba1 2302 	umull	r2, r3, r1, r2
 800149e:	18c1      	adds	r1, r0, r3
 80014a0:	460b      	mov	r3, r1
 80014a2:	f04f 0000 	mov.w	r0, #0
 80014a6:	f04f 0100 	mov.w	r1, #0
 80014aa:	0459      	lsls	r1, r3, #17
 80014ac:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 80014b0:	0450      	lsls	r0, r2, #17
 80014b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80014b6:	eb12 0800 	adds.w	r8, r2, r0
 80014ba:	eb43 0901 	adc.w	r9, r3, r1
 80014be:	e9c7 8916 	strd	r8, r9, [r7, #88]	; 0x58
	  var2 = var2 + (((int64_t)p4)<<35);
 80014c2:	4b48      	ldr	r3, [pc, #288]	; (80015e4 <BMP280_ReadTemperatureAndPressure+0x200>)
 80014c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c8:	b21a      	sxth	r2, r3
 80014ca:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80014ce:	f04f 0000 	mov.w	r0, #0
 80014d2:	f04f 0100 	mov.w	r1, #0
 80014d6:	00d1      	lsls	r1, r2, #3
 80014d8:	2000      	movs	r0, #0
 80014da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80014de:	1814      	adds	r4, r2, r0
 80014e0:	61bc      	str	r4, [r7, #24]
 80014e2:	414b      	adcs	r3, r1
 80014e4:	61fb      	str	r3, [r7, #28]
 80014e6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80014ea:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 80014ee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80014f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014f2:	fb03 f102 	mul.w	r1, r3, r2
 80014f6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80014f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014fa:	fb03 f302 	mul.w	r3, r3, r2
 80014fe:	18ca      	adds	r2, r1, r3
 8001500:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001502:	fba3 4503 	umull	r4, r5, r3, r3
 8001506:	1953      	adds	r3, r2, r5
 8001508:	461d      	mov	r5, r3
 800150a:	4b37      	ldr	r3, [pc, #220]	; (80015e8 <BMP280_ReadTemperatureAndPressure+0x204>)
 800150c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001510:	b21a      	sxth	r2, r3
 8001512:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001516:	fb02 f005 	mul.w	r0, r2, r5
 800151a:	fb04 f103 	mul.w	r1, r4, r3
 800151e:	4401      	add	r1, r0
 8001520:	fba4 2302 	umull	r2, r3, r4, r2
 8001524:	4419      	add	r1, r3
 8001526:	460b      	mov	r3, r1
 8001528:	f04f 0800 	mov.w	r8, #0
 800152c:	f04f 0900 	mov.w	r9, #0
 8001530:	ea4f 2812 	mov.w	r8, r2, lsr #8
 8001534:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 8001538:	ea4f 2923 	mov.w	r9, r3, asr #8
	    ((var1 * (int64_t)p2)<<12);
 800153c:	4b2b      	ldr	r3, [pc, #172]	; (80015ec <BMP280_ReadTemperatureAndPressure+0x208>)
 800153e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001542:	b21a      	sxth	r2, r3
 8001544:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001548:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800154a:	fb03 f001 	mul.w	r0, r3, r1
 800154e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001550:	fb02 f101 	mul.w	r1, r2, r1
 8001554:	1844      	adds	r4, r0, r1
 8001556:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001558:	fba1 0102 	umull	r0, r1, r1, r2
 800155c:	1863      	adds	r3, r4, r1
 800155e:	4619      	mov	r1, r3
 8001560:	f04f 0200 	mov.w	r2, #0
 8001564:	f04f 0300 	mov.w	r3, #0
 8001568:	030b      	lsls	r3, r1, #12
 800156a:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 800156e:	0302      	lsls	r2, r0, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001570:	eb18 0102 	adds.w	r1, r8, r2
 8001574:	6139      	str	r1, [r7, #16]
 8001576:	eb49 0303 	adc.w	r3, r9, r3
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001580:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8001584:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001588:	1c11      	adds	r1, r2, #0
 800158a:	6439      	str	r1, [r7, #64]	; 0x40
 800158c:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 8001590:	647b      	str	r3, [r7, #68]	; 0x44
 8001592:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <BMP280_ReadTemperatureAndPressure+0x20c>)
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	b29a      	uxth	r2, r3
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 80015a0:	4629      	mov	r1, r5
 80015a2:	fb02 f001 	mul.w	r0, r2, r1
 80015a6:	4621      	mov	r1, r4
 80015a8:	fb01 f103 	mul.w	r1, r1, r3
 80015ac:	4401      	add	r1, r0
 80015ae:	4620      	mov	r0, r4
 80015b0:	fba0 2302 	umull	r2, r3, r0, r2
 80015b4:	4419      	add	r1, r3
 80015b6:	460b      	mov	r3, r1
 80015b8:	f04f 0000 	mov.w	r0, #0
 80015bc:	f04f 0100 	mov.w	r1, #0
 80015c0:	1058      	asrs	r0, r3, #1
 80015c2:	17d9      	asrs	r1, r3, #31
 80015c4:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60

	  if (var1 == 0) {
 80015c8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80015cc:	4313      	orrs	r3, r2
 80015ce:	d111      	bne.n	80015f4 <BMP280_ReadTemperatureAndPressure+0x210>
	    return 0;  // avoid exception caused by division by zero
 80015d0:	2300      	movs	r3, #0
 80015d2:	e0f9      	b.n	80017c8 <BMP280_ReadTemperatureAndPressure+0x3e4>
 80015d4:	c2c60000 	.word	0xc2c60000
 80015d8:	2000025c 	.word	0x2000025c
 80015dc:	20000248 	.word	0x20000248
 80015e0:	20000242 	.word	0x20000242
 80015e4:	2000025a 	.word	0x2000025a
 80015e8:	20000256 	.word	0x20000256
 80015ec:	2000023a 	.word	0x2000023a
 80015f0:	20000244 	.word	0x20000244
	  }
	  p = 1048576 - adc_P;
 80015f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80015f6:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80015fa:	461a      	mov	r2, r3
 80015fc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001600:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	  p = (((p<<31) - var2)*3125) / var1;
 8001604:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001606:	105b      	asrs	r3, r3, #1
 8001608:	63fb      	str	r3, [r7, #60]	; 0x3c
 800160a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800160c:	07db      	lsls	r3, r3, #31
 800160e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001610:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001614:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8001618:	4621      	mov	r1, r4
 800161a:	ebb1 0a02 	subs.w	sl, r1, r2
 800161e:	4629      	mov	r1, r5
 8001620:	eb61 0b03 	sbc.w	fp, r1, r3
 8001624:	4652      	mov	r2, sl
 8001626:	465b      	mov	r3, fp
 8001628:	1891      	adds	r1, r2, r2
 800162a:	60b9      	str	r1, [r7, #8]
 800162c:	415b      	adcs	r3, r3
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001634:	eb12 020a 	adds.w	r2, r2, sl
 8001638:	eb43 030b 	adc.w	r3, r3, fp
 800163c:	f04f 0000 	mov.w	r0, #0
 8001640:	f04f 0100 	mov.w	r1, #0
 8001644:	0199      	lsls	r1, r3, #6
 8001646:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 800164a:	0190      	lsls	r0, r2, #6
 800164c:	1812      	adds	r2, r2, r0
 800164e:	eb41 0303 	adc.w	r3, r1, r3
 8001652:	f04f 0000 	mov.w	r0, #0
 8001656:	f04f 0100 	mov.w	r1, #0
 800165a:	0099      	lsls	r1, r3, #2
 800165c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001660:	0090      	lsls	r0, r2, #2
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	eb12 020a 	adds.w	r2, r2, sl
 800166a:	eb43 030b 	adc.w	r3, r3, fp
 800166e:	f04f 0000 	mov.w	r0, #0
 8001672:	f04f 0100 	mov.w	r1, #0
 8001676:	0099      	lsls	r1, r3, #2
 8001678:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800167c:	0090      	lsls	r0, r2, #2
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	eb12 010a 	adds.w	r1, r2, sl
 8001686:	6339      	str	r1, [r7, #48]	; 0x30
 8001688:	eb43 030b 	adc.w	r3, r3, fp
 800168c:	637b      	str	r3, [r7, #52]	; 0x34
 800168e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001692:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001696:	f7ff faf7 	bl	8000c88 <__aeabi_ldivmod>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 80016a2:	4b4c      	ldr	r3, [pc, #304]	; (80017d4 <BMP280_ReadTemperatureAndPressure+0x3f0>)
 80016a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a8:	b218      	sxth	r0, r3
 80016aa:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80016ae:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	f04f 0300 	mov.w	r3, #0
 80016ba:	0b62      	lsrs	r2, r4, #13
 80016bc:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 80016c0:	136b      	asrs	r3, r5, #13
 80016c2:	fb02 f501 	mul.w	r5, r2, r1
 80016c6:	fb00 f403 	mul.w	r4, r0, r3
 80016ca:	442c      	add	r4, r5
 80016cc:	fba0 0102 	umull	r0, r1, r0, r2
 80016d0:	1863      	adds	r3, r4, r1
 80016d2:	4619      	mov	r1, r3
 80016d4:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	0b62      	lsrs	r2, r4, #13
 80016e2:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 80016e6:	136b      	asrs	r3, r5, #13
 80016e8:	fb02 f501 	mul.w	r5, r2, r1
 80016ec:	fb00 f403 	mul.w	r4, r0, r3
 80016f0:	442c      	add	r4, r5
 80016f2:	fba0 0102 	umull	r0, r1, r0, r2
 80016f6:	1863      	adds	r3, r4, r1
 80016f8:	4619      	mov	r1, r3
 80016fa:	f04f 0200 	mov.w	r2, #0
 80016fe:	f04f 0300 	mov.w	r3, #0
 8001702:	0e42      	lsrs	r2, r0, #25
 8001704:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001708:	164b      	asrs	r3, r1, #25
 800170a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	  var2 = (((int64_t)p8) * p) >> 19;
 800170e:	4b32      	ldr	r3, [pc, #200]	; (80017d8 <BMP280_ReadTemperatureAndPressure+0x3f4>)
 8001710:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001714:	b21a      	sxth	r2, r3
 8001716:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800171a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800171c:	fb03 f001 	mul.w	r0, r3, r1
 8001720:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001722:	fb02 f101 	mul.w	r1, r2, r1
 8001726:	1844      	adds	r4, r0, r1
 8001728:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800172a:	fba1 0102 	umull	r0, r1, r1, r2
 800172e:	1863      	adds	r3, r4, r1
 8001730:	4619      	mov	r1, r3
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	0cc2      	lsrs	r2, r0, #19
 800173c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001740:	14cb      	asrs	r3, r1, #19
 8001742:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 8001746:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800174a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800174e:	1884      	adds	r4, r0, r2
 8001750:	62bc      	str	r4, [r7, #40]	; 0x28
 8001752:	eb41 0303 	adc.w	r3, r1, r3
 8001756:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001758:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800175c:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001760:	4621      	mov	r1, r4
 8001762:	1889      	adds	r1, r1, r2
 8001764:	6239      	str	r1, [r7, #32]
 8001766:	4629      	mov	r1, r5
 8001768:	eb43 0101 	adc.w	r1, r3, r1
 800176c:	6279      	str	r1, [r7, #36]	; 0x24
 800176e:	f04f 0000 	mov.w	r0, #0
 8001772:	f04f 0100 	mov.w	r1, #0
 8001776:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800177a:	4623      	mov	r3, r4
 800177c:	0a18      	lsrs	r0, r3, #8
 800177e:	462b      	mov	r3, r5
 8001780:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001784:	462b      	mov	r3, r5
 8001786:	1219      	asrs	r1, r3, #8
 8001788:	4b14      	ldr	r3, [pc, #80]	; (80017dc <BMP280_ReadTemperatureAndPressure+0x3f8>)
 800178a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800178e:	b21c      	sxth	r4, r3
 8001790:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	f04f 0300 	mov.w	r3, #0
 800179c:	012b      	lsls	r3, r5, #4
 800179e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80017a2:	0122      	lsls	r2, r4, #4
 80017a4:	1884      	adds	r4, r0, r2
 80017a6:	603c      	str	r4, [r7, #0]
 80017a8:	eb41 0303 	adc.w	r3, r1, r3
 80017ac:	607b      	str	r3, [r7, #4]
 80017ae:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017b2:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	  *pressure = (int32_t)p/256;
 80017b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	da00      	bge.n	80017be <BMP280_ReadTemperatureAndPressure+0x3da>
 80017bc:	33ff      	adds	r3, #255	; 0xff
 80017be:	121b      	asrs	r3, r3, #8
 80017c0:	461a      	mov	r2, r3
 80017c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017c4:	601a      	str	r2, [r3, #0]

	  return 0;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3770      	adds	r7, #112	; 0x70
 80017cc:	46bd      	mov	sp, r7
 80017ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017d2:	bf00      	nop
 80017d4:	20000258 	.word	0x20000258
 80017d8:	20000246 	.word	0x20000246
 80017dc:	2000023c 	.word	0x2000023c

080017e0 <error_corection>:
//void PID_init(float Tp, float Kp, float Ki, float Kd)
//{
//
//}
float error_corection(float var)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	ed87 0a01 	vstr	s0, [r7, #4]
	return -0.2688+0.01299*var;
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7fe fecc 	bl	8000588 <__aeabi_f2d>
 80017f0:	a30d      	add	r3, pc, #52	; (adr r3, 8001828 <error_corection+0x48>)
 80017f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f6:	f7fe ff1f 	bl	8000638 <__aeabi_dmul>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4610      	mov	r0, r2
 8001800:	4619      	mov	r1, r3
 8001802:	a30b      	add	r3, pc, #44	; (adr r3, 8001830 <error_corection+0x50>)
 8001804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001808:	f7fe fd5e 	bl	80002c8 <__aeabi_dsub>
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	4610      	mov	r0, r2
 8001812:	4619      	mov	r1, r3
 8001814:	f7ff f9e8 	bl	8000be8 <__aeabi_d2f>
 8001818:	4603      	mov	r3, r0
 800181a:	ee07 3a90 	vmov	s15, r3
//			b0+b1*x
}
 800181e:	eeb0 0a67 	vmov.f32	s0, s15
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	49667b5f 	.word	0x49667b5f
 800182c:	3f8a9a80 	.word	0x3f8a9a80
 8001830:	ea4a8c15 	.word	0xea4a8c15
 8001834:	3fd13404 	.word	0x3fd13404

08001838 <PID_Init>:
	return (12.52856*var - 326.83908);
}


void PID_Init(PID_STRUCT *PID, float Tp, float Kp, float Ki, float Kd)
{
 8001838:	b480      	push	{r7}
 800183a:	b087      	sub	sp, #28
 800183c:	af00      	add	r7, sp, #0
 800183e:	6178      	str	r0, [r7, #20]
 8001840:	ed87 0a04 	vstr	s0, [r7, #16]
 8001844:	edc7 0a03 	vstr	s1, [r7, #12]
 8001848:	ed87 1a02 	vstr	s2, [r7, #8]
 800184c:	edc7 1a01 	vstr	s3, [r7, #4]
	PID->Tp = Tp;
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	601a      	str	r2, [r3, #0]
	PID->Kp = Kp;
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	60da      	str	r2, [r3, #12]
	PID->Ki = Ki;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	611a      	str	r2, [r3, #16]
	PID->Kd = Kd;
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	615a      	str	r2, [r3, #20]
	PID->e_p = 0;
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	61da      	str	r2, [r3, #28]
	PID->ui_p = 0;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	f04f 0200 	mov.w	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
	PID->max_temp = 100;
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	4a07      	ldr	r2, [pc, #28]	; (8001898 <PID_Init+0x60>)
 800187c:	605a      	str	r2, [r3, #4]
	PID->room_temp = 24;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	4a06      	ldr	r2, [pc, #24]	; (800189c <PID_Init+0x64>)
 8001882:	609a      	str	r2, [r3, #8]
	PID->error = 0;
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	621a      	str	r2, [r3, #32]
}
 800188c:	bf00      	nop
 800188e:	371c      	adds	r7, #28
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	42c80000 	.word	0x42c80000
 800189c:	41c00000 	.word	0x41c00000

080018a0 <PID_PWM>:
////	return (int)(ui+uk+ud);
//	return (int)(ui+uk+ud);
//}

int PID_PWM(PID_STRUCT *PID,float target,float current)
{
 80018a0:	b5b0      	push	{r4, r5, r7, lr}
 80018a2:	ed2d 8b02 	vpush	{d8}
 80018a6:	b08a      	sub	sp, #40	; 0x28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	ed87 0a02 	vstr	s0, [r7, #8]
 80018b0:	edc7 0a01 	vstr	s1, [r7, #4]



	float e =target -  current + error_corection(current);
 80018b4:	ed97 7a02 	vldr	s14, [r7, #8]
 80018b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80018bc:	ee37 8a67 	vsub.f32	s16, s14, s15
 80018c0:	ed97 0a01 	vldr	s0, [r7, #4]
 80018c4:	f7ff ff8c 	bl	80017e0 <error_corection>
 80018c8:	eef0 7a40 	vmov.f32	s15, s0
 80018cc:	ee78 7a27 	vadd.f32	s15, s16, s15
 80018d0:	edc7 7a08 	vstr	s15, [r7, #32]


	PID->error = PID->error + e;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	ed93 7a08 	vldr	s14, [r3, #32]
 80018da:	edd7 7a08 	vldr	s15, [r7, #32]
 80018de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	edc3 7a08 	vstr	s15, [r3, #32]

	float ui = 0;
 80018e8:	f04f 0300 	mov.w	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
//
//		ui = PID->Tp*(PID->Ki*e+PID->Ki*PID->error)/2;
	if( e < 0.3* target)
 80018ee:	6a38      	ldr	r0, [r7, #32]
 80018f0:	f7fe fe4a 	bl	8000588 <__aeabi_f2d>
 80018f4:	4604      	mov	r4, r0
 80018f6:	460d      	mov	r5, r1
 80018f8:	68b8      	ldr	r0, [r7, #8]
 80018fa:	f7fe fe45 	bl	8000588 <__aeabi_f2d>
 80018fe:	a334      	add	r3, pc, #208	; (adr r3, 80019d0 <PID_PWM+0x130>)
 8001900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001904:	f7fe fe98 	bl	8000638 <__aeabi_dmul>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4620      	mov	r0, r4
 800190e:	4629      	mov	r1, r5
 8001910:	f7ff f904 	bl	8000b1c <__aeabi_dcmplt>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d016      	beq.n	8001948 <PID_PWM+0xa8>
		ui = PID->Ki*PID->Tp*(e + PID->e_p)/2;//+PID->ui_p;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	ed93 7a04 	vldr	s14, [r3, #16]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	edd3 7a00 	vldr	s15, [r3]
 8001926:	ee27 7a27 	vmul.f32	s14, s14, s15
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	edd3 6a07 	vldr	s13, [r3, #28]
 8001930:	edd7 7a08 	vldr	s15, [r7, #32]
 8001934:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001938:	ee27 7a27 	vmul.f32	s14, s14, s15
 800193c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001940:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001944:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float uk = PID->Kp*e ;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	edd3 7a03 	vldr	s15, [r3, #12]
 800194e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001956:	edc7 7a07 	vstr	s15, [r7, #28]
	float ud = PID->Kd *(e-PID->e_p);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	edd3 7a07 	vldr	s15, [r3, #28]
 8001966:	edd7 6a08 	vldr	s13, [r7, #32]
 800196a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800196e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001972:	edc7 7a06 	vstr	s15, [r7, #24]

	PID->e_p = e;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	6a3a      	ldr	r2, [r7, #32]
 800197a:	61da      	str	r2, [r3, #28]
	PID->ui_p = ui;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001980:	619a      	str	r2, [r3, #24]
//
//	return (int)(ui+uk+ud);
	int uPID = (int)(ui+uk+ud);//-30+error_corection(current);
 8001982:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001986:	edd7 7a07 	vldr	s15, [r7, #28]
 800198a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800198e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001992:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001996:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800199a:	ee17 3a90 	vmov	r3, s15
 800199e:	617b      	str	r3, [r7, #20]
	return uPID*12.53;
 80019a0:	6978      	ldr	r0, [r7, #20]
 80019a2:	f7fe fddf 	bl	8000564 <__aeabi_i2d>
 80019a6:	a30c      	add	r3, pc, #48	; (adr r3, 80019d8 <PID_PWM+0x138>)
 80019a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ac:	f7fe fe44 	bl	8000638 <__aeabi_dmul>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	4610      	mov	r0, r2
 80019b6:	4619      	mov	r1, r3
 80019b8:	f7ff f8ee 	bl	8000b98 <__aeabi_d2iz>
 80019bc:	4603      	mov	r3, r0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3728      	adds	r7, #40	; 0x28
 80019c2:	46bd      	mov	sp, r7
 80019c4:	ecbd 8b02 	vpop	{d8}
 80019c8:	bdb0      	pop	{r4, r5, r7, pc}
 80019ca:	bf00      	nop
 80019cc:	f3af 8000 	nop.w
 80019d0:	33333333 	.word	0x33333333
 80019d4:	3fd33333 	.word	0x3fd33333
 80019d8:	28f5c28f 	.word	0x28f5c28f
 80019dc:	40290f5c 	.word	0x40290f5c

080019e0 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 80019e0:	b5b0      	push	{r4, r5, r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
 80019ec:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 80019ee:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80019f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 80019f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80019fa:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 80019fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019fe:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8001a00:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001a02:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8001a10:	f107 0310 	add.w	r3, r7, #16
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 f80e 	bl	8001a36 <Lcd_init>

	return lcd;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	461d      	mov	r5, r3
 8001a1e:	f107 0410 	add.w	r4, r7, #16
 8001a22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a26:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a2a:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001a2e:	68f8      	ldr	r0, [r7, #12]
 8001a30:	3728      	adds	r7, #40	; 0x28
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bdb0      	pop	{r4, r5, r7, pc}

08001a36 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b082      	sub	sp, #8
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	7d9b      	ldrb	r3, [r3, #22]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10c      	bne.n	8001a60 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8001a46:	2133      	movs	r1, #51	; 0x33
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f000 f857 	bl	8001afc <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8001a4e:	2132      	movs	r1, #50	; 0x32
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f000 f853 	bl	8001afc <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8001a56:	2128      	movs	r1, #40	; 0x28
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f000 f84f 	bl	8001afc <lcd_write_command>
 8001a5e:	e003      	b.n	8001a68 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8001a60:	2138      	movs	r1, #56	; 0x38
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f000 f84a 	bl	8001afc <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8001a68:	2101      	movs	r1, #1
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 f846 	bl	8001afc <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 8001a70:	210c      	movs	r1, #12
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 f842 	bl	8001afc <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8001a78:	2106      	movs	r1, #6
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 f83e 	bl	8001afc <lcd_write_command>
}
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8001a88:	b590      	push	{r4, r7, lr}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 8001a92:	2300      	movs	r3, #0
 8001a94:	73fb      	strb	r3, [r7, #15]
 8001a96:	e00a      	b.n	8001aae <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f000 f858 	bl	8001b58 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	73fb      	strb	r3, [r7, #15]
 8001aae:	7bfc      	ldrb	r4, [r7, #15]
 8001ab0:	6838      	ldr	r0, [r7, #0]
 8001ab2:	f7fe fbad 	bl	8000210 <strlen>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	429c      	cmp	r4, r3
 8001aba:	d3ed      	bcc.n	8001a98 <Lcd_string+0x10>
	}
}
 8001abc:	bf00      	nop
 8001abe:	bf00      	nop
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd90      	pop	{r4, r7, pc}
	...

08001ac8 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	70fb      	strb	r3, [r7, #3]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8001ad8:	78fb      	ldrb	r3, [r7, #3]
 8001ada:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <Lcd_cursor+0x30>)
 8001adc:	5cd2      	ldrb	r2, [r2, r3]
 8001ade:	78bb      	ldrb	r3, [r7, #2]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	3b80      	subs	r3, #128	; 0x80
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	4619      	mov	r1, r3
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 f806 	bl	8001afc <lcd_write_command>
	#endif
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	0800cd4c 	.word	0x0800cd4c

08001afc <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6898      	ldr	r0, [r3, #8]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	899b      	ldrh	r3, [r3, #12]
 8001b10:	2200      	movs	r2, #0
 8001b12:	4619      	mov	r1, r3
 8001b14:	f002 fad6 	bl	80040c4 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	7d9b      	ldrb	r3, [r3, #22]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d111      	bne.n	8001b44 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8001b20:	78fb      	ldrb	r3, [r7, #3]
 8001b22:	091b      	lsrs	r3, r3, #4
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2204      	movs	r2, #4
 8001b28:	4619      	mov	r1, r3
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f000 f842 	bl	8001bb4 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	f003 030f 	and.w	r3, r3, #15
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	2204      	movs	r2, #4
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f839 	bl	8001bb4 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8001b42:	e005      	b.n	8001b50 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8001b44:	78fb      	ldrb	r3, [r7, #3]
 8001b46:	2208      	movs	r2, #8
 8001b48:	4619      	mov	r1, r3
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f000 f832 	bl	8001bb4 <lcd_write>
}
 8001b50:	bf00      	nop
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	460b      	mov	r3, r1
 8001b62:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6898      	ldr	r0, [r3, #8]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	899b      	ldrh	r3, [r3, #12]
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	4619      	mov	r1, r3
 8001b70:	f002 faa8 	bl	80040c4 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	7d9b      	ldrb	r3, [r3, #22]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d111      	bne.n	8001ba0 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	091b      	lsrs	r3, r3, #4
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	2204      	movs	r2, #4
 8001b84:	4619      	mov	r1, r3
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 f814 	bl	8001bb4 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8001b8c:	78fb      	ldrb	r3, [r7, #3]
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2204      	movs	r2, #4
 8001b96:	4619      	mov	r1, r3
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f000 f80b 	bl	8001bb4 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8001b9e:	e005      	b.n	8001bac <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	2208      	movs	r2, #8
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 f804 	bl	8001bb4 <lcd_write>
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	70fb      	strb	r3, [r7, #3]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	73fb      	strb	r3, [r7, #15]
 8001bc8:	e019      	b.n	8001bfe <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	6818      	ldr	r0, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685a      	ldr	r2, [r3, #4]
 8001bda:	7bfb      	ldrb	r3, [r7, #15]
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	8819      	ldrh	r1, [r3, #0]
 8001be2:	78fa      	ldrb	r2, [r7, #3]
 8001be4:	7bfb      	ldrb	r3, [r7, #15]
 8001be6:	fa42 f303 	asr.w	r3, r2, r3
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f002 fa66 	bl	80040c4 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8001bf8:	7bfb      	ldrb	r3, [r7, #15]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	73fb      	strb	r3, [r7, #15]
 8001bfe:	7bfa      	ldrb	r2, [r7, #15]
 8001c00:	78bb      	ldrb	r3, [r7, #2]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d3e1      	bcc.n	8001bca <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6918      	ldr	r0, [r3, #16]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	8a9b      	ldrh	r3, [r3, #20]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	4619      	mov	r1, r3
 8001c12:	f002 fa57 	bl	80040c4 <HAL_GPIO_WritePin>
	DELAY(1);
 8001c16:	2001      	movs	r0, #1
 8001c18:	f001 f9a0 	bl	8002f5c <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6918      	ldr	r0, [r3, #16]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	8a9b      	ldrh	r3, [r3, #20]
 8001c24:	2200      	movs	r2, #0
 8001c26:	4619      	mov	r1, r3
 8001c28:	f002 fa4c 	bl	80040c4 <HAL_GPIO_WritePin>
}
 8001c2c:	bf00      	nop
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	0000      	movs	r0, r0
	...

08001c38 <convert>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void convert()
{
 8001c38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
	wanted_temp_UART = 0;
 8001c40:	4b43      	ldr	r3, [pc, #268]	; (8001d50 <convert+0x118>)
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
	uint8_t point  = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	71fb      	strb	r3, [r7, #7]
	uint8_t point_num  = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	71bb      	strb	r3, [r7, #6]
	for(uint8_t i = 0; i < VAR_size; i++)
 8001c50:	2300      	movs	r3, #0
 8001c52:	717b      	strb	r3, [r7, #5]
 8001c54:	e06b      	b.n	8001d2e <convert+0xf6>
	{
		if(VAR[i] == 101 )
 8001c56:	797b      	ldrb	r3, [r7, #5]
 8001c58:	4a3e      	ldr	r2, [pc, #248]	; (8001d54 <convert+0x11c>)
 8001c5a:	5cd3      	ldrb	r3, [r2, r3]
 8001c5c:	2b65      	cmp	r3, #101	; 0x65
 8001c5e:	d06b      	beq.n	8001d38 <convert+0x100>
			break;
		else if(VAR[i] == 44 || VAR[i] == 46)
 8001c60:	797b      	ldrb	r3, [r7, #5]
 8001c62:	4a3c      	ldr	r2, [pc, #240]	; (8001d54 <convert+0x11c>)
 8001c64:	5cd3      	ldrb	r3, [r2, r3]
 8001c66:	2b2c      	cmp	r3, #44	; 0x2c
 8001c68:	d004      	beq.n	8001c74 <convert+0x3c>
 8001c6a:	797b      	ldrb	r3, [r7, #5]
 8001c6c:	4a39      	ldr	r2, [pc, #228]	; (8001d54 <convert+0x11c>)
 8001c6e:	5cd3      	ldrb	r3, [r2, r3]
 8001c70:	2b2e      	cmp	r3, #46	; 0x2e
 8001c72:	d104      	bne.n	8001c7e <convert+0x46>
		{
			point = 1;
 8001c74:	2301      	movs	r3, #1
 8001c76:	71fb      	strb	r3, [r7, #7]
			point_num = i;
 8001c78:	797b      	ldrb	r3, [r7, #5]
 8001c7a:	71bb      	strb	r3, [r7, #6]
 8001c7c:	e054      	b.n	8001d28 <convert+0xf0>
		}
		else if(47 < VAR[i] && VAR[i] < 58)
 8001c7e:	797b      	ldrb	r3, [r7, #5]
 8001c80:	4a34      	ldr	r2, [pc, #208]	; (8001d54 <convert+0x11c>)
 8001c82:	5cd3      	ldrb	r3, [r2, r3]
 8001c84:	2b2f      	cmp	r3, #47	; 0x2f
 8001c86:	d94f      	bls.n	8001d28 <convert+0xf0>
 8001c88:	797b      	ldrb	r3, [r7, #5]
 8001c8a:	4a32      	ldr	r2, [pc, #200]	; (8001d54 <convert+0x11c>)
 8001c8c:	5cd3      	ldrb	r3, [r2, r3]
 8001c8e:	2b39      	cmp	r3, #57	; 0x39
 8001c90:	d84a      	bhi.n	8001d28 <convert+0xf0>
		{
			if(point == 0)
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d114      	bne.n	8001cc2 <convert+0x8a>
				wanted_temp_UART = wanted_temp_UART*10 + (VAR[i]-48);
 8001c98:	4b2d      	ldr	r3, [pc, #180]	; (8001d50 <convert+0x118>)
 8001c9a:	edd3 7a00 	vldr	s15, [r3]
 8001c9e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ca2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ca6:	797b      	ldrb	r3, [r7, #5]
 8001ca8:	4a2a      	ldr	r2, [pc, #168]	; (8001d54 <convert+0x11c>)
 8001caa:	5cd3      	ldrb	r3, [r2, r3]
 8001cac:	3b30      	subs	r3, #48	; 0x30
 8001cae:	ee07 3a90 	vmov	s15, r3
 8001cb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cba:	4b25      	ldr	r3, [pc, #148]	; (8001d50 <convert+0x118>)
 8001cbc:	edc3 7a00 	vstr	s15, [r3]
 8001cc0:	e032      	b.n	8001d28 <convert+0xf0>
			else
				wanted_temp_UART = wanted_temp_UART + (VAR[i]-48)*pow(10,point_num-i);
 8001cc2:	4b23      	ldr	r3, [pc, #140]	; (8001d50 <convert+0x118>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fc5e 	bl	8000588 <__aeabi_f2d>
 8001ccc:	4604      	mov	r4, r0
 8001cce:	460d      	mov	r5, r1
 8001cd0:	797b      	ldrb	r3, [r7, #5]
 8001cd2:	4a20      	ldr	r2, [pc, #128]	; (8001d54 <convert+0x11c>)
 8001cd4:	5cd3      	ldrb	r3, [r2, r3]
 8001cd6:	3b30      	subs	r3, #48	; 0x30
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe fc43 	bl	8000564 <__aeabi_i2d>
 8001cde:	4680      	mov	r8, r0
 8001ce0:	4689      	mov	r9, r1
 8001ce2:	79ba      	ldrb	r2, [r7, #6]
 8001ce4:	797b      	ldrb	r3, [r7, #5]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fc3b 	bl	8000564 <__aeabi_i2d>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	ec43 2b11 	vmov	d1, r2, r3
 8001cf6:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8001d48 <convert+0x110>
 8001cfa:	f00a f853 	bl	800bda4 <pow>
 8001cfe:	ec53 2b10 	vmov	r2, r3, d0
 8001d02:	4640      	mov	r0, r8
 8001d04:	4649      	mov	r1, r9
 8001d06:	f7fe fc97 	bl	8000638 <__aeabi_dmul>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4620      	mov	r0, r4
 8001d10:	4629      	mov	r1, r5
 8001d12:	f7fe fadb 	bl	80002cc <__adddf3>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f7fe ff63 	bl	8000be8 <__aeabi_d2f>
 8001d22:	4603      	mov	r3, r0
 8001d24:	4a0a      	ldr	r2, [pc, #40]	; (8001d50 <convert+0x118>)
 8001d26:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0; i < VAR_size; i++)
 8001d28:	797b      	ldrb	r3, [r7, #5]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	717b      	strb	r3, [r7, #5]
 8001d2e:	2207      	movs	r2, #7
 8001d30:	797b      	ldrb	r3, [r7, #5]
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d38f      	bcc.n	8001c56 <convert+0x1e>
		}
	}
}
 8001d36:	e000      	b.n	8001d3a <convert+0x102>
			break;
 8001d38:	bf00      	nop
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d44:	f3af 8000 	nop.w
 8001d48:	00000000 	.word	0x00000000
 8001d4c:	40240000 	.word	0x40240000
 8001d50:	20000004 	.word	0x20000004
 8001d54:	20000850 	.word	0x20000850

08001d58 <MAP_VALUE>:

float MAP_VALUE(float ValueInMin, float ValueInMax, float ValueOutMin, float ValueOutMax, int ValueIn)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b087      	sub	sp, #28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d62:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d66:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d6a:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d6e:	6078      	str	r0, [r7, #4]
	if(((float)ValueIn > ValueInMax )|| ((float)ValueIn< ValueInMin))
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	ee07 3a90 	vmov	s15, r3
 8001d76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d7a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d86:	d40b      	bmi.n	8001da0 <MAP_VALUE+0x48>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	ee07 3a90 	vmov	s15, r3
 8001d8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d92:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d9e:	dd02      	ble.n	8001da6 <MAP_VALUE+0x4e>
		return 0;
 8001da0:	eddf 7a13 	vldr	s15, [pc, #76]	; 8001df0 <MAP_VALUE+0x98>
 8001da4:	e01c      	b.n	8001de0 <MAP_VALUE+0x88>
	else
		return ((ValueOutMax - ValueOutMin) * ((float)ValueIn - ValueInMin) / (ValueInMax - ValueInMin) + ValueOutMin);
 8001da6:	ed97 7a02 	vldr	s14, [r7, #8]
 8001daa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	ee07 3a90 	vmov	s15, r3
 8001db8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001dbc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dc0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001dc4:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001dc8:	ed97 7a04 	vldr	s14, [r7, #16]
 8001dcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ddc:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001de0:	eeb0 0a67 	vmov.f32	s0, s15
 8001de4:	371c      	adds	r7, #28
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	00000000 	.word	0x00000000

08001df4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001df4:	b5b0      	push	{r4, r5, r7, lr}
 8001df6:	b096      	sub	sp, #88	; 0x58
 8001df8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dfa:	f001 f852 	bl	8002ea2 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dfe:	f000 f909 	bl	8002014 <SystemClock_Config>
//  BMP280_Init(&hi2c1, 1, 3, 2);
//  BMP280_Init(&hi2c1, 1, 3, 3);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e02:	f000 fb51 	bl	80024a8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001e06:	f000 faf1 	bl	80023ec <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001e0a:	f000 fb1f 	bl	800244c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8001e0e:	f000 fa25 	bl	800225c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001e12:	f000 fa9b 	bl	800234c <MX_TIM4_Init>
  MX_I2C1_Init();
 8001e16:	f000 f9e1 	bl	80021dc <MX_I2C1_Init>
  MX_ADC1_Init();
 8001e1a:	f000 f98d 	bl	8002138 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  BMP280_Init(&hi2c1, 1, 3, 1);
 8001e1e:	2301      	movs	r3, #1
 8001e20:	2203      	movs	r2, #3
 8001e22:	2101      	movs	r1, #1
 8001e24:	4861      	ldr	r0, [pc, #388]	; (8001fac <main+0x1b8>)
 8001e26:	f7ff f993 	bl	8001150 <BMP280_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	4860      	ldr	r0, [pc, #384]	; (8001fb0 <main+0x1bc>)
 8001e2e:	f004 fa99 	bl	8006364 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim4);
 8001e32:	4860      	ldr	r0, [pc, #384]	; (8001fb4 <main+0x1c0>)
 8001e34:	f004 f9bc 	bl	80061b0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart3, VAR, VAR_size);
 8001e38:	2307      	movs	r3, #7
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	495e      	ldr	r1, [pc, #376]	; (8001fb8 <main+0x1c4>)
 8001e40:	485e      	ldr	r0, [pc, #376]	; (8001fbc <main+0x1c8>)
 8001e42:	f005 fbfa 	bl	800763a <HAL_UART_Receive_IT>
  PID_Init(&PID, 0.1,70, 0.1, 0.014);//60 0.02
 8001e46:	eddf 1a5e 	vldr	s3, [pc, #376]	; 8001fc0 <main+0x1cc>
 8001e4a:	ed9f 1a5e 	vldr	s2, [pc, #376]	; 8001fc4 <main+0x1d0>
 8001e4e:	eddf 0a5e 	vldr	s1, [pc, #376]	; 8001fc8 <main+0x1d4>
 8001e52:	ed9f 0a5c 	vldr	s0, [pc, #368]	; 8001fc4 <main+0x1d0>
 8001e56:	485d      	ldr	r0, [pc, #372]	; (8001fcc <main+0x1d8>)
 8001e58:	f7ff fcee 	bl	8001838 <PID_Init>
//  HAL_ADCEx_Calibration_Start(&hadc1);

  lcd = Lcd_create(ports, pins, GPIOE, GPIO_PIN_2, GPIOD, GPIO_PIN_3, LCD_4_BIT_MODE);
 8001e5c:	4c5c      	ldr	r4, [pc, #368]	; (8001fd0 <main+0x1dc>)
 8001e5e:	4638      	mov	r0, r7
 8001e60:	2300      	movs	r3, #0
 8001e62:	9303      	str	r3, [sp, #12]
 8001e64:	2308      	movs	r3, #8
 8001e66:	9302      	str	r3, [sp, #8]
 8001e68:	4b5a      	ldr	r3, [pc, #360]	; (8001fd4 <main+0x1e0>)
 8001e6a:	9301      	str	r3, [sp, #4]
 8001e6c:	2304      	movs	r3, #4
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	4b59      	ldr	r3, [pc, #356]	; (8001fd8 <main+0x1e4>)
 8001e72:	4a5a      	ldr	r2, [pc, #360]	; (8001fdc <main+0x1e8>)
 8001e74:	495a      	ldr	r1, [pc, #360]	; (8001fe0 <main+0x1ec>)
 8001e76:	f7ff fdb3 	bl	80019e0 <Lcd_create>
 8001e7a:	4625      	mov	r5, r4
 8001e7c:	463c      	mov	r4, r7
 8001e7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e82:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e86:	e885 0003 	stmia.w	r5, {r0, r1}
  int btn_released = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	647b      	str	r3, [r7, #68]	; 0x44
  int adc_UART= 0;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	643b      	str	r3, [r7, #64]	; 0x40
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
     {
     /* USER CODE END WHILE */
         if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) && btn_released == 0) //wciskasz i sprawdza czy został puszczony, wykona się raz aż puścisz
 8001e92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e96:	4853      	ldr	r0, [pc, #332]	; (8001fe4 <main+0x1f0>)
 8001e98:	f002 f8fc 	bl	8004094 <HAL_GPIO_ReadPin>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00d      	beq.n	8001ebe <main+0xca>
 8001ea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d10a      	bne.n	8001ebe <main+0xca>
         {
        	 btn_released = 1;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	647b      	str	r3, [r7, #68]	; 0x44
        	 if(adc_UART == 0)
 8001eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d102      	bne.n	8001eb8 <main+0xc4>
        		 adc_UART =1;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	643b      	str	r3, [r7, #64]	; 0x40
        	 if(adc_UART == 0)
 8001eb6:	e00c      	b.n	8001ed2 <main+0xde>
        	 else
        		 adc_UART = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	643b      	str	r3, [r7, #64]	; 0x40
        	 if(adc_UART == 0)
 8001ebc:	e009      	b.n	8001ed2 <main+0xde>
         }
         else if(!HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin))
 8001ebe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ec2:	4848      	ldr	r0, [pc, #288]	; (8001fe4 <main+0x1f0>)
 8001ec4:	f002 f8e6 	bl	8004094 <HAL_GPIO_ReadPin>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <main+0xde>
        	 btn_released = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	647b      	str	r3, [r7, #68]	; 0x44


         HAL_ADC_Start(&hadc1);
 8001ed2:	4845      	ldr	r0, [pc, #276]	; (8001fe8 <main+0x1f4>)
 8001ed4:	f001 f8aa 	bl	800302c <HAL_ADC_Start>
         HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8001edc:	4842      	ldr	r0, [pc, #264]	; (8001fe8 <main+0x1f4>)
 8001ede:	f001 f973 	bl	80031c8 <HAL_ADC_PollForConversion>
         AdcValue = HAL_ADC_GetValue(&hadc1);
 8001ee2:	4841      	ldr	r0, [pc, #260]	; (8001fe8 <main+0x1f4>)
 8001ee4:	f001 fb0b 	bl	80034fe <HAL_ADC_GetValue>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	461a      	mov	r2, r3
 8001eec:	4b3f      	ldr	r3, [pc, #252]	; (8001fec <main+0x1f8>)
 8001eee:	601a      	str	r2, [r3, #0]
         float wanted_temp_adc = MAP_VALUE(0, 4095, 30, 60, AdcValue);
 8001ef0:	4b3e      	ldr	r3, [pc, #248]	; (8001fec <main+0x1f8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	eddf 1a3e 	vldr	s3, [pc, #248]	; 8001ff0 <main+0x1fc>
 8001efa:	eeb3 1a0e 	vmov.f32	s2, #62	; 0x41f00000  30.0
 8001efe:	eddf 0a3d 	vldr	s1, [pc, #244]	; 8001ff4 <main+0x200>
 8001f02:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 8001ff8 <main+0x204>
 8001f06:	f7ff ff27 	bl	8001d58 <MAP_VALUE>
 8001f0a:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c

         if(adc_UART == 0)
 8001f0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d104      	bne.n	8001f1e <main+0x12a>
			 wanted_temp = wanted_temp_UART;
 8001f14:	4b39      	ldr	r3, [pc, #228]	; (8001ffc <main+0x208>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a39      	ldr	r2, [pc, #228]	; (8002000 <main+0x20c>)
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	e002      	b.n	8001f24 <main+0x130>
		 else
			 wanted_temp = wanted_temp_adc;
 8001f1e:	4a38      	ldr	r2, [pc, #224]	; (8002000 <main+0x20c>)
 8001f20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f22:	6013      	str	r3, [r2, #0]

         char disp[32];
         Lcd_cursor(&lcd, 0,0);
 8001f24:	2200      	movs	r2, #0
 8001f26:	2100      	movs	r1, #0
 8001f28:	4829      	ldr	r0, [pc, #164]	; (8001fd0 <main+0x1dc>)
 8001f2a:	f7ff fdcd 	bl	8001ac8 <Lcd_cursor>
         Lcd_string(&lcd, "Temp : ");
 8001f2e:	4935      	ldr	r1, [pc, #212]	; (8002004 <main+0x210>)
 8001f30:	4827      	ldr	r0, [pc, #156]	; (8001fd0 <main+0x1dc>)
 8001f32:	f7ff fda9 	bl	8001a88 <Lcd_string>
         sprintf(disp, "%.2f",temperature);
 8001f36:	4b34      	ldr	r3, [pc, #208]	; (8002008 <main+0x214>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fb24 	bl	8000588 <__aeabi_f2d>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	f107 001c 	add.w	r0, r7, #28
 8001f48:	4930      	ldr	r1, [pc, #192]	; (800200c <main+0x218>)
 8001f4a:	f007 fcff 	bl	800994c <siprintf>
         Lcd_cursor(&lcd, 0,9);
 8001f4e:	2209      	movs	r2, #9
 8001f50:	2100      	movs	r1, #0
 8001f52:	481f      	ldr	r0, [pc, #124]	; (8001fd0 <main+0x1dc>)
 8001f54:	f7ff fdb8 	bl	8001ac8 <Lcd_cursor>
         Lcd_string(&lcd, disp);
 8001f58:	f107 031c 	add.w	r3, r7, #28
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	481c      	ldr	r0, [pc, #112]	; (8001fd0 <main+0x1dc>)
 8001f60:	f7ff fd92 	bl	8001a88 <Lcd_string>

         Lcd_cursor(&lcd, 1,0);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2101      	movs	r1, #1
 8001f68:	4819      	ldr	r0, [pc, #100]	; (8001fd0 <main+0x1dc>)
 8001f6a:	f7ff fdad 	bl	8001ac8 <Lcd_cursor>
         Lcd_string(&lcd, "Zadana : ");
 8001f6e:	4928      	ldr	r1, [pc, #160]	; (8002010 <main+0x21c>)
 8001f70:	4817      	ldr	r0, [pc, #92]	; (8001fd0 <main+0x1dc>)
 8001f72:	f7ff fd89 	bl	8001a88 <Lcd_string>
         sprintf(disp, "%.2f",wanted_temp);
 8001f76:	4b22      	ldr	r3, [pc, #136]	; (8002000 <main+0x20c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7fe fb04 	bl	8000588 <__aeabi_f2d>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	f107 001c 	add.w	r0, r7, #28
 8001f88:	4920      	ldr	r1, [pc, #128]	; (800200c <main+0x218>)
 8001f8a:	f007 fcdf 	bl	800994c <siprintf>
         Lcd_cursor(&lcd, 1,9);//9
 8001f8e:	2209      	movs	r2, #9
 8001f90:	2101      	movs	r1, #1
 8001f92:	480f      	ldr	r0, [pc, #60]	; (8001fd0 <main+0x1dc>)
 8001f94:	f7ff fd98 	bl	8001ac8 <Lcd_cursor>
         Lcd_string(&lcd, disp);
 8001f98:	f107 031c 	add.w	r3, r7, #28
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	480c      	ldr	r0, [pc, #48]	; (8001fd0 <main+0x1dc>)
 8001fa0:	f7ff fd72 	bl	8001a88 <Lcd_string>
         HAL_Delay(10);
 8001fa4:	200a      	movs	r0, #10
 8001fa6:	f000 ffd9 	bl	8002f5c <HAL_Delay>
     {
 8001faa:	e772      	b.n	8001e92 <main+0x9e>
 8001fac:	20000348 	.word	0x20000348
 8001fb0:	200007bc 	.word	0x200007bc
 8001fb4:	20000278 	.word	0x20000278
 8001fb8:	20000850 	.word	0x20000850
 8001fbc:	200002c4 	.word	0x200002c4
 8001fc0:	3c656042 	.word	0x3c656042
 8001fc4:	3dcccccd 	.word	0x3dcccccd
 8001fc8:	428c0000 	.word	0x428c0000
 8001fcc:	20000798 	.word	0x20000798
 8001fd0:	20000260 	.word	0x20000260
 8001fd4:	40020c00 	.word	0x40020c00
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	20000018 	.word	0x20000018
 8001fe0:	20000008 	.word	0x20000008
 8001fe4:	40020800 	.word	0x40020800
 8001fe8:	20000808 	.word	0x20000808
 8001fec:	20000858 	.word	0x20000858
 8001ff0:	42700000 	.word	0x42700000
 8001ff4:	457ff000 	.word	0x457ff000
 8001ff8:	00000000 	.word	0x00000000
 8001ffc:	20000004 	.word	0x20000004
 8002000:	20000000 	.word	0x20000000
 8002004:	0800cd28 	.word	0x0800cd28
 8002008:	20000220 	.word	0x20000220
 800200c:	0800cd30 	.word	0x0800cd30
 8002010:	0800cd38 	.word	0x0800cd38

08002014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b0b4      	sub	sp, #208	; 0xd0
 8002018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800201a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800201e:	2230      	movs	r2, #48	; 0x30
 8002020:	2100      	movs	r1, #0
 8002022:	4618      	mov	r0, r3
 8002024:	f007 f820 	bl	8009068 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002028:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002038:	f107 0308 	add.w	r3, r7, #8
 800203c:	2284      	movs	r2, #132	; 0x84
 800203e:	2100      	movs	r1, #0
 8002040:	4618      	mov	r0, r3
 8002042:	f007 f811 	bl	8009068 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002046:	f002 ffb5 	bl	8004fb4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800204a:	4b38      	ldr	r3, [pc, #224]	; (800212c <SystemClock_Config+0x118>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	4a37      	ldr	r2, [pc, #220]	; (800212c <SystemClock_Config+0x118>)
 8002050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002054:	6413      	str	r3, [r2, #64]	; 0x40
 8002056:	4b35      	ldr	r3, [pc, #212]	; (800212c <SystemClock_Config+0x118>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800205e:	607b      	str	r3, [r7, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002062:	4b33      	ldr	r3, [pc, #204]	; (8002130 <SystemClock_Config+0x11c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800206a:	4a31      	ldr	r2, [pc, #196]	; (8002130 <SystemClock_Config+0x11c>)
 800206c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	4b2f      	ldr	r3, [pc, #188]	; (8002130 <SystemClock_Config+0x11c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800207a:	603b      	str	r3, [r7, #0]
 800207c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800207e:	2301      	movs	r3, #1
 8002080:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002084:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002088:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800208c:	2302      	movs	r3, #2
 800208e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002092:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002096:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 800209a:	2304      	movs	r3, #4
 800209c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 72;
 80020a0:	2348      	movs	r3, #72	; 0x48
 80020a2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020a6:	2302      	movs	r3, #2
 80020a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80020ac:	2303      	movs	r3, #3
 80020ae:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020b2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f002 ff8c 	bl	8004fd4 <HAL_RCC_OscConfig>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80020c2:	f000 fbc3 	bl	800284c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020c6:	230f      	movs	r3, #15
 80020c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020cc:	2302      	movs	r3, #2
 80020ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020d2:	2300      	movs	r3, #0
 80020d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020e0:	2300      	movs	r3, #0
 80020e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020e6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80020ea:	2102      	movs	r1, #2
 80020ec:	4618      	mov	r0, r3
 80020ee:	f003 fa15 	bl	800551c <HAL_RCC_ClockConfig>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80020f8:	f000 fba8 	bl	800284c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 80020fc:	4b0d      	ldr	r3, [pc, #52]	; (8002134 <SystemClock_Config+0x120>)
 80020fe:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002100:	2300      	movs	r3, #0
 8002102:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002104:	2300      	movs	r3, #0
 8002106:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002108:	2300      	movs	r3, #0
 800210a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800210e:	f107 0308 	add.w	r3, r7, #8
 8002112:	4618      	mov	r0, r3
 8002114:	f003 fc04 	bl	8005920 <HAL_RCCEx_PeriphCLKConfig>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <SystemClock_Config+0x10e>
  {
    Error_Handler();
 800211e:	f000 fb95 	bl	800284c <Error_Handler>
  }
}
 8002122:	bf00      	nop
 8002124:	37d0      	adds	r7, #208	; 0xd0
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800
 8002130:	40007000 	.word	0x40007000
 8002134:	00204100 	.word	0x00204100

08002138 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800213e:	463b      	mov	r3, r7
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800214a:	4b21      	ldr	r3, [pc, #132]	; (80021d0 <MX_ADC1_Init+0x98>)
 800214c:	4a21      	ldr	r2, [pc, #132]	; (80021d4 <MX_ADC1_Init+0x9c>)
 800214e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002150:	4b1f      	ldr	r3, [pc, #124]	; (80021d0 <MX_ADC1_Init+0x98>)
 8002152:	2200      	movs	r2, #0
 8002154:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <MX_ADC1_Init+0x98>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800215c:	4b1c      	ldr	r3, [pc, #112]	; (80021d0 <MX_ADC1_Init+0x98>)
 800215e:	2200      	movs	r2, #0
 8002160:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002162:	4b1b      	ldr	r3, [pc, #108]	; (80021d0 <MX_ADC1_Init+0x98>)
 8002164:	2200      	movs	r2, #0
 8002166:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002168:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <MX_ADC1_Init+0x98>)
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002170:	4b17      	ldr	r3, [pc, #92]	; (80021d0 <MX_ADC1_Init+0x98>)
 8002172:	2200      	movs	r2, #0
 8002174:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002176:	4b16      	ldr	r3, [pc, #88]	; (80021d0 <MX_ADC1_Init+0x98>)
 8002178:	4a17      	ldr	r2, [pc, #92]	; (80021d8 <MX_ADC1_Init+0xa0>)
 800217a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800217c:	4b14      	ldr	r3, [pc, #80]	; (80021d0 <MX_ADC1_Init+0x98>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002182:	4b13      	ldr	r3, [pc, #76]	; (80021d0 <MX_ADC1_Init+0x98>)
 8002184:	2201      	movs	r2, #1
 8002186:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002188:	4b11      	ldr	r3, [pc, #68]	; (80021d0 <MX_ADC1_Init+0x98>)
 800218a:	2200      	movs	r2, #0
 800218c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002190:	4b0f      	ldr	r3, [pc, #60]	; (80021d0 <MX_ADC1_Init+0x98>)
 8002192:	2201      	movs	r2, #1
 8002194:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002196:	480e      	ldr	r0, [pc, #56]	; (80021d0 <MX_ADC1_Init+0x98>)
 8002198:	f000 ff04 	bl	8002fa4 <HAL_ADC_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80021a2:	f000 fb53 	bl	800284c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021aa:	2301      	movs	r3, #1
 80021ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021b2:	463b      	mov	r3, r7
 80021b4:	4619      	mov	r1, r3
 80021b6:	4806      	ldr	r0, [pc, #24]	; (80021d0 <MX_ADC1_Init+0x98>)
 80021b8:	f001 f9c2 	bl	8003540 <HAL_ADC_ConfigChannel>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80021c2:	f000 fb43 	bl	800284c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000808 	.word	0x20000808
 80021d4:	40012000 	.word	0x40012000
 80021d8:	0f000001 	.word	0x0f000001

080021dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021e0:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <MX_I2C1_Init+0x74>)
 80021e2:	4a1c      	ldr	r2, [pc, #112]	; (8002254 <MX_I2C1_Init+0x78>)
 80021e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80021e6:	4b1a      	ldr	r3, [pc, #104]	; (8002250 <MX_I2C1_Init+0x74>)
 80021e8:	4a1b      	ldr	r2, [pc, #108]	; (8002258 <MX_I2C1_Init+0x7c>)
 80021ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80021ec:	4b18      	ldr	r3, [pc, #96]	; (8002250 <MX_I2C1_Init+0x74>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021f2:	4b17      	ldr	r3, [pc, #92]	; (8002250 <MX_I2C1_Init+0x74>)
 80021f4:	2201      	movs	r2, #1
 80021f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021f8:	4b15      	ldr	r3, [pc, #84]	; (8002250 <MX_I2C1_Init+0x74>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80021fe:	4b14      	ldr	r3, [pc, #80]	; (8002250 <MX_I2C1_Init+0x74>)
 8002200:	2200      	movs	r2, #0
 8002202:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002204:	4b12      	ldr	r3, [pc, #72]	; (8002250 <MX_I2C1_Init+0x74>)
 8002206:	2200      	movs	r2, #0
 8002208:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800220a:	4b11      	ldr	r3, [pc, #68]	; (8002250 <MX_I2C1_Init+0x74>)
 800220c:	2200      	movs	r2, #0
 800220e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <MX_I2C1_Init+0x74>)
 8002212:	2200      	movs	r2, #0
 8002214:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002216:	480e      	ldr	r0, [pc, #56]	; (8002250 <MX_I2C1_Init+0x74>)
 8002218:	f001 ff88 	bl	800412c <HAL_I2C_Init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002222:	f000 fb13 	bl	800284c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002226:	2100      	movs	r1, #0
 8002228:	4809      	ldr	r0, [pc, #36]	; (8002250 <MX_I2C1_Init+0x74>)
 800222a:	f002 fce3 	bl	8004bf4 <HAL_I2CEx_ConfigAnalogFilter>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002234:	f000 fb0a 	bl	800284c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002238:	2100      	movs	r1, #0
 800223a:	4805      	ldr	r0, [pc, #20]	; (8002250 <MX_I2C1_Init+0x74>)
 800223c:	f002 fd25 	bl	8004c8a <HAL_I2CEx_ConfigDigitalFilter>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002246:	f000 fb01 	bl	800284c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000348 	.word	0x20000348
 8002254:	40005400 	.word	0x40005400
 8002258:	00808cd2 	.word	0x00808cd2

0800225c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08e      	sub	sp, #56	; 0x38
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002262:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	609a      	str	r2, [r3, #8]
 800226e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002270:	f107 031c 	add.w	r3, r7, #28
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800227c:	463b      	mov	r3, r7
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	605a      	str	r2, [r3, #4]
 8002284:	609a      	str	r2, [r3, #8]
 8002286:	60da      	str	r2, [r3, #12]
 8002288:	611a      	str	r2, [r3, #16]
 800228a:	615a      	str	r2, [r3, #20]
 800228c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800228e:	4b2d      	ldr	r3, [pc, #180]	; (8002344 <MX_TIM3_Init+0xe8>)
 8002290:	4a2d      	ldr	r2, [pc, #180]	; (8002348 <MX_TIM3_Init+0xec>)
 8002292:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002294:	4b2b      	ldr	r3, [pc, #172]	; (8002344 <MX_TIM3_Init+0xe8>)
 8002296:	2247      	movs	r2, #71	; 0x47
 8002298:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229a:	4b2a      	ldr	r3, [pc, #168]	; (8002344 <MX_TIM3_Init+0xe8>)
 800229c:	2200      	movs	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80022a0:	4b28      	ldr	r3, [pc, #160]	; (8002344 <MX_TIM3_Init+0xe8>)
 80022a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a8:	4b26      	ldr	r3, [pc, #152]	; (8002344 <MX_TIM3_Init+0xe8>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ae:	4b25      	ldr	r3, [pc, #148]	; (8002344 <MX_TIM3_Init+0xe8>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022b4:	4823      	ldr	r0, [pc, #140]	; (8002344 <MX_TIM3_Init+0xe8>)
 80022b6:	f003 ff23 	bl	8006100 <HAL_TIM_Base_Init>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80022c0:	f000 fac4 	bl	800284c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022c8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022ce:	4619      	mov	r1, r3
 80022d0:	481c      	ldr	r0, [pc, #112]	; (8002344 <MX_TIM3_Init+0xe8>)
 80022d2:	f004 fb75 	bl	80069c0 <HAL_TIM_ConfigClockSource>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80022dc:	f000 fab6 	bl	800284c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80022e0:	4818      	ldr	r0, [pc, #96]	; (8002344 <MX_TIM3_Init+0xe8>)
 80022e2:	f003 ffdd 	bl	80062a0 <HAL_TIM_PWM_Init>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80022ec:	f000 faae 	bl	800284c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f0:	2300      	movs	r3, #0
 80022f2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f4:	2300      	movs	r3, #0
 80022f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	4619      	mov	r1, r3
 80022fe:	4811      	ldr	r0, [pc, #68]	; (8002344 <MX_TIM3_Init+0xe8>)
 8002300:	f005 f80e 	bl	8007320 <HAL_TIMEx_MasterConfigSynchronization>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800230a:	f000 fa9f 	bl	800284c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800230e:	2360      	movs	r3, #96	; 0x60
 8002310:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002316:	2302      	movs	r3, #2
 8002318:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800231a:	2300      	movs	r3, #0
 800231c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800231e:	463b      	mov	r3, r7
 8002320:	2200      	movs	r2, #0
 8002322:	4619      	mov	r1, r3
 8002324:	4807      	ldr	r0, [pc, #28]	; (8002344 <MX_TIM3_Init+0xe8>)
 8002326:	f004 fa37 	bl	8006798 <HAL_TIM_PWM_ConfigChannel>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002330:	f000 fa8c 	bl	800284c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002334:	4803      	ldr	r0, [pc, #12]	; (8002344 <MX_TIM3_Init+0xe8>)
 8002336:	f000 fb81 	bl	8002a3c <HAL_TIM_MspPostInit>

}
 800233a:	bf00      	nop
 800233c:	3738      	adds	r7, #56	; 0x38
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	200007bc 	.word	0x200007bc
 8002348:	40000400 	.word	0x40000400

0800234c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b088      	sub	sp, #32
 8002350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002352:	f107 0310 	add.w	r3, r7, #16
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	605a      	str	r2, [r3, #4]
 800235c:	609a      	str	r2, [r3, #8]
 800235e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002360:	1d3b      	adds	r3, r7, #4
 8002362:	2200      	movs	r2, #0
 8002364:	601a      	str	r2, [r3, #0]
 8002366:	605a      	str	r2, [r3, #4]
 8002368:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800236a:	4b1e      	ldr	r3, [pc, #120]	; (80023e4 <MX_TIM4_Init+0x98>)
 800236c:	4a1e      	ldr	r2, [pc, #120]	; (80023e8 <MX_TIM4_Init+0x9c>)
 800236e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 8002370:	4b1c      	ldr	r3, [pc, #112]	; (80023e4 <MX_TIM4_Init+0x98>)
 8002372:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002376:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	4b1a      	ldr	r3, [pc, #104]	; (80023e4 <MX_TIM4_Init+0x98>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 800237e:	4b19      	ldr	r3, [pc, #100]	; (80023e4 <MX_TIM4_Init+0x98>)
 8002380:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002384:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002386:	4b17      	ldr	r3, [pc, #92]	; (80023e4 <MX_TIM4_Init+0x98>)
 8002388:	2200      	movs	r2, #0
 800238a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800238c:	4b15      	ldr	r3, [pc, #84]	; (80023e4 <MX_TIM4_Init+0x98>)
 800238e:	2200      	movs	r2, #0
 8002390:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002392:	4814      	ldr	r0, [pc, #80]	; (80023e4 <MX_TIM4_Init+0x98>)
 8002394:	f003 feb4 	bl	8006100 <HAL_TIM_Base_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800239e:	f000 fa55 	bl	800284c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023a6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80023a8:	f107 0310 	add.w	r3, r7, #16
 80023ac:	4619      	mov	r1, r3
 80023ae:	480d      	ldr	r0, [pc, #52]	; (80023e4 <MX_TIM4_Init+0x98>)
 80023b0:	f004 fb06 	bl	80069c0 <HAL_TIM_ConfigClockSource>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80023ba:	f000 fa47 	bl	800284c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80023be:	2320      	movs	r3, #32
 80023c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023c6:	1d3b      	adds	r3, r7, #4
 80023c8:	4619      	mov	r1, r3
 80023ca:	4806      	ldr	r0, [pc, #24]	; (80023e4 <MX_TIM4_Init+0x98>)
 80023cc:	f004 ffa8 	bl	8007320 <HAL_TIMEx_MasterConfigSynchronization>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80023d6:	f000 fa39 	bl	800284c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023da:	bf00      	nop
 80023dc:	3720      	adds	r7, #32
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000278 	.word	0x20000278
 80023e8:	40000800 	.word	0x40000800

080023ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023f0:	4b14      	ldr	r3, [pc, #80]	; (8002444 <MX_USART3_UART_Init+0x58>)
 80023f2:	4a15      	ldr	r2, [pc, #84]	; (8002448 <MX_USART3_UART_Init+0x5c>)
 80023f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80023f6:	4b13      	ldr	r3, [pc, #76]	; (8002444 <MX_USART3_UART_Init+0x58>)
 80023f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023fe:	4b11      	ldr	r3, [pc, #68]	; (8002444 <MX_USART3_UART_Init+0x58>)
 8002400:	2200      	movs	r2, #0
 8002402:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002404:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <MX_USART3_UART_Init+0x58>)
 8002406:	2200      	movs	r2, #0
 8002408:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800240a:	4b0e      	ldr	r3, [pc, #56]	; (8002444 <MX_USART3_UART_Init+0x58>)
 800240c:	2200      	movs	r2, #0
 800240e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002410:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <MX_USART3_UART_Init+0x58>)
 8002412:	220c      	movs	r2, #12
 8002414:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002416:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <MX_USART3_UART_Init+0x58>)
 8002418:	2200      	movs	r2, #0
 800241a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800241c:	4b09      	ldr	r3, [pc, #36]	; (8002444 <MX_USART3_UART_Init+0x58>)
 800241e:	2200      	movs	r2, #0
 8002420:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002422:	4b08      	ldr	r3, [pc, #32]	; (8002444 <MX_USART3_UART_Init+0x58>)
 8002424:	2200      	movs	r2, #0
 8002426:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002428:	4b06      	ldr	r3, [pc, #24]	; (8002444 <MX_USART3_UART_Init+0x58>)
 800242a:	2200      	movs	r2, #0
 800242c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800242e:	4805      	ldr	r0, [pc, #20]	; (8002444 <MX_USART3_UART_Init+0x58>)
 8002430:	f005 f822 	bl	8007478 <HAL_UART_Init>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800243a:	f000 fa07 	bl	800284c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	200002c4 	.word	0x200002c4
 8002448:	40004800 	.word	0x40004800

0800244c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002450:	4b14      	ldr	r3, [pc, #80]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002452:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002456:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002458:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800245a:	2206      	movs	r2, #6
 800245c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800245e:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002460:	2202      	movs	r2, #2
 8002462:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002464:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002466:	2200      	movs	r2, #0
 8002468:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800246a:	4b0e      	ldr	r3, [pc, #56]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800246c:	2202      	movs	r2, #2
 800246e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002472:	2201      	movs	r2, #1
 8002474:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002476:	4b0b      	ldr	r3, [pc, #44]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002478:	2200      	movs	r2, #0
 800247a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800247c:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800247e:	2200      	movs	r2, #0
 8002480:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002482:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002484:	2201      	movs	r2, #1
 8002486:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002488:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800248a:	2200      	movs	r2, #0
 800248c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800248e:	4805      	ldr	r0, [pc, #20]	; (80024a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002490:	f002 fc47 	bl	8004d22 <HAL_PCD_Init>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800249a:	f000 f9d7 	bl	800284c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000394 	.word	0x20000394

080024a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	; 0x30
 80024ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ae:	f107 031c 	add.w	r3, r7, #28
 80024b2:	2200      	movs	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	605a      	str	r2, [r3, #4]
 80024b8:	609a      	str	r2, [r3, #8]
 80024ba:	60da      	str	r2, [r3, #12]
 80024bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80024be:	4b81      	ldr	r3, [pc, #516]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	4a80      	ldr	r2, [pc, #512]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024c4:	f043 0310 	orr.w	r3, r3, #16
 80024c8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ca:	4b7e      	ldr	r3, [pc, #504]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f003 0310 	and.w	r3, r3, #16
 80024d2:	61bb      	str	r3, [r7, #24]
 80024d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d6:	4b7b      	ldr	r3, [pc, #492]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024da:	4a7a      	ldr	r2, [pc, #488]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024dc:	f043 0304 	orr.w	r3, r3, #4
 80024e0:	6313      	str	r3, [r2, #48]	; 0x30
 80024e2:	4b78      	ldr	r3, [pc, #480]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ee:	4b75      	ldr	r3, [pc, #468]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	4a74      	ldr	r2, [pc, #464]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024f8:	6313      	str	r3, [r2, #48]	; 0x30
 80024fa:	4b72      	ldr	r3, [pc, #456]	; (80026c4 <MX_GPIO_Init+0x21c>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002506:	4b6f      	ldr	r3, [pc, #444]	; (80026c4 <MX_GPIO_Init+0x21c>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	4a6e      	ldr	r2, [pc, #440]	; (80026c4 <MX_GPIO_Init+0x21c>)
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	6313      	str	r3, [r2, #48]	; 0x30
 8002512:	4b6c      	ldr	r3, [pc, #432]	; (80026c4 <MX_GPIO_Init+0x21c>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800251e:	4b69      	ldr	r3, [pc, #420]	; (80026c4 <MX_GPIO_Init+0x21c>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	4a68      	ldr	r2, [pc, #416]	; (80026c4 <MX_GPIO_Init+0x21c>)
 8002524:	f043 0302 	orr.w	r3, r3, #2
 8002528:	6313      	str	r3, [r2, #48]	; 0x30
 800252a:	4b66      	ldr	r3, [pc, #408]	; (80026c4 <MX_GPIO_Init+0x21c>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	60bb      	str	r3, [r7, #8]
 8002534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002536:	4b63      	ldr	r3, [pc, #396]	; (80026c4 <MX_GPIO_Init+0x21c>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	4a62      	ldr	r2, [pc, #392]	; (80026c4 <MX_GPIO_Init+0x21c>)
 800253c:	f043 0308 	orr.w	r3, r3, #8
 8002540:	6313      	str	r3, [r2, #48]	; 0x30
 8002542:	4b60      	ldr	r3, [pc, #384]	; (80026c4 <MX_GPIO_Init+0x21c>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f003 0308 	and.w	r3, r3, #8
 800254a:	607b      	str	r3, [r7, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800254e:	4b5d      	ldr	r3, [pc, #372]	; (80026c4 <MX_GPIO_Init+0x21c>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	4a5c      	ldr	r2, [pc, #368]	; (80026c4 <MX_GPIO_Init+0x21c>)
 8002554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002558:	6313      	str	r3, [r2, #48]	; 0x30
 800255a:	4b5a      	ldr	r3, [pc, #360]	; (80026c4 <MX_GPIO_Init+0x21c>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002562:	603b      	str	r3, [r7, #0]
 8002564:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8002566:	2200      	movs	r2, #0
 8002568:	2104      	movs	r1, #4
 800256a:	4857      	ldr	r0, [pc, #348]	; (80026c8 <MX_GPIO_Init+0x220>)
 800256c:	f001 fdaa 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002570:	2200      	movs	r2, #0
 8002572:	f244 0181 	movw	r1, #16513	; 0x4081
 8002576:	4855      	ldr	r0, [pc, #340]	; (80026cc <MX_GPIO_Init+0x224>)
 8002578:	f001 fda4 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800257c:	2200      	movs	r2, #0
 800257e:	2140      	movs	r1, #64	; 0x40
 8002580:	4853      	ldr	r0, [pc, #332]	; (80026d0 <MX_GPIO_Init+0x228>)
 8002582:	f001 fd9f 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002586:	2200      	movs	r2, #0
 8002588:	21f8      	movs	r1, #248	; 0xf8
 800258a:	4852      	ldr	r0, [pc, #328]	; (80026d4 <MX_GPIO_Init+0x22c>)
 800258c:	f001 fd9a 	bl	80040c4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002590:	2304      	movs	r3, #4
 8002592:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002594:	2301      	movs	r3, #1
 8002596:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259c:	2300      	movs	r3, #0
 800259e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025a0:	f107 031c 	add.w	r3, r7, #28
 80025a4:	4619      	mov	r1, r3
 80025a6:	4848      	ldr	r0, [pc, #288]	; (80026c8 <MX_GPIO_Init+0x220>)
 80025a8:	f001 fbc8 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80025ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80025b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80025bc:	f107 031c 	add.w	r3, r7, #28
 80025c0:	4619      	mov	r1, r3
 80025c2:	4845      	ldr	r0, [pc, #276]	; (80026d8 <MX_GPIO_Init+0x230>)
 80025c4:	f001 fbba 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80025c8:	2332      	movs	r3, #50	; 0x32
 80025ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025cc:	2302      	movs	r3, #2
 80025ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d4:	2303      	movs	r3, #3
 80025d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025d8:	230b      	movs	r3, #11
 80025da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025dc:	f107 031c 	add.w	r3, r7, #28
 80025e0:	4619      	mov	r1, r3
 80025e2:	483d      	ldr	r0, [pc, #244]	; (80026d8 <MX_GPIO_Init+0x230>)
 80025e4:	f001 fbaa 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80025e8:	2386      	movs	r3, #134	; 0x86
 80025ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	2302      	movs	r3, #2
 80025ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f4:	2303      	movs	r3, #3
 80025f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025f8:	230b      	movs	r3, #11
 80025fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025fc:	f107 031c 	add.w	r3, r7, #28
 8002600:	4619      	mov	r1, r3
 8002602:	4836      	ldr	r0, [pc, #216]	; (80026dc <MX_GPIO_Init+0x234>)
 8002604:	f001 fb9a 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002608:	f244 0381 	movw	r3, #16513	; 0x4081
 800260c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260e:	2301      	movs	r3, #1
 8002610:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002612:	2300      	movs	r3, #0
 8002614:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002616:	2300      	movs	r3, #0
 8002618:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800261a:	f107 031c 	add.w	r3, r7, #28
 800261e:	4619      	mov	r1, r3
 8002620:	482a      	ldr	r0, [pc, #168]	; (80026cc <MX_GPIO_Init+0x224>)
 8002622:	f001 fb8b 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002626:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800262a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262c:	2302      	movs	r3, #2
 800262e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002630:	2300      	movs	r3, #0
 8002632:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002634:	2303      	movs	r3, #3
 8002636:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002638:	230b      	movs	r3, #11
 800263a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800263c:	f107 031c 	add.w	r3, r7, #28
 8002640:	4619      	mov	r1, r3
 8002642:	4822      	ldr	r0, [pc, #136]	; (80026cc <MX_GPIO_Init+0x224>)
 8002644:	f001 fb7a 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002648:	2340      	movs	r3, #64	; 0x40
 800264a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800264c:	2301      	movs	r3, #1
 800264e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002650:	2300      	movs	r3, #0
 8002652:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002654:	2300      	movs	r3, #0
 8002656:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002658:	f107 031c 	add.w	r3, r7, #28
 800265c:	4619      	mov	r1, r3
 800265e:	481c      	ldr	r0, [pc, #112]	; (80026d0 <MX_GPIO_Init+0x228>)
 8002660:	f001 fb6c 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002664:	2380      	movs	r3, #128	; 0x80
 8002666:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002668:	2300      	movs	r3, #0
 800266a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266c:	2300      	movs	r3, #0
 800266e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002670:	f107 031c 	add.w	r3, r7, #28
 8002674:	4619      	mov	r1, r3
 8002676:	4816      	ldr	r0, [pc, #88]	; (80026d0 <MX_GPIO_Init+0x228>)
 8002678:	f001 fb60 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800267c:	23f8      	movs	r3, #248	; 0xf8
 800267e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002680:	2301      	movs	r3, #1
 8002682:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002684:	2300      	movs	r3, #0
 8002686:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002688:	2300      	movs	r3, #0
 800268a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800268c:	f107 031c 	add.w	r3, r7, #28
 8002690:	4619      	mov	r1, r3
 8002692:	4810      	ldr	r0, [pc, #64]	; (80026d4 <MX_GPIO_Init+0x22c>)
 8002694:	f001 fb52 	bl	8003d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002698:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800269c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269e:	2302      	movs	r3, #2
 80026a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a2:	2300      	movs	r3, #0
 80026a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a6:	2303      	movs	r3, #3
 80026a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026aa:	230b      	movs	r3, #11
 80026ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026ae:	f107 031c 	add.w	r3, r7, #28
 80026b2:	4619      	mov	r1, r3
 80026b4:	4806      	ldr	r0, [pc, #24]	; (80026d0 <MX_GPIO_Init+0x228>)
 80026b6:	f001 fb41 	bl	8003d3c <HAL_GPIO_Init>

}
 80026ba:	bf00      	nop
 80026bc:	3730      	adds	r7, #48	; 0x30
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40021000 	.word	0x40021000
 80026cc:	40020400 	.word	0x40020400
 80026d0:	40021800 	.word	0x40021800
 80026d4:	40020c00 	.word	0x40020c00
 80026d8:	40020800 	.word	0x40020800
 80026dc:	40020000 	.word	0x40020000

080026e0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void  HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
	  HAL_UART_Receive_IT(&huart3, VAR, VAR_size);
 80026e8:	2307      	movs	r3, #7
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	461a      	mov	r2, r3
 80026ee:	4906      	ldr	r1, [pc, #24]	; (8002708 <HAL_UART_RxCpltCallback+0x28>)
 80026f0:	4806      	ldr	r0, [pc, #24]	; (800270c <HAL_UART_RxCpltCallback+0x2c>)
 80026f2:	f004 ffa2 	bl	800763a <HAL_UART_Receive_IT>
	  convert();
 80026f6:	f7ff fa9f 	bl	8001c38 <convert>
	  bool = 1;
 80026fa:	4b05      	ldr	r3, [pc, #20]	; (8002710 <HAL_UART_RxCpltCallback+0x30>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	701a      	strb	r2, [r3, #0]
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	20000850 	.word	0x20000850
 800270c:	200002c4 	.word	0x200002c4
 8002710:	2000021c 	.word	0x2000021c

08002714 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08e      	sub	sp, #56	; 0x38
 8002718:	af02      	add	r7, sp, #8
 800271a:	6078      	str	r0, [r7, #4]
	static int pulse = 0;

//	if(bool == 1)


	if(htim ==&htim4)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4a37      	ldr	r2, [pc, #220]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d167      	bne.n	80027f4 <HAL_TIM_PeriodElapsedCallback+0xe0>
	{

		HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8002724:	2101      	movs	r1, #1
 8002726:	4836      	ldr	r0, [pc, #216]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002728:	f001 fce5 	bl	80040f6 <HAL_GPIO_TogglePin>
		BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 800272c:	4935      	ldr	r1, [pc, #212]	; (8002804 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800272e:	4836      	ldr	r0, [pc, #216]	; (8002808 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002730:	f7fe fe58 	bl	80013e4 <BMP280_ReadTemperatureAndPressure>
		char data[32];
		int characters_written = sprintf(data, "%f,%i\n",temperature, 100);
 8002734:	4b34      	ldr	r3, [pc, #208]	; (8002808 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f7fd ff25 	bl	8000588 <__aeabi_f2d>
 800273e:	4602      	mov	r2, r0
 8002740:	460b      	mov	r3, r1
 8002742:	f107 0008 	add.w	r0, r7, #8
 8002746:	2164      	movs	r1, #100	; 0x64
 8002748:	9100      	str	r1, [sp, #0]
 800274a:	4930      	ldr	r1, [pc, #192]	; (800280c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800274c:	f007 f8fe 	bl	800994c <siprintf>
 8002750:	62b8      	str	r0, [r7, #40]	; 0x28
		HAL_UART_Transmit(&huart3, (uint8_t*)data, characters_written, 100);
 8002752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002754:	b29a      	uxth	r2, r3
 8002756:	f107 0108 	add.w	r1, r7, #8
 800275a:	2364      	movs	r3, #100	; 0x64
 800275c:	482c      	ldr	r0, [pc, #176]	; (8002810 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800275e:	f004 fed9 	bl	8007514 <HAL_UART_Transmit>

		if(bool == 1)
 8002762:	4b2c      	ldr	r3, [pc, #176]	; (8002814 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d13f      	bne.n	80027ea <HAL_TIM_PeriodElapsedCallback+0xd6>
		{
//			float u_PID = control(&PID, wanted_temp-temperature);
			int u_PID = PID_PWM(&PID, wanted_temp, temperature);
 800276a:	4b2b      	ldr	r3, [pc, #172]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800276c:	edd3 7a00 	vldr	s15, [r3]
 8002770:	4b25      	ldr	r3, [pc, #148]	; (8002808 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002772:	ed93 7a00 	vldr	s14, [r3]
 8002776:	eef0 0a47 	vmov.f32	s1, s14
 800277a:	eeb0 0a67 	vmov.f32	s0, s15
 800277e:	4827      	ldr	r0, [pc, #156]	; (800281c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002780:	f7ff f88e 	bl	80018a0 <PID_PWM>
 8002784:	62f8      	str	r0, [r7, #44]	; 0x2c

//			u_PID = (u_PID)*10;
//			u_PID =  9.62264*u_PID + 8.49057;//(12.52856*u_PID);// - 326.83908);
			if(u_PID >1000){
 8002786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002788:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800278c:	dd0e      	ble.n	80027ac <HAL_TIM_PeriodElapsedCallback+0x98>
				u_PID = 1000;
 800278e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002792:	62fb      	str	r3, [r7, #44]	; 0x2c
				HAL_GPIO_WritePin(GPIOB, LD3_Pin, 1);
 8002794:	2201      	movs	r2, #1
 8002796:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800279a:	4819      	ldr	r0, [pc, #100]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800279c:	f001 fc92 	bl	80040c4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, LD2_Pin, 0);
 80027a0:	2200      	movs	r2, #0
 80027a2:	2180      	movs	r1, #128	; 0x80
 80027a4:	4816      	ldr	r0, [pc, #88]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80027a6:	f001 fc8d 	bl	80040c4 <HAL_GPIO_WritePin>
 80027aa:	e01b      	b.n	80027e4 <HAL_TIM_PeriodElapsedCallback+0xd0>
			}

			else if(u_PID < 0){
 80027ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	da0d      	bge.n	80027ce <HAL_TIM_PeriodElapsedCallback+0xba>
				u_PID = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	62fb      	str	r3, [r7, #44]	; 0x2c
				HAL_GPIO_WritePin(GPIOB, LD2_Pin, 1);
 80027b6:	2201      	movs	r2, #1
 80027b8:	2180      	movs	r1, #128	; 0x80
 80027ba:	4811      	ldr	r0, [pc, #68]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80027bc:	f001 fc82 	bl	80040c4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, LD3_Pin, 0);
 80027c0:	2200      	movs	r2, #0
 80027c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027c6:	480e      	ldr	r0, [pc, #56]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80027c8:	f001 fc7c 	bl	80040c4 <HAL_GPIO_WritePin>
 80027cc:	e00a      	b.n	80027e4 <HAL_TIM_PeriodElapsedCallback+0xd0>
			}
			else
			{
				HAL_GPIO_WritePin(GPIOB, LD2_Pin, 0);
 80027ce:	2200      	movs	r2, #0
 80027d0:	2180      	movs	r1, #128	; 0x80
 80027d2:	480b      	ldr	r0, [pc, #44]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80027d4:	f001 fc76 	bl	80040c4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, LD3_Pin, 0);
 80027d8:	2200      	movs	r2, #0
 80027da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027de:	4808      	ldr	r0, [pc, #32]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80027e0:	f001 fc70 	bl	80040c4 <HAL_GPIO_WritePin>
			}

//			u_PID = (u_PID-25)*13.3;
			pulse = (int)u_PID;
 80027e4:	4a0e      	ldr	r2, [pc, #56]	; (8002820 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80027e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027e8:	6013      	str	r3, [r2, #0]
//			pulse = wanted_temp;
		}


		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,pulse);
 80027ea:	4b0d      	ldr	r3, [pc, #52]	; (8002820 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	4b0d      	ldr	r3, [pc, #52]	; (8002824 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	635a      	str	r2, [r3, #52]	; 0x34
//		PID
	}
}
 80027f4:	bf00      	nop
 80027f6:	3730      	adds	r7, #48	; 0x30
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20000278 	.word	0x20000278
 8002800:	40020400 	.word	0x40020400
 8002804:	20000224 	.word	0x20000224
 8002808:	20000220 	.word	0x20000220
 800280c:	0800cd44 	.word	0x0800cd44
 8002810:	200002c4 	.word	0x200002c4
 8002814:	2000021c 	.word	0x2000021c
 8002818:	20000000 	.word	0x20000000
 800281c:	20000798 	.word	0x20000798
 8002820:	20000228 	.word	0x20000228
 8002824:	200007bc 	.word	0x200007bc

08002828 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	AdcValue = HAL_ADC_GetValue(hadc);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 fe64 	bl	80034fe <HAL_ADC_GetValue>
 8002836:	4603      	mov	r3, r0
 8002838:	461a      	mov	r2, r3
 800283a:	4b03      	ldr	r3, [pc, #12]	; (8002848 <HAL_ADC_ConvCpltCallback+0x20>)
 800283c:	601a      	str	r2, [r3, #0]
}
 800283e:	bf00      	nop
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20000858 	.word	0x20000858

0800284c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002850:	b672      	cpsid	i
}
 8002852:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002854:	e7fe      	b.n	8002854 <Error_Handler+0x8>
	...

08002858 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800285e:	4b0f      	ldr	r3, [pc, #60]	; (800289c <HAL_MspInit+0x44>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	4a0e      	ldr	r2, [pc, #56]	; (800289c <HAL_MspInit+0x44>)
 8002864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002868:	6413      	str	r3, [r2, #64]	; 0x40
 800286a:	4b0c      	ldr	r3, [pc, #48]	; (800289c <HAL_MspInit+0x44>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002872:	607b      	str	r3, [r7, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <HAL_MspInit+0x44>)
 8002878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287a:	4a08      	ldr	r2, [pc, #32]	; (800289c <HAL_MspInit+0x44>)
 800287c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002880:	6453      	str	r3, [r2, #68]	; 0x44
 8002882:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_MspInit+0x44>)
 8002884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002886:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800288a:	603b      	str	r3, [r7, #0]
 800288c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40023800 	.word	0x40023800

080028a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	; 0x28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a19      	ldr	r2, [pc, #100]	; (8002924 <HAL_ADC_MspInit+0x84>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d12b      	bne.n	800291a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028c2:	4b19      	ldr	r3, [pc, #100]	; (8002928 <HAL_ADC_MspInit+0x88>)
 80028c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c6:	4a18      	ldr	r2, [pc, #96]	; (8002928 <HAL_ADC_MspInit+0x88>)
 80028c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028cc:	6453      	str	r3, [r2, #68]	; 0x44
 80028ce:	4b16      	ldr	r3, [pc, #88]	; (8002928 <HAL_ADC_MspInit+0x88>)
 80028d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028da:	4b13      	ldr	r3, [pc, #76]	; (8002928 <HAL_ADC_MspInit+0x88>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	4a12      	ldr	r2, [pc, #72]	; (8002928 <HAL_ADC_MspInit+0x88>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	6313      	str	r3, [r2, #48]	; 0x30
 80028e6:	4b10      	ldr	r3, [pc, #64]	; (8002928 <HAL_ADC_MspInit+0x88>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028f2:	2301      	movs	r3, #1
 80028f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028f6:	2303      	movs	r3, #3
 80028f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fe:	f107 0314 	add.w	r3, r7, #20
 8002902:	4619      	mov	r1, r3
 8002904:	4809      	ldr	r0, [pc, #36]	; (800292c <HAL_ADC_MspInit+0x8c>)
 8002906:	f001 fa19 	bl	8003d3c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800290a:	2200      	movs	r2, #0
 800290c:	2100      	movs	r1, #0
 800290e:	2012      	movs	r0, #18
 8002910:	f001 f94b 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002914:	2012      	movs	r0, #18
 8002916:	f001 f964 	bl	8003be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800291a:	bf00      	nop
 800291c:	3728      	adds	r7, #40	; 0x28
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40012000 	.word	0x40012000
 8002928:	40023800 	.word	0x40023800
 800292c:	40020000 	.word	0x40020000

08002930 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b08a      	sub	sp, #40	; 0x28
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002938:	f107 0314 	add.w	r3, r7, #20
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a17      	ldr	r2, [pc, #92]	; (80029ac <HAL_I2C_MspInit+0x7c>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d128      	bne.n	80029a4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002952:	4b17      	ldr	r3, [pc, #92]	; (80029b0 <HAL_I2C_MspInit+0x80>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	4a16      	ldr	r2, [pc, #88]	; (80029b0 <HAL_I2C_MspInit+0x80>)
 8002958:	f043 0302 	orr.w	r3, r3, #2
 800295c:	6313      	str	r3, [r2, #48]	; 0x30
 800295e:	4b14      	ldr	r3, [pc, #80]	; (80029b0 <HAL_I2C_MspInit+0x80>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800296a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800296e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002970:	2312      	movs	r3, #18
 8002972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002978:	2303      	movs	r3, #3
 800297a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800297c:	2304      	movs	r3, #4
 800297e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002980:	f107 0314 	add.w	r3, r7, #20
 8002984:	4619      	mov	r1, r3
 8002986:	480b      	ldr	r0, [pc, #44]	; (80029b4 <HAL_I2C_MspInit+0x84>)
 8002988:	f001 f9d8 	bl	8003d3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800298c:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <HAL_I2C_MspInit+0x80>)
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	4a07      	ldr	r2, [pc, #28]	; (80029b0 <HAL_I2C_MspInit+0x80>)
 8002992:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002996:	6413      	str	r3, [r2, #64]	; 0x40
 8002998:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <HAL_I2C_MspInit+0x80>)
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80029a4:	bf00      	nop
 80029a6:	3728      	adds	r7, #40	; 0x28
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	40005400 	.word	0x40005400
 80029b0:	40023800 	.word	0x40023800
 80029b4:	40020400 	.word	0x40020400

080029b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1a      	ldr	r2, [pc, #104]	; (8002a30 <HAL_TIM_Base_MspInit+0x78>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d114      	bne.n	80029f4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029ca:	4b1a      	ldr	r3, [pc, #104]	; (8002a34 <HAL_TIM_Base_MspInit+0x7c>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	4a19      	ldr	r2, [pc, #100]	; (8002a34 <HAL_TIM_Base_MspInit+0x7c>)
 80029d0:	f043 0302 	orr.w	r3, r3, #2
 80029d4:	6413      	str	r3, [r2, #64]	; 0x40
 80029d6:	4b17      	ldr	r3, [pc, #92]	; (8002a34 <HAL_TIM_Base_MspInit+0x7c>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80029e2:	2200      	movs	r2, #0
 80029e4:	2100      	movs	r1, #0
 80029e6:	201d      	movs	r0, #29
 80029e8:	f001 f8df 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80029ec:	201d      	movs	r0, #29
 80029ee:	f001 f8f8 	bl	8003be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80029f2:	e018      	b.n	8002a26 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a0f      	ldr	r2, [pc, #60]	; (8002a38 <HAL_TIM_Base_MspInit+0x80>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d113      	bne.n	8002a26 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029fe:	4b0d      	ldr	r3, [pc, #52]	; (8002a34 <HAL_TIM_Base_MspInit+0x7c>)
 8002a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a02:	4a0c      	ldr	r2, [pc, #48]	; (8002a34 <HAL_TIM_Base_MspInit+0x7c>)
 8002a04:	f043 0304 	orr.w	r3, r3, #4
 8002a08:	6413      	str	r3, [r2, #64]	; 0x40
 8002a0a:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <HAL_TIM_Base_MspInit+0x7c>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	60bb      	str	r3, [r7, #8]
 8002a14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002a16:	2200      	movs	r2, #0
 8002a18:	2100      	movs	r1, #0
 8002a1a:	201e      	movs	r0, #30
 8002a1c:	f001 f8c5 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002a20:	201e      	movs	r0, #30
 8002a22:	f001 f8de 	bl	8003be2 <HAL_NVIC_EnableIRQ>
}
 8002a26:	bf00      	nop
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40000400 	.word	0x40000400
 8002a34:	40023800 	.word	0x40023800
 8002a38:	40000800 	.word	0x40000800

08002a3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a44:	f107 030c 	add.w	r3, r7, #12
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	605a      	str	r2, [r3, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	60da      	str	r2, [r3, #12]
 8002a52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a11      	ldr	r2, [pc, #68]	; (8002aa0 <HAL_TIM_MspPostInit+0x64>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d11b      	bne.n	8002a96 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5e:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <HAL_TIM_MspPostInit+0x68>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a62:	4a10      	ldr	r2, [pc, #64]	; (8002aa4 <HAL_TIM_MspPostInit+0x68>)
 8002a64:	f043 0301 	orr.w	r3, r3, #1
 8002a68:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <HAL_TIM_MspPostInit+0x68>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	60bb      	str	r3, [r7, #8]
 8002a74:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002a76:	2340      	movs	r3, #64	; 0x40
 8002a78:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a82:	2300      	movs	r3, #0
 8002a84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a86:	2302      	movs	r3, #2
 8002a88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a8a:	f107 030c 	add.w	r3, r7, #12
 8002a8e:	4619      	mov	r1, r3
 8002a90:	4805      	ldr	r0, [pc, #20]	; (8002aa8 <HAL_TIM_MspPostInit+0x6c>)
 8002a92:	f001 f953 	bl	8003d3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002a96:	bf00      	nop
 8002a98:	3720      	adds	r7, #32
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40000400 	.word	0x40000400
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	40020000 	.word	0x40020000

08002aac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08a      	sub	sp, #40	; 0x28
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	f107 0314 	add.w	r3, r7, #20
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a1b      	ldr	r2, [pc, #108]	; (8002b38 <HAL_UART_MspInit+0x8c>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d130      	bne.n	8002b30 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ace:	4b1b      	ldr	r3, [pc, #108]	; (8002b3c <HAL_UART_MspInit+0x90>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	4a1a      	ldr	r2, [pc, #104]	; (8002b3c <HAL_UART_MspInit+0x90>)
 8002ad4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8002ada:	4b18      	ldr	r3, [pc, #96]	; (8002b3c <HAL_UART_MspInit+0x90>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ae6:	4b15      	ldr	r3, [pc, #84]	; (8002b3c <HAL_UART_MspInit+0x90>)
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aea:	4a14      	ldr	r2, [pc, #80]	; (8002b3c <HAL_UART_MspInit+0x90>)
 8002aec:	f043 0308 	orr.w	r3, r3, #8
 8002af0:	6313      	str	r3, [r2, #48]	; 0x30
 8002af2:	4b12      	ldr	r3, [pc, #72]	; (8002b3c <HAL_UART_MspInit+0x90>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002afe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b04:	2302      	movs	r3, #2
 8002b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b10:	2307      	movs	r3, #7
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b14:	f107 0314 	add.w	r3, r7, #20
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4809      	ldr	r0, [pc, #36]	; (8002b40 <HAL_UART_MspInit+0x94>)
 8002b1c:	f001 f90e 	bl	8003d3c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002b20:	2200      	movs	r2, #0
 8002b22:	2100      	movs	r1, #0
 8002b24:	2027      	movs	r0, #39	; 0x27
 8002b26:	f001 f840 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002b2a:	2027      	movs	r0, #39	; 0x27
 8002b2c:	f001 f859 	bl	8003be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b30:	bf00      	nop
 8002b32:	3728      	adds	r7, #40	; 0x28
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40004800 	.word	0x40004800
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40020c00 	.word	0x40020c00

08002b44 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b08a      	sub	sp, #40	; 0x28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4c:	f107 0314 	add.w	r3, r7, #20
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	605a      	str	r2, [r3, #4]
 8002b56:	609a      	str	r2, [r3, #8]
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b64:	d141      	bne.n	8002bea <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b66:	4b23      	ldr	r3, [pc, #140]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6a:	4a22      	ldr	r2, [pc, #136]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6313      	str	r3, [r2, #48]	; 0x30
 8002b72:	4b20      	ldr	r3, [pc, #128]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	613b      	str	r3, [r7, #16]
 8002b7c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002b7e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002b82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b84:	2302      	movs	r3, #2
 8002b86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002b90:	230a      	movs	r3, #10
 8002b92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b94:	f107 0314 	add.w	r3, r7, #20
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4817      	ldr	r0, [pc, #92]	; (8002bf8 <HAL_PCD_MspInit+0xb4>)
 8002b9c:	f001 f8ce 	bl	8003d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002ba0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002bae:	f107 0314 	add.w	r3, r7, #20
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4810      	ldr	r0, [pc, #64]	; (8002bf8 <HAL_PCD_MspInit+0xb4>)
 8002bb6:	f001 f8c1 	bl	8003d3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002bba:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bbe:	4a0d      	ldr	r2, [pc, #52]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bc4:	6353      	str	r3, [r2, #52]	; 0x34
 8002bc6:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd6:	4a07      	ldr	r2, [pc, #28]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002bd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bdc:	6453      	str	r3, [r2, #68]	; 0x44
 8002bde:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <HAL_PCD_MspInit+0xb0>)
 8002be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be6:	60bb      	str	r3, [r7, #8]
 8002be8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002bea:	bf00      	nop
 8002bec:	3728      	adds	r7, #40	; 0x28
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	40020000 	.word	0x40020000

08002bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c00:	e7fe      	b.n	8002c00 <NMI_Handler+0x4>

08002c02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c02:	b480      	push	{r7}
 8002c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c06:	e7fe      	b.n	8002c06 <HardFault_Handler+0x4>

08002c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c0c:	e7fe      	b.n	8002c0c <MemManage_Handler+0x4>

08002c0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c12:	e7fe      	b.n	8002c12 <BusFault_Handler+0x4>

08002c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c18:	e7fe      	b.n	8002c18 <UsageFault_Handler+0x4>

08002c1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c1e:	bf00      	nop
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c2c:	bf00      	nop
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr

08002c36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c36:	b480      	push	{r7}
 8002c38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c48:	f000 f968 	bl	8002f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c4c:	bf00      	nop
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002c54:	4802      	ldr	r0, [pc, #8]	; (8002c60 <ADC_IRQHandler+0x10>)
 8002c56:	f000 fb42 	bl	80032de <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000808 	.word	0x20000808

08002c64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c68:	4802      	ldr	r0, [pc, #8]	; (8002c74 <TIM3_IRQHandler+0x10>)
 8002c6a:	f003 fc75 	bl	8006558 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	200007bc 	.word	0x200007bc

08002c78 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c7c:	4802      	ldr	r0, [pc, #8]	; (8002c88 <TIM4_IRQHandler+0x10>)
 8002c7e:	f003 fc6b 	bl	8006558 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000278 	.word	0x20000278

08002c8c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c90:	4802      	ldr	r0, [pc, #8]	; (8002c9c <USART3_IRQHandler+0x10>)
 8002c92:	f004 fd21 	bl	80076d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	200002c4 	.word	0x200002c4

08002ca0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
	return 1;
 8002ca4:	2301      	movs	r3, #1
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <_kill>:

int _kill(int pid, int sig)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002cba:	f006 f9ab 	bl	8009014 <__errno>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2216      	movs	r2, #22
 8002cc2:	601a      	str	r2, [r3, #0]
	return -1;
 8002cc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3708      	adds	r7, #8
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <_exit>:

void _exit (int status)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f7ff ffe7 	bl	8002cb0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ce2:	e7fe      	b.n	8002ce2 <_exit+0x12>

08002ce4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	e00a      	b.n	8002d0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cf6:	f3af 8000 	nop.w
 8002cfa:	4601      	mov	r1, r0
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	1c5a      	adds	r2, r3, #1
 8002d00:	60ba      	str	r2, [r7, #8]
 8002d02:	b2ca      	uxtb	r2, r1
 8002d04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	dbf0      	blt.n	8002cf6 <_read+0x12>
	}

return len;
 8002d14:	687b      	ldr	r3, [r7, #4]
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b086      	sub	sp, #24
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	617b      	str	r3, [r7, #20]
 8002d2e:	e009      	b.n	8002d44 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	1c5a      	adds	r2, r3, #1
 8002d34:	60ba      	str	r2, [r7, #8]
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	3301      	adds	r3, #1
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	dbf1      	blt.n	8002d30 <_write+0x12>
	}
	return len;
 8002d4c:	687b      	ldr	r3, [r7, #4]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <_close>:

int _close(int file)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
	return -1;
 8002d5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d7e:	605a      	str	r2, [r3, #4]
	return 0;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <_isatty>:

int _isatty(int file)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
	return 1;
 8002d96:	2301      	movs	r3, #1
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
	return 0;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
	...

08002dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dc8:	4a14      	ldr	r2, [pc, #80]	; (8002e1c <_sbrk+0x5c>)
 8002dca:	4b15      	ldr	r3, [pc, #84]	; (8002e20 <_sbrk+0x60>)
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dd4:	4b13      	ldr	r3, [pc, #76]	; (8002e24 <_sbrk+0x64>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d102      	bne.n	8002de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ddc:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <_sbrk+0x64>)
 8002dde:	4a12      	ldr	r2, [pc, #72]	; (8002e28 <_sbrk+0x68>)
 8002de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002de2:	4b10      	ldr	r3, [pc, #64]	; (8002e24 <_sbrk+0x64>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d207      	bcs.n	8002e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002df0:	f006 f910 	bl	8009014 <__errno>
 8002df4:	4603      	mov	r3, r0
 8002df6:	220c      	movs	r2, #12
 8002df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfe:	e009      	b.n	8002e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e00:	4b08      	ldr	r3, [pc, #32]	; (8002e24 <_sbrk+0x64>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e06:	4b07      	ldr	r3, [pc, #28]	; (8002e24 <_sbrk+0x64>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	4a05      	ldr	r2, [pc, #20]	; (8002e24 <_sbrk+0x64>)
 8002e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e12:	68fb      	ldr	r3, [r7, #12]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3718      	adds	r7, #24
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	20050000 	.word	0x20050000
 8002e20:	00000400 	.word	0x00000400
 8002e24:	2000022c 	.word	0x2000022c
 8002e28:	20000870 	.word	0x20000870

08002e2c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <SystemInit+0x20>)
 8002e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e36:	4a05      	ldr	r2, [pc, #20]	; (8002e4c <SystemInit+0x20>)
 8002e38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	e000ed00 	.word	0xe000ed00

08002e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e88 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e54:	480d      	ldr	r0, [pc, #52]	; (8002e8c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e56:	490e      	ldr	r1, [pc, #56]	; (8002e90 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e58:	4a0e      	ldr	r2, [pc, #56]	; (8002e94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e5c:	e002      	b.n	8002e64 <LoopCopyDataInit>

08002e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e62:	3304      	adds	r3, #4

08002e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e68:	d3f9      	bcc.n	8002e5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e6a:	4a0b      	ldr	r2, [pc, #44]	; (8002e98 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e6c:	4c0b      	ldr	r4, [pc, #44]	; (8002e9c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e70:	e001      	b.n	8002e76 <LoopFillZerobss>

08002e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e74:	3204      	adds	r2, #4

08002e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e78:	d3fb      	bcc.n	8002e72 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e7a:	f7ff ffd7 	bl	8002e2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e7e:	f006 f8cf 	bl	8009020 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e82:	f7fe ffb7 	bl	8001df4 <main>
  bx  lr    
 8002e86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e88:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e90:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002e94:	0800d1a0 	.word	0x0800d1a0
  ldr r2, =_sbss
 8002e98:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002e9c:	20000870 	.word	0x20000870

08002ea0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ea0:	e7fe      	b.n	8002ea0 <CAN1_RX0_IRQHandler>

08002ea2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ea6:	2003      	movs	r0, #3
 8002ea8:	f000 fe74 	bl	8003b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eac:	2000      	movs	r0, #0
 8002eae:	f000 f805 	bl	8002ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002eb2:	f7ff fcd1 	bl	8002858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ec4:	4b12      	ldr	r3, [pc, #72]	; (8002f10 <HAL_InitTick+0x54>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b12      	ldr	r3, [pc, #72]	; (8002f14 <HAL_InitTick+0x58>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eda:	4618      	mov	r0, r3
 8002edc:	f000 fe8f 	bl	8003bfe <HAL_SYSTICK_Config>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e00e      	b.n	8002f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b0f      	cmp	r3, #15
 8002eee:	d80a      	bhi.n	8002f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef8:	f000 fe57 	bl	8003baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002efc:	4a06      	ldr	r2, [pc, #24]	; (8002f18 <HAL_InitTick+0x5c>)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	e000      	b.n	8002f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	20000020 	.word	0x20000020
 8002f14:	20000028 	.word	0x20000028
 8002f18:	20000024 	.word	0x20000024

08002f1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f20:	4b06      	ldr	r3, [pc, #24]	; (8002f3c <HAL_IncTick+0x20>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <HAL_IncTick+0x24>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	4a04      	ldr	r2, [pc, #16]	; (8002f40 <HAL_IncTick+0x24>)
 8002f2e:	6013      	str	r3, [r2, #0]
}
 8002f30:	bf00      	nop
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	20000028 	.word	0x20000028
 8002f40:	2000085c 	.word	0x2000085c

08002f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  return uwTick;
 8002f48:	4b03      	ldr	r3, [pc, #12]	; (8002f58 <HAL_GetTick+0x14>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	2000085c 	.word	0x2000085c

08002f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f64:	f7ff ffee 	bl	8002f44 <HAL_GetTick>
 8002f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f74:	d005      	beq.n	8002f82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f76:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <HAL_Delay+0x44>)
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4413      	add	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f82:	bf00      	nop
 8002f84:	f7ff ffde 	bl	8002f44 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d8f7      	bhi.n	8002f84 <HAL_Delay+0x28>
  {
  }
}
 8002f94:	bf00      	nop
 8002f96:	bf00      	nop
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000028 	.word	0x20000028

08002fa4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e031      	b.n	800301e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d109      	bne.n	8002fd6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7ff fc6c 	bl	80028a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d116      	bne.n	8003010 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fe6:	4b10      	ldr	r3, [pc, #64]	; (8003028 <HAL_ADC_Init+0x84>)
 8002fe8:	4013      	ands	r3, r2
 8002fea:	f043 0202 	orr.w	r2, r3, #2
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 fbfa 	bl	80037ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	f023 0303 	bic.w	r3, r3, #3
 8003006:	f043 0201 	orr.w	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	641a      	str	r2, [r3, #64]	; 0x40
 800300e:	e001      	b.n	8003014 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800301c:	7bfb      	ldrb	r3, [r7, #15]
}
 800301e:	4618      	mov	r0, r3
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	ffffeefd 	.word	0xffffeefd

0800302c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003034:	2300      	movs	r3, #0
 8003036:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800303e:	2b01      	cmp	r3, #1
 8003040:	d101      	bne.n	8003046 <HAL_ADC_Start+0x1a>
 8003042:	2302      	movs	r3, #2
 8003044:	e0ad      	b.n	80031a2 <HAL_ADC_Start+0x176>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b01      	cmp	r3, #1
 800305a:	d018      	beq.n	800308e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689a      	ldr	r2, [r3, #8]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0201 	orr.w	r2, r2, #1
 800306a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800306c:	4b50      	ldr	r3, [pc, #320]	; (80031b0 <HAL_ADC_Start+0x184>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a50      	ldr	r2, [pc, #320]	; (80031b4 <HAL_ADC_Start+0x188>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	0c9a      	lsrs	r2, r3, #18
 8003078:	4613      	mov	r3, r2
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	4413      	add	r3, r2
 800307e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003080:	e002      	b.n	8003088 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	3b01      	subs	r3, #1
 8003086:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f9      	bne.n	8003082 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b01      	cmp	r3, #1
 800309a:	d175      	bne.n	8003188 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030a0:	4b45      	ldr	r3, [pc, #276]	; (80031b8 <HAL_ADC_Start+0x18c>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d007      	beq.n	80030ca <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030d6:	d106      	bne.n	80030e6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030dc:	f023 0206 	bic.w	r2, r3, #6
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	645a      	str	r2, [r3, #68]	; 0x44
 80030e4:	e002      	b.n	80030ec <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80030fc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80030fe:	4b2f      	ldr	r3, [pc, #188]	; (80031bc <HAL_ADC_Start+0x190>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f003 031f 	and.w	r3, r3, #31
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10f      	bne.n	800312a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d143      	bne.n	80031a0 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	e03a      	b.n	80031a0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a24      	ldr	r2, [pc, #144]	; (80031c0 <HAL_ADC_Start+0x194>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d10e      	bne.n	8003152 <HAL_ADC_Start+0x126>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d107      	bne.n	8003152 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003150:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003152:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <HAL_ADC_Start+0x190>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 0310 	and.w	r3, r3, #16
 800315a:	2b00      	cmp	r3, #0
 800315c:	d120      	bne.n	80031a0 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a18      	ldr	r2, [pc, #96]	; (80031c4 <HAL_ADC_Start+0x198>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d11b      	bne.n	80031a0 <HAL_ADC_Start+0x174>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d114      	bne.n	80031a0 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003184:	609a      	str	r2, [r3, #8]
 8003186:	e00b      	b.n	80031a0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	f043 0210 	orr.w	r2, r3, #16
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003198:	f043 0201 	orr.w	r2, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3714      	adds	r7, #20
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	20000020 	.word	0x20000020
 80031b4:	431bde83 	.word	0x431bde83
 80031b8:	fffff8fe 	.word	0xfffff8fe
 80031bc:	40012300 	.word	0x40012300
 80031c0:	40012000 	.word	0x40012000
 80031c4:	40012200 	.word	0x40012200

080031c8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e4:	d113      	bne.n	800320e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031f4:	d10b      	bne.n	800320e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	f043 0220 	orr.w	r2, r3, #32
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e063      	b.n	80032d6 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800320e:	f7ff fe99 	bl	8002f44 <HAL_GetTick>
 8003212:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003214:	e021      	b.n	800325a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800321c:	d01d      	beq.n	800325a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d007      	beq.n	8003234 <HAL_ADC_PollForConversion+0x6c>
 8003224:	f7ff fe8e 	bl	8002f44 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	429a      	cmp	r2, r3
 8003232:	d212      	bcs.n	800325a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b02      	cmp	r3, #2
 8003240:	d00b      	beq.n	800325a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	f043 0204 	orr.w	r2, r3, #4
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e03d      	b.n	80032d6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0302 	and.w	r3, r3, #2
 8003264:	2b02      	cmp	r3, #2
 8003266:	d1d6      	bne.n	8003216 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f06f 0212 	mvn.w	r2, #18
 8003270:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d123      	bne.n	80032d4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003290:	2b00      	cmp	r3, #0
 8003292:	d11f      	bne.n	80032d4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d006      	beq.n	80032b0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d111      	bne.n	80032d4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d105      	bne.n	80032d4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	f043 0201 	orr.w	r2, r3, #1
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b086      	sub	sp, #24
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]
 80032ea:	2300      	movs	r3, #0
 80032ec:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f003 0320 	and.w	r3, r3, #32
 800330c:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d049      	beq.n	80033a8 <HAL_ADC_IRQHandler+0xca>
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d046      	beq.n	80033a8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	f003 0310 	and.w	r3, r3, #16
 8003322:	2b00      	cmp	r3, #0
 8003324:	d105      	bne.n	8003332 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d12b      	bne.n	8003398 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003344:	2b00      	cmp	r3, #0
 8003346:	d127      	bne.n	8003398 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003352:	2b00      	cmp	r3, #0
 8003354:	d006      	beq.n	8003364 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003360:	2b00      	cmp	r3, #0
 8003362:	d119      	bne.n	8003398 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0220 	bic.w	r2, r2, #32
 8003372:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003378:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003384:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d105      	bne.n	8003398 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	f043 0201 	orr.w	r2, r3, #1
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f7ff fa45 	bl	8002828 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f06f 0212 	mvn.w	r2, #18
 80033a6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f003 0304 	and.w	r3, r3, #4
 80033ae:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033b6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d057      	beq.n	800346e <HAL_ADC_IRQHandler+0x190>
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d054      	beq.n	800346e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	f003 0310 	and.w	r3, r3, #16
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d105      	bne.n	80033dc <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d139      	bne.n	800345e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d006      	beq.n	8003406 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003402:	2b00      	cmp	r3, #0
 8003404:	d12b      	bne.n	800345e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003410:	2b00      	cmp	r3, #0
 8003412:	d124      	bne.n	800345e <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800341e:	2b00      	cmp	r3, #0
 8003420:	d11d      	bne.n	800345e <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003426:	2b00      	cmp	r3, #0
 8003428:	d119      	bne.n	800345e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003438:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344e:	2b00      	cmp	r3, #0
 8003450:	d105      	bne.n	800345e <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003456:	f043 0201 	orr.w	r2, r3, #1
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 fabe 	bl	80039e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f06f 020c 	mvn.w	r2, #12
 800346c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800347c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d017      	beq.n	80034b4 <HAL_ADC_IRQHandler+0x1d6>
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d014      	beq.n	80034b4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b01      	cmp	r3, #1
 8003496:	d10d      	bne.n	80034b4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f837 	bl	8003518 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f06f 0201 	mvn.w	r2, #1
 80034b2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f003 0320 	and.w	r3, r3, #32
 80034ba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80034c2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d015      	beq.n	80034f6 <HAL_ADC_IRQHandler+0x218>
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d012      	beq.n	80034f6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d4:	f043 0202 	orr.w	r2, r3, #2
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f06f 0220 	mvn.w	r2, #32
 80034e4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 f820 	bl	800352c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f06f 0220 	mvn.w	r2, #32
 80034f4:	601a      	str	r2, [r3, #0]
  }
}
 80034f6:	bf00      	nop
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800350c:	4618      	mov	r0, r3
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_ADC_ConfigChannel+0x1c>
 8003558:	2302      	movs	r3, #2
 800355a:	e136      	b.n	80037ca <HAL_ADC_ConfigChannel+0x28a>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b09      	cmp	r3, #9
 800356a:	d93a      	bls.n	80035e2 <HAL_ADC_ConfigChannel+0xa2>
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003574:	d035      	beq.n	80035e2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68d9      	ldr	r1, [r3, #12]
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	b29b      	uxth	r3, r3
 8003582:	461a      	mov	r2, r3
 8003584:	4613      	mov	r3, r2
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	4413      	add	r3, r2
 800358a:	3b1e      	subs	r3, #30
 800358c:	2207      	movs	r2, #7
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	43da      	mvns	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	400a      	ands	r2, r1
 800359a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a8d      	ldr	r2, [pc, #564]	; (80037d8 <HAL_ADC_ConfigChannel+0x298>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d10a      	bne.n	80035bc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68d9      	ldr	r1, [r3, #12]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	061a      	lsls	r2, r3, #24
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035ba:	e035      	b.n	8003628 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68d9      	ldr	r1, [r3, #12]
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	689a      	ldr	r2, [r3, #8]
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	4618      	mov	r0, r3
 80035ce:	4603      	mov	r3, r0
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	4403      	add	r3, r0
 80035d4:	3b1e      	subs	r3, #30
 80035d6:	409a      	lsls	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035e0:	e022      	b.n	8003628 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	6919      	ldr	r1, [r3, #16]
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	461a      	mov	r2, r3
 80035f0:	4613      	mov	r3, r2
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	4413      	add	r3, r2
 80035f6:	2207      	movs	r2, #7
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	43da      	mvns	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	400a      	ands	r2, r1
 8003604:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6919      	ldr	r1, [r3, #16]
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	b29b      	uxth	r3, r3
 8003616:	4618      	mov	r0, r3
 8003618:	4603      	mov	r3, r0
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	4403      	add	r3, r0
 800361e:	409a      	lsls	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b06      	cmp	r3, #6
 800362e:	d824      	bhi.n	800367a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	4613      	mov	r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	4413      	add	r3, r2
 8003640:	3b05      	subs	r3, #5
 8003642:	221f      	movs	r2, #31
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43da      	mvns	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	400a      	ands	r2, r1
 8003650:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	b29b      	uxth	r3, r3
 800365e:	4618      	mov	r0, r3
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	4613      	mov	r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	4413      	add	r3, r2
 800366a:	3b05      	subs	r3, #5
 800366c:	fa00 f203 	lsl.w	r2, r0, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	635a      	str	r2, [r3, #52]	; 0x34
 8003678:	e04c      	b.n	8003714 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2b0c      	cmp	r3, #12
 8003680:	d824      	bhi.n	80036cc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	4613      	mov	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	3b23      	subs	r3, #35	; 0x23
 8003694:	221f      	movs	r2, #31
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43da      	mvns	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	400a      	ands	r2, r1
 80036a2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	4618      	mov	r0, r3
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	4613      	mov	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	3b23      	subs	r3, #35	; 0x23
 80036be:	fa00 f203 	lsl.w	r2, r0, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	631a      	str	r2, [r3, #48]	; 0x30
 80036ca:	e023      	b.n	8003714 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	4613      	mov	r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	4413      	add	r3, r2
 80036dc:	3b41      	subs	r3, #65	; 0x41
 80036de:	221f      	movs	r2, #31
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	43da      	mvns	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	400a      	ands	r2, r1
 80036ec:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	4618      	mov	r0, r3
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	4613      	mov	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	4413      	add	r3, r2
 8003706:	3b41      	subs	r3, #65	; 0x41
 8003708:	fa00 f203 	lsl.w	r2, r0, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a30      	ldr	r2, [pc, #192]	; (80037dc <HAL_ADC_ConfigChannel+0x29c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d10a      	bne.n	8003734 <HAL_ADC_ConfigChannel+0x1f4>
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003726:	d105      	bne.n	8003734 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003728:	4b2d      	ldr	r3, [pc, #180]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	4a2c      	ldr	r2, [pc, #176]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800372e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003732:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a28      	ldr	r2, [pc, #160]	; (80037dc <HAL_ADC_ConfigChannel+0x29c>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d10f      	bne.n	800375e <HAL_ADC_ConfigChannel+0x21e>
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b12      	cmp	r3, #18
 8003744:	d10b      	bne.n	800375e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003746:	4b26      	ldr	r3, [pc, #152]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	4a25      	ldr	r2, [pc, #148]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800374c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003750:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003752:	4b23      	ldr	r3, [pc, #140]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	4a22      	ldr	r2, [pc, #136]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003758:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800375c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a1e      	ldr	r2, [pc, #120]	; (80037dc <HAL_ADC_ConfigChannel+0x29c>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d12b      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x280>
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a1a      	ldr	r2, [pc, #104]	; (80037d8 <HAL_ADC_ConfigChannel+0x298>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d003      	beq.n	800377a <HAL_ADC_ConfigChannel+0x23a>
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2b11      	cmp	r3, #17
 8003778:	d122      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800377a:	4b19      	ldr	r3, [pc, #100]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	4a18      	ldr	r2, [pc, #96]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003780:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003784:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003786:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	4a15      	ldr	r2, [pc, #84]	; (80037e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800378c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003790:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a10      	ldr	r2, [pc, #64]	; (80037d8 <HAL_ADC_ConfigChannel+0x298>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d111      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800379c:	4b11      	ldr	r3, [pc, #68]	; (80037e4 <HAL_ADC_ConfigChannel+0x2a4>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a11      	ldr	r2, [pc, #68]	; (80037e8 <HAL_ADC_ConfigChannel+0x2a8>)
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	0c9a      	lsrs	r2, r3, #18
 80037a8:	4613      	mov	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	4413      	add	r3, r2
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80037b2:	e002      	b.n	80037ba <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d1f9      	bne.n	80037b4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3714      	adds	r7, #20
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	10000012 	.word	0x10000012
 80037dc:	40012000 	.word	0x40012000
 80037e0:	40012300 	.word	0x40012300
 80037e4:	20000020 	.word	0x20000020
 80037e8:	431bde83 	.word	0x431bde83

080037ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80037f4:	4b78      	ldr	r3, [pc, #480]	; (80039d8 <ADC_Init+0x1ec>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	4a77      	ldr	r2, [pc, #476]	; (80039d8 <ADC_Init+0x1ec>)
 80037fa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80037fe:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003800:	4b75      	ldr	r3, [pc, #468]	; (80039d8 <ADC_Init+0x1ec>)
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	4973      	ldr	r1, [pc, #460]	; (80039d8 <ADC_Init+0x1ec>)
 800380a:	4313      	orrs	r3, r2
 800380c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800381c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	6859      	ldr	r1, [r3, #4]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	021a      	lsls	r2, r3, #8
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003840:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	6859      	ldr	r1, [r3, #4]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003862:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6899      	ldr	r1, [r3, #8]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	430a      	orrs	r2, r1
 8003874:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800387a:	4a58      	ldr	r2, [pc, #352]	; (80039dc <ADC_Init+0x1f0>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d022      	beq.n	80038c6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689a      	ldr	r2, [r3, #8]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800388e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6899      	ldr	r1, [r3, #8]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6899      	ldr	r1, [r3, #8]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	609a      	str	r2, [r3, #8]
 80038c4:	e00f      	b.n	80038e6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0202 	bic.w	r2, r2, #2
 80038f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	6899      	ldr	r1, [r3, #8]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	005a      	lsls	r2, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	430a      	orrs	r2, r1
 8003908:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01b      	beq.n	800394c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003922:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685a      	ldr	r2, [r3, #4]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003932:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6859      	ldr	r1, [r3, #4]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393e:	3b01      	subs	r3, #1
 8003940:	035a      	lsls	r2, r3, #13
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	430a      	orrs	r2, r1
 8003948:	605a      	str	r2, [r3, #4]
 800394a:	e007      	b.n	800395c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800395a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800396a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	3b01      	subs	r3, #1
 8003978:	051a      	lsls	r2, r3, #20
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	430a      	orrs	r2, r1
 8003980:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003990:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6899      	ldr	r1, [r3, #8]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800399e:	025a      	lsls	r2, r3, #9
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	430a      	orrs	r2, r1
 80039a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6899      	ldr	r1, [r3, #8]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	029a      	lsls	r2, r3, #10
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	609a      	str	r2, [r3, #8]
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	40012300 	.word	0x40012300
 80039dc:	0f000001 	.word	0x0f000001

080039e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80039e8:	bf00      	nop
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a04:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <__NVIC_SetPriorityGrouping+0x40>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a10:	4013      	ands	r3, r2
 8003a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a1c:	4b06      	ldr	r3, [pc, #24]	; (8003a38 <__NVIC_SetPriorityGrouping+0x44>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a22:	4a04      	ldr	r2, [pc, #16]	; (8003a34 <__NVIC_SetPriorityGrouping+0x40>)
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	60d3      	str	r3, [r2, #12]
}
 8003a28:	bf00      	nop
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	e000ed00 	.word	0xe000ed00
 8003a38:	05fa0000 	.word	0x05fa0000

08003a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a40:	4b04      	ldr	r3, [pc, #16]	; (8003a54 <__NVIC_GetPriorityGrouping+0x18>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	0a1b      	lsrs	r3, r3, #8
 8003a46:	f003 0307 	and.w	r3, r3, #7
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	4603      	mov	r3, r0
 8003a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	db0b      	blt.n	8003a82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	f003 021f 	and.w	r2, r3, #31
 8003a70:	4907      	ldr	r1, [pc, #28]	; (8003a90 <__NVIC_EnableIRQ+0x38>)
 8003a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	2001      	movs	r0, #1
 8003a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	e000e100 	.word	0xe000e100

08003a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	6039      	str	r1, [r7, #0]
 8003a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	db0a      	blt.n	8003abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	490c      	ldr	r1, [pc, #48]	; (8003ae0 <__NVIC_SetPriority+0x4c>)
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	0112      	lsls	r2, r2, #4
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003abc:	e00a      	b.n	8003ad4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	4908      	ldr	r1, [pc, #32]	; (8003ae4 <__NVIC_SetPriority+0x50>)
 8003ac4:	79fb      	ldrb	r3, [r7, #7]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	3b04      	subs	r3, #4
 8003acc:	0112      	lsls	r2, r2, #4
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	761a      	strb	r2, [r3, #24]
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	e000e100 	.word	0xe000e100
 8003ae4:	e000ed00 	.word	0xe000ed00

08003ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b089      	sub	sp, #36	; 0x24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f1c3 0307 	rsb	r3, r3, #7
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	bf28      	it	cs
 8003b06:	2304      	movcs	r3, #4
 8003b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	2b06      	cmp	r3, #6
 8003b10:	d902      	bls.n	8003b18 <NVIC_EncodePriority+0x30>
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	3b03      	subs	r3, #3
 8003b16:	e000      	b.n	8003b1a <NVIC_EncodePriority+0x32>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	43da      	mvns	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	401a      	ands	r2, r3
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b30:	f04f 31ff 	mov.w	r1, #4294967295
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3a:	43d9      	mvns	r1, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b40:	4313      	orrs	r3, r2
         );
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3724      	adds	r7, #36	; 0x24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
	...

08003b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b60:	d301      	bcc.n	8003b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b62:	2301      	movs	r3, #1
 8003b64:	e00f      	b.n	8003b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b66:	4a0a      	ldr	r2, [pc, #40]	; (8003b90 <SysTick_Config+0x40>)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b6e:	210f      	movs	r1, #15
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295
 8003b74:	f7ff ff8e 	bl	8003a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b78:	4b05      	ldr	r3, [pc, #20]	; (8003b90 <SysTick_Config+0x40>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b7e:	4b04      	ldr	r3, [pc, #16]	; (8003b90 <SysTick_Config+0x40>)
 8003b80:	2207      	movs	r2, #7
 8003b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	e000e010 	.word	0xe000e010

08003b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7ff ff29 	bl	80039f4 <__NVIC_SetPriorityGrouping>
}
 8003ba2:	bf00      	nop
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b086      	sub	sp, #24
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	60b9      	str	r1, [r7, #8]
 8003bb4:	607a      	str	r2, [r7, #4]
 8003bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bbc:	f7ff ff3e 	bl	8003a3c <__NVIC_GetPriorityGrouping>
 8003bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	68b9      	ldr	r1, [r7, #8]
 8003bc6:	6978      	ldr	r0, [r7, #20]
 8003bc8:	f7ff ff8e 	bl	8003ae8 <NVIC_EncodePriority>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff ff5d 	bl	8003a94 <__NVIC_SetPriority>
}
 8003bda:	bf00      	nop
 8003bdc:	3718      	adds	r7, #24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	4603      	mov	r3, r0
 8003bea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7ff ff31 	bl	8003a58 <__NVIC_EnableIRQ>
}
 8003bf6:	bf00      	nop
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b082      	sub	sp, #8
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff ffa2 	bl	8003b50 <SysTick_Config>
 8003c0c:	4603      	mov	r3, r0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b084      	sub	sp, #16
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c22:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c24:	f7ff f98e 	bl	8002f44 <HAL_GetTick>
 8003c28:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d008      	beq.n	8003c48 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2280      	movs	r2, #128	; 0x80
 8003c3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e052      	b.n	8003cee <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0216 	bic.w	r2, r2, #22
 8003c56:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695a      	ldr	r2, [r3, #20]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c66:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d103      	bne.n	8003c78 <HAL_DMA_Abort+0x62>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d007      	beq.n	8003c88 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 0208 	bic.w	r2, r2, #8
 8003c86:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0201 	bic.w	r2, r2, #1
 8003c96:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c98:	e013      	b.n	8003cc2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c9a:	f7ff f953 	bl	8002f44 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b05      	cmp	r3, #5
 8003ca6:	d90c      	bls.n	8003cc2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2220      	movs	r2, #32
 8003cac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e015      	b.n	8003cee <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1e4      	bne.n	8003c9a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd4:	223f      	movs	r2, #63	; 0x3f
 8003cd6:	409a      	lsls	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b083      	sub	sp, #12
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d004      	beq.n	8003d14 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2280      	movs	r2, #128	; 0x80
 8003d0e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e00c      	b.n	8003d2e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2205      	movs	r2, #5
 8003d18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0201 	bic.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
	...

08003d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b089      	sub	sp, #36	; 0x24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003d46:	2300      	movs	r3, #0
 8003d48:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003d52:	2300      	movs	r3, #0
 8003d54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003d56:	2300      	movs	r3, #0
 8003d58:	61fb      	str	r3, [r7, #28]
 8003d5a:	e175      	b.n	8004048 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	f040 8164 	bne.w	8004042 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d005      	beq.n	8003d92 <HAL_GPIO_Init+0x56>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f003 0303 	and.w	r3, r3, #3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d130      	bne.n	8003df4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	2203      	movs	r2, #3
 8003d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003da2:	43db      	mvns	r3, r3
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	4013      	ands	r3, r2
 8003da8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	fa02 f303 	lsl.w	r3, r2, r3
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dc8:	2201      	movs	r2, #1
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	091b      	lsrs	r3, r3, #4
 8003dde:	f003 0201 	and.w	r2, r3, #1
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	69ba      	ldr	r2, [r7, #24]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f003 0303 	and.w	r3, r3, #3
 8003dfc:	2b03      	cmp	r3, #3
 8003dfe:	d017      	beq.n	8003e30 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	2203      	movs	r2, #3
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	43db      	mvns	r3, r3
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	4013      	ands	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d123      	bne.n	8003e84 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	08da      	lsrs	r2, r3, #3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3208      	adds	r2, #8
 8003e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	f003 0307 	and.w	r3, r3, #7
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	220f      	movs	r2, #15
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	43db      	mvns	r3, r3
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	691a      	ldr	r2, [r3, #16]
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f003 0307 	and.w	r3, r3, #7
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	08da      	lsrs	r2, r3, #3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	3208      	adds	r2, #8
 8003e7e:	69b9      	ldr	r1, [r7, #24]
 8003e80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	2203      	movs	r2, #3
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	43db      	mvns	r3, r3
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f003 0203 	and.w	r2, r3, #3
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	005b      	lsls	r3, r3, #1
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	f000 80be 	beq.w	8004042 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ec6:	4b66      	ldr	r3, [pc, #408]	; (8004060 <HAL_GPIO_Init+0x324>)
 8003ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eca:	4a65      	ldr	r2, [pc, #404]	; (8004060 <HAL_GPIO_Init+0x324>)
 8003ecc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ed0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ed2:	4b63      	ldr	r3, [pc, #396]	; (8004060 <HAL_GPIO_Init+0x324>)
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eda:	60fb      	str	r3, [r7, #12]
 8003edc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003ede:	4a61      	ldr	r2, [pc, #388]	; (8004064 <HAL_GPIO_Init+0x328>)
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	089b      	lsrs	r3, r3, #2
 8003ee4:	3302      	adds	r3, #2
 8003ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	f003 0303 	and.w	r3, r3, #3
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	220f      	movs	r2, #15
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	43db      	mvns	r3, r3
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4013      	ands	r3, r2
 8003f00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a58      	ldr	r2, [pc, #352]	; (8004068 <HAL_GPIO_Init+0x32c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d037      	beq.n	8003f7a <HAL_GPIO_Init+0x23e>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a57      	ldr	r2, [pc, #348]	; (800406c <HAL_GPIO_Init+0x330>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d031      	beq.n	8003f76 <HAL_GPIO_Init+0x23a>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a56      	ldr	r2, [pc, #344]	; (8004070 <HAL_GPIO_Init+0x334>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d02b      	beq.n	8003f72 <HAL_GPIO_Init+0x236>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a55      	ldr	r2, [pc, #340]	; (8004074 <HAL_GPIO_Init+0x338>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d025      	beq.n	8003f6e <HAL_GPIO_Init+0x232>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a54      	ldr	r2, [pc, #336]	; (8004078 <HAL_GPIO_Init+0x33c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d01f      	beq.n	8003f6a <HAL_GPIO_Init+0x22e>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a53      	ldr	r2, [pc, #332]	; (800407c <HAL_GPIO_Init+0x340>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d019      	beq.n	8003f66 <HAL_GPIO_Init+0x22a>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a52      	ldr	r2, [pc, #328]	; (8004080 <HAL_GPIO_Init+0x344>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d013      	beq.n	8003f62 <HAL_GPIO_Init+0x226>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a51      	ldr	r2, [pc, #324]	; (8004084 <HAL_GPIO_Init+0x348>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d00d      	beq.n	8003f5e <HAL_GPIO_Init+0x222>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a50      	ldr	r2, [pc, #320]	; (8004088 <HAL_GPIO_Init+0x34c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d007      	beq.n	8003f5a <HAL_GPIO_Init+0x21e>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a4f      	ldr	r2, [pc, #316]	; (800408c <HAL_GPIO_Init+0x350>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d101      	bne.n	8003f56 <HAL_GPIO_Init+0x21a>
 8003f52:	2309      	movs	r3, #9
 8003f54:	e012      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f56:	230a      	movs	r3, #10
 8003f58:	e010      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f5a:	2308      	movs	r3, #8
 8003f5c:	e00e      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f5e:	2307      	movs	r3, #7
 8003f60:	e00c      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f62:	2306      	movs	r3, #6
 8003f64:	e00a      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f66:	2305      	movs	r3, #5
 8003f68:	e008      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f6a:	2304      	movs	r3, #4
 8003f6c:	e006      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e004      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f72:	2302      	movs	r3, #2
 8003f74:	e002      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f76:	2301      	movs	r3, #1
 8003f78:	e000      	b.n	8003f7c <HAL_GPIO_Init+0x240>
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	69fa      	ldr	r2, [r7, #28]
 8003f7e:	f002 0203 	and.w	r2, r2, #3
 8003f82:	0092      	lsls	r2, r2, #2
 8003f84:	4093      	lsls	r3, r2
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003f8c:	4935      	ldr	r1, [pc, #212]	; (8004064 <HAL_GPIO_Init+0x328>)
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	089b      	lsrs	r3, r3, #2
 8003f92:	3302      	adds	r3, #2
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f9a:	4b3d      	ldr	r3, [pc, #244]	; (8004090 <HAL_GPIO_Init+0x354>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003fb6:	69ba      	ldr	r2, [r7, #24]
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fbe:	4a34      	ldr	r2, [pc, #208]	; (8004090 <HAL_GPIO_Init+0x354>)
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fc4:	4b32      	ldr	r3, [pc, #200]	; (8004090 <HAL_GPIO_Init+0x354>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fe8:	4a29      	ldr	r2, [pc, #164]	; (8004090 <HAL_GPIO_Init+0x354>)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fee:	4b28      	ldr	r3, [pc, #160]	; (8004090 <HAL_GPIO_Init+0x354>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	43db      	mvns	r3, r3
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	4313      	orrs	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004012:	4a1f      	ldr	r2, [pc, #124]	; (8004090 <HAL_GPIO_Init+0x354>)
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004018:	4b1d      	ldr	r3, [pc, #116]	; (8004090 <HAL_GPIO_Init+0x354>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	43db      	mvns	r3, r3
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	4013      	ands	r3, r2
 8004026:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	4313      	orrs	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800403c:	4a14      	ldr	r2, [pc, #80]	; (8004090 <HAL_GPIO_Init+0x354>)
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	3301      	adds	r3, #1
 8004046:	61fb      	str	r3, [r7, #28]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	2b0f      	cmp	r3, #15
 800404c:	f67f ae86 	bls.w	8003d5c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004050:	bf00      	nop
 8004052:	bf00      	nop
 8004054:	3724      	adds	r7, #36	; 0x24
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	40023800 	.word	0x40023800
 8004064:	40013800 	.word	0x40013800
 8004068:	40020000 	.word	0x40020000
 800406c:	40020400 	.word	0x40020400
 8004070:	40020800 	.word	0x40020800
 8004074:	40020c00 	.word	0x40020c00
 8004078:	40021000 	.word	0x40021000
 800407c:	40021400 	.word	0x40021400
 8004080:	40021800 	.word	0x40021800
 8004084:	40021c00 	.word	0x40021c00
 8004088:	40022000 	.word	0x40022000
 800408c:	40022400 	.word	0x40022400
 8004090:	40013c00 	.word	0x40013c00

08004094 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	460b      	mov	r3, r1
 800409e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	887b      	ldrh	r3, [r7, #2]
 80040a6:	4013      	ands	r3, r2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d002      	beq.n	80040b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040ac:	2301      	movs	r3, #1
 80040ae:	73fb      	strb	r3, [r7, #15]
 80040b0:	e001      	b.n	80040b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040b2:	2300      	movs	r3, #0
 80040b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	807b      	strh	r3, [r7, #2]
 80040d0:	4613      	mov	r3, r2
 80040d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040d4:	787b      	ldrb	r3, [r7, #1]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040da:	887a      	ldrh	r2, [r7, #2]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80040e0:	e003      	b.n	80040ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80040e2:	887b      	ldrh	r3, [r7, #2]
 80040e4:	041a      	lsls	r2, r3, #16
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	619a      	str	r2, [r3, #24]
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr

080040f6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b085      	sub	sp, #20
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
 80040fe:	460b      	mov	r3, r1
 8004100:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004108:	887a      	ldrh	r2, [r7, #2]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	4013      	ands	r3, r2
 800410e:	041a      	lsls	r2, r3, #16
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	43d9      	mvns	r1, r3
 8004114:	887b      	ldrh	r3, [r7, #2]
 8004116:	400b      	ands	r3, r1
 8004118:	431a      	orrs	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	619a      	str	r2, [r3, #24]
}
 800411e:	bf00      	nop
 8004120:	3714      	adds	r7, #20
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
	...

0800412c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e07f      	b.n	800423e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d106      	bne.n	8004158 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7fe fbec 	bl	8002930 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2224      	movs	r2, #36	; 0x24
 800415c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0201 	bic.w	r2, r2, #1
 800416e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800417c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800418c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d107      	bne.n	80041a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689a      	ldr	r2, [r3, #8]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041a2:	609a      	str	r2, [r3, #8]
 80041a4:	e006      	b.n	80041b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80041b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d104      	bne.n	80041c6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6859      	ldr	r1, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	4b1d      	ldr	r3, [pc, #116]	; (8004248 <HAL_I2C_Init+0x11c>)
 80041d2:	430b      	orrs	r3, r1
 80041d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68da      	ldr	r2, [r3, #12]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	691a      	ldr	r2, [r3, #16]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	69d9      	ldr	r1, [r3, #28]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a1a      	ldr	r2, [r3, #32]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	430a      	orrs	r2, r1
 800420e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0201 	orr.w	r2, r2, #1
 800421e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2220      	movs	r2, #32
 800422a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	02008000 	.word	0x02008000

0800424c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b088      	sub	sp, #32
 8004250:	af02      	add	r7, sp, #8
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	4608      	mov	r0, r1
 8004256:	4611      	mov	r1, r2
 8004258:	461a      	mov	r2, r3
 800425a:	4603      	mov	r3, r0
 800425c:	817b      	strh	r3, [r7, #10]
 800425e:	460b      	mov	r3, r1
 8004260:	813b      	strh	r3, [r7, #8]
 8004262:	4613      	mov	r3, r2
 8004264:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b20      	cmp	r3, #32
 8004270:	f040 80f9 	bne.w	8004466 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004274:	6a3b      	ldr	r3, [r7, #32]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <HAL_I2C_Mem_Write+0x34>
 800427a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800427c:	2b00      	cmp	r3, #0
 800427e:	d105      	bne.n	800428c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004286:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e0ed      	b.n	8004468 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004292:	2b01      	cmp	r3, #1
 8004294:	d101      	bne.n	800429a <HAL_I2C_Mem_Write+0x4e>
 8004296:	2302      	movs	r3, #2
 8004298:	e0e6      	b.n	8004468 <HAL_I2C_Mem_Write+0x21c>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042a2:	f7fe fe4f 	bl	8002f44 <HAL_GetTick>
 80042a6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	2319      	movs	r3, #25
 80042ae:	2201      	movs	r2, #1
 80042b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f000 fac3 	bl	8004840 <I2C_WaitOnFlagUntilTimeout>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e0d1      	b.n	8004468 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2221      	movs	r2, #33	; 0x21
 80042c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2240      	movs	r2, #64	; 0x40
 80042d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6a3a      	ldr	r2, [r7, #32]
 80042de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80042e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042ec:	88f8      	ldrh	r0, [r7, #6]
 80042ee:	893a      	ldrh	r2, [r7, #8]
 80042f0:	8979      	ldrh	r1, [r7, #10]
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	9301      	str	r3, [sp, #4]
 80042f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	4603      	mov	r3, r0
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 f9d3 	bl	80046a8 <I2C_RequestMemoryWrite>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d005      	beq.n	8004314 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e0a9      	b.n	8004468 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004318:	b29b      	uxth	r3, r3
 800431a:	2bff      	cmp	r3, #255	; 0xff
 800431c:	d90e      	bls.n	800433c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	22ff      	movs	r2, #255	; 0xff
 8004322:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004328:	b2da      	uxtb	r2, r3
 800432a:	8979      	ldrh	r1, [r7, #10]
 800432c:	2300      	movs	r3, #0
 800432e:	9300      	str	r3, [sp, #0]
 8004330:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 fc2b 	bl	8004b90 <I2C_TransferConfig>
 800433a:	e00f      	b.n	800435c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800434a:	b2da      	uxtb	r2, r3
 800434c:	8979      	ldrh	r1, [r7, #10]
 800434e:	2300      	movs	r3, #0
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 fc1a 	bl	8004b90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800435c:	697a      	ldr	r2, [r7, #20]
 800435e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 faad 	bl	80048c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d001      	beq.n	8004370 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e07b      	b.n	8004468 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004374:	781a      	ldrb	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	1c5a      	adds	r2, r3, #1
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800438a:	b29b      	uxth	r3, r3
 800438c:	3b01      	subs	r3, #1
 800438e:	b29a      	uxth	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d034      	beq.n	8004414 <HAL_I2C_Mem_Write+0x1c8>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d130      	bne.n	8004414 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	9300      	str	r3, [sp, #0]
 80043b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b8:	2200      	movs	r2, #0
 80043ba:	2180      	movs	r1, #128	; 0x80
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f000 fa3f 	bl	8004840 <I2C_WaitOnFlagUntilTimeout>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e04d      	b.n	8004468 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	2bff      	cmp	r3, #255	; 0xff
 80043d4:	d90e      	bls.n	80043f4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	22ff      	movs	r2, #255	; 0xff
 80043da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043e0:	b2da      	uxtb	r2, r3
 80043e2:	8979      	ldrh	r1, [r7, #10]
 80043e4:	2300      	movs	r3, #0
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 fbcf 	bl	8004b90 <I2C_TransferConfig>
 80043f2:	e00f      	b.n	8004414 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f8:	b29a      	uxth	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004402:	b2da      	uxtb	r2, r3
 8004404:	8979      	ldrh	r1, [r7, #10]
 8004406:	2300      	movs	r3, #0
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 fbbe 	bl	8004b90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d19e      	bne.n	800435c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 fa8c 	bl	8004940 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e01a      	b.n	8004468 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2220      	movs	r2, #32
 8004438:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	6859      	ldr	r1, [r3, #4]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	4b0a      	ldr	r3, [pc, #40]	; (8004470 <HAL_I2C_Mem_Write+0x224>)
 8004446:	400b      	ands	r3, r1
 8004448:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2220      	movs	r2, #32
 800444e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004462:	2300      	movs	r3, #0
 8004464:	e000      	b.n	8004468 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004466:	2302      	movs	r3, #2
  }
}
 8004468:	4618      	mov	r0, r3
 800446a:	3718      	adds	r7, #24
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	fe00e800 	.word	0xfe00e800

08004474 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b088      	sub	sp, #32
 8004478:	af02      	add	r7, sp, #8
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	4608      	mov	r0, r1
 800447e:	4611      	mov	r1, r2
 8004480:	461a      	mov	r2, r3
 8004482:	4603      	mov	r3, r0
 8004484:	817b      	strh	r3, [r7, #10]
 8004486:	460b      	mov	r3, r1
 8004488:	813b      	strh	r3, [r7, #8]
 800448a:	4613      	mov	r3, r2
 800448c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b20      	cmp	r3, #32
 8004498:	f040 80fd 	bne.w	8004696 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d002      	beq.n	80044a8 <HAL_I2C_Mem_Read+0x34>
 80044a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d105      	bne.n	80044b4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e0f1      	b.n	8004698 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_I2C_Mem_Read+0x4e>
 80044be:	2302      	movs	r3, #2
 80044c0:	e0ea      	b.n	8004698 <HAL_I2C_Mem_Read+0x224>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044ca:	f7fe fd3b 	bl	8002f44 <HAL_GetTick>
 80044ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	2319      	movs	r3, #25
 80044d6:	2201      	movs	r2, #1
 80044d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 f9af 	bl	8004840 <I2C_WaitOnFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e0d5      	b.n	8004698 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2222      	movs	r2, #34	; 0x22
 80044f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2240      	movs	r2, #64	; 0x40
 80044f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6a3a      	ldr	r2, [r7, #32]
 8004506:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800450c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004514:	88f8      	ldrh	r0, [r7, #6]
 8004516:	893a      	ldrh	r2, [r7, #8]
 8004518:	8979      	ldrh	r1, [r7, #10]
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	9301      	str	r3, [sp, #4]
 800451e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	4603      	mov	r3, r0
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f000 f913 	bl	8004750 <I2C_RequestMemoryRead>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d005      	beq.n	800453c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e0ad      	b.n	8004698 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004540:	b29b      	uxth	r3, r3
 8004542:	2bff      	cmp	r3, #255	; 0xff
 8004544:	d90e      	bls.n	8004564 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	22ff      	movs	r2, #255	; 0xff
 800454a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004550:	b2da      	uxtb	r2, r3
 8004552:	8979      	ldrh	r1, [r7, #10]
 8004554:	4b52      	ldr	r3, [pc, #328]	; (80046a0 <HAL_I2C_Mem_Read+0x22c>)
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 fb17 	bl	8004b90 <I2C_TransferConfig>
 8004562:	e00f      	b.n	8004584 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004568:	b29a      	uxth	r2, r3
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004572:	b2da      	uxtb	r2, r3
 8004574:	8979      	ldrh	r1, [r7, #10]
 8004576:	4b4a      	ldr	r3, [pc, #296]	; (80046a0 <HAL_I2C_Mem_Read+0x22c>)
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f000 fb06 	bl	8004b90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458a:	2200      	movs	r2, #0
 800458c:	2104      	movs	r1, #4
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 f956 	bl	8004840 <I2C_WaitOnFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e07c      	b.n	8004698 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	b2d2      	uxtb	r2, r2
 80045aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b0:	1c5a      	adds	r2, r3, #1
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ba:	3b01      	subs	r3, #1
 80045bc:	b29a      	uxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	3b01      	subs	r3, #1
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d034      	beq.n	8004644 <HAL_I2C_Mem_Read+0x1d0>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d130      	bne.n	8004644 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e8:	2200      	movs	r2, #0
 80045ea:	2180      	movs	r1, #128	; 0x80
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 f927 	bl	8004840 <I2C_WaitOnFlagUntilTimeout>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d001      	beq.n	80045fc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e04d      	b.n	8004698 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004600:	b29b      	uxth	r3, r3
 8004602:	2bff      	cmp	r3, #255	; 0xff
 8004604:	d90e      	bls.n	8004624 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	22ff      	movs	r2, #255	; 0xff
 800460a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004610:	b2da      	uxtb	r2, r3
 8004612:	8979      	ldrh	r1, [r7, #10]
 8004614:	2300      	movs	r3, #0
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f000 fab7 	bl	8004b90 <I2C_TransferConfig>
 8004622:	e00f      	b.n	8004644 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004628:	b29a      	uxth	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004632:	b2da      	uxtb	r2, r3
 8004634:	8979      	ldrh	r1, [r7, #10]
 8004636:	2300      	movs	r3, #0
 8004638:	9300      	str	r3, [sp, #0]
 800463a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f000 faa6 	bl	8004b90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004648:	b29b      	uxth	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d19a      	bne.n	8004584 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800464e:	697a      	ldr	r2, [r7, #20]
 8004650:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 f974 	bl	8004940 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d001      	beq.n	8004662 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e01a      	b.n	8004698 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2220      	movs	r2, #32
 8004668:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	6859      	ldr	r1, [r3, #4]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	4b0b      	ldr	r3, [pc, #44]	; (80046a4 <HAL_I2C_Mem_Read+0x230>)
 8004676:	400b      	ands	r3, r1
 8004678:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2220      	movs	r2, #32
 800467e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004692:	2300      	movs	r3, #0
 8004694:	e000      	b.n	8004698 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004696:	2302      	movs	r3, #2
  }
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	80002400 	.word	0x80002400
 80046a4:	fe00e800 	.word	0xfe00e800

080046a8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af02      	add	r7, sp, #8
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	4608      	mov	r0, r1
 80046b2:	4611      	mov	r1, r2
 80046b4:	461a      	mov	r2, r3
 80046b6:	4603      	mov	r3, r0
 80046b8:	817b      	strh	r3, [r7, #10]
 80046ba:	460b      	mov	r3, r1
 80046bc:	813b      	strh	r3, [r7, #8]
 80046be:	4613      	mov	r3, r2
 80046c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80046c2:	88fb      	ldrh	r3, [r7, #6]
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	8979      	ldrh	r1, [r7, #10]
 80046c8:	4b20      	ldr	r3, [pc, #128]	; (800474c <I2C_RequestMemoryWrite+0xa4>)
 80046ca:	9300      	str	r3, [sp, #0]
 80046cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f000 fa5d 	bl	8004b90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046d6:	69fa      	ldr	r2, [r7, #28]
 80046d8:	69b9      	ldr	r1, [r7, #24]
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 f8f0 	bl	80048c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e02c      	b.n	8004744 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046ea:	88fb      	ldrh	r3, [r7, #6]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d105      	bne.n	80046fc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80046f0:	893b      	ldrh	r3, [r7, #8]
 80046f2:	b2da      	uxtb	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	629a      	str	r2, [r3, #40]	; 0x28
 80046fa:	e015      	b.n	8004728 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80046fc:	893b      	ldrh	r3, [r7, #8]
 80046fe:	0a1b      	lsrs	r3, r3, #8
 8004700:	b29b      	uxth	r3, r3
 8004702:	b2da      	uxtb	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800470a:	69fa      	ldr	r2, [r7, #28]
 800470c:	69b9      	ldr	r1, [r7, #24]
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 f8d6 	bl	80048c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e012      	b.n	8004744 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800471e:	893b      	ldrh	r3, [r7, #8]
 8004720:	b2da      	uxtb	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	2200      	movs	r2, #0
 8004730:	2180      	movs	r1, #128	; 0x80
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 f884 	bl	8004840 <I2C_WaitOnFlagUntilTimeout>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e000      	b.n	8004744 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	80002000 	.word	0x80002000

08004750 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af02      	add	r7, sp, #8
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	4608      	mov	r0, r1
 800475a:	4611      	mov	r1, r2
 800475c:	461a      	mov	r2, r3
 800475e:	4603      	mov	r3, r0
 8004760:	817b      	strh	r3, [r7, #10]
 8004762:	460b      	mov	r3, r1
 8004764:	813b      	strh	r3, [r7, #8]
 8004766:	4613      	mov	r3, r2
 8004768:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800476a:	88fb      	ldrh	r3, [r7, #6]
 800476c:	b2da      	uxtb	r2, r3
 800476e:	8979      	ldrh	r1, [r7, #10]
 8004770:	4b20      	ldr	r3, [pc, #128]	; (80047f4 <I2C_RequestMemoryRead+0xa4>)
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	2300      	movs	r3, #0
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 fa0a 	bl	8004b90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800477c:	69fa      	ldr	r2, [r7, #28]
 800477e:	69b9      	ldr	r1, [r7, #24]
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f000 f89d 	bl	80048c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d001      	beq.n	8004790 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e02c      	b.n	80047ea <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004790:	88fb      	ldrh	r3, [r7, #6]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d105      	bne.n	80047a2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004796:	893b      	ldrh	r3, [r7, #8]
 8004798:	b2da      	uxtb	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	629a      	str	r2, [r3, #40]	; 0x28
 80047a0:	e015      	b.n	80047ce <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80047a2:	893b      	ldrh	r3, [r7, #8]
 80047a4:	0a1b      	lsrs	r3, r3, #8
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047b0:	69fa      	ldr	r2, [r7, #28]
 80047b2:	69b9      	ldr	r1, [r7, #24]
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f000 f883 	bl	80048c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e012      	b.n	80047ea <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80047c4:	893b      	ldrh	r3, [r7, #8]
 80047c6:	b2da      	uxtb	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	2200      	movs	r2, #0
 80047d6:	2140      	movs	r1, #64	; 0x40
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 f831 	bl	8004840 <I2C_WaitOnFlagUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e000      	b.n	80047ea <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	80002000 	.word	0x80002000

080047f8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b02      	cmp	r3, #2
 800480c:	d103      	bne.n	8004816 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2200      	movs	r2, #0
 8004814:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	f003 0301 	and.w	r3, r3, #1
 8004820:	2b01      	cmp	r3, #1
 8004822:	d007      	beq.n	8004834 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699a      	ldr	r2, [r3, #24]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	619a      	str	r2, [r3, #24]
  }
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	603b      	str	r3, [r7, #0]
 800484c:	4613      	mov	r3, r2
 800484e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004850:	e022      	b.n	8004898 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004858:	d01e      	beq.n	8004898 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800485a:	f7fe fb73 	bl	8002f44 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	429a      	cmp	r2, r3
 8004868:	d302      	bcc.n	8004870 <I2C_WaitOnFlagUntilTimeout+0x30>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d113      	bne.n	8004898 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004874:	f043 0220 	orr.w	r2, r3, #32
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2220      	movs	r2, #32
 8004880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e00f      	b.n	80048b8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699a      	ldr	r2, [r3, #24]
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	4013      	ands	r3, r2
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	bf0c      	ite	eq
 80048a8:	2301      	moveq	r3, #1
 80048aa:	2300      	movne	r3, #0
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	461a      	mov	r2, r3
 80048b0:	79fb      	ldrb	r3, [r7, #7]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d0cd      	beq.n	8004852 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80048cc:	e02c      	b.n	8004928 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	68b9      	ldr	r1, [r7, #8]
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f000 f870 	bl	80049b8 <I2C_IsErrorOccurred>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e02a      	b.n	8004938 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e8:	d01e      	beq.n	8004928 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ea:	f7fe fb2b 	bl	8002f44 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d302      	bcc.n	8004900 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d113      	bne.n	8004928 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004904:	f043 0220 	orr.w	r2, r3, #32
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e007      	b.n	8004938 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b02      	cmp	r3, #2
 8004934:	d1cb      	bne.n	80048ce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800494c:	e028      	b.n	80049a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	68b9      	ldr	r1, [r7, #8]
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 f830 	bl	80049b8 <I2C_IsErrorOccurred>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e026      	b.n	80049b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004962:	f7fe faef 	bl	8002f44 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	429a      	cmp	r2, r3
 8004970:	d302      	bcc.n	8004978 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d113      	bne.n	80049a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800497c:	f043 0220 	orr.w	r2, r3, #32
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2220      	movs	r2, #32
 8004988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e007      	b.n	80049b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	f003 0320 	and.w	r3, r3, #32
 80049aa:	2b20      	cmp	r3, #32
 80049ac:	d1cf      	bne.n	800494e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b08a      	sub	sp, #40	; 0x28
 80049bc:	af00      	add	r7, sp, #0
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049c4:	2300      	movs	r3, #0
 80049c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80049d2:	2300      	movs	r3, #0
 80049d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d075      	beq.n	8004ad0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2210      	movs	r2, #16
 80049ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80049ec:	e056      	b.n	8004a9c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f4:	d052      	beq.n	8004a9c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80049f6:	f7fe faa5 	bl	8002f44 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d302      	bcc.n	8004a0c <I2C_IsErrorOccurred+0x54>
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d147      	bne.n	8004a9c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a16:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a1e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a2e:	d12e      	bne.n	8004a8e <I2C_IsErrorOccurred+0xd6>
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a36:	d02a      	beq.n	8004a8e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004a38:	7cfb      	ldrb	r3, [r7, #19]
 8004a3a:	2b20      	cmp	r3, #32
 8004a3c:	d027      	beq.n	8004a8e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a4c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004a4e:	f7fe fa79 	bl	8002f44 <HAL_GetTick>
 8004a52:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a54:	e01b      	b.n	8004a8e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004a56:	f7fe fa75 	bl	8002f44 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b19      	cmp	r3, #25
 8004a62:	d914      	bls.n	8004a8e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a68:	f043 0220 	orr.w	r2, r3, #32
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	f003 0320 	and.w	r3, r3, #32
 8004a98:	2b20      	cmp	r3, #32
 8004a9a:	d1dc      	bne.n	8004a56 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b20      	cmp	r3, #32
 8004aa8:	d003      	beq.n	8004ab2 <I2C_IsErrorOccurred+0xfa>
 8004aaa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d09d      	beq.n	80049ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004ab2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d103      	bne.n	8004ac2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ac2:	6a3b      	ldr	r3, [r7, #32]
 8004ac4:	f043 0304 	orr.w	r3, r3, #4
 8004ac8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00b      	beq.n	8004afa <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	f043 0301 	orr.w	r3, r3, #1
 8004ae8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004af2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00b      	beq.n	8004b1c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004b04:	6a3b      	ldr	r3, [r7, #32]
 8004b06:	f043 0308 	orr.w	r3, r3, #8
 8004b0a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00b      	beq.n	8004b3e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	f043 0302 	orr.w	r3, r3, #2
 8004b2c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b36:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004b3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d01c      	beq.n	8004b80 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f7ff fe56 	bl	80047f8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6859      	ldr	r1, [r3, #4]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	4b0d      	ldr	r3, [pc, #52]	; (8004b8c <I2C_IsErrorOccurred+0x1d4>)
 8004b58:	400b      	ands	r3, r1
 8004b5a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b60:	6a3b      	ldr	r3, [r7, #32]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2220      	movs	r2, #32
 8004b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004b80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3728      	adds	r7, #40	; 0x28
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	fe00e800 	.word	0xfe00e800

08004b90 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	607b      	str	r3, [r7, #4]
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	817b      	strh	r3, [r7, #10]
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004ba2:	897b      	ldrh	r3, [r7, #10]
 8004ba4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004ba8:	7a7b      	ldrb	r3, [r7, #9]
 8004baa:	041b      	lsls	r3, r3, #16
 8004bac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004bb0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004bbe:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	6a3b      	ldr	r3, [r7, #32]
 8004bc8:	0d5b      	lsrs	r3, r3, #21
 8004bca:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004bce:	4b08      	ldr	r3, [pc, #32]	; (8004bf0 <I2C_TransferConfig+0x60>)
 8004bd0:	430b      	orrs	r3, r1
 8004bd2:	43db      	mvns	r3, r3
 8004bd4:	ea02 0103 	and.w	r1, r2, r3
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004be2:	bf00      	nop
 8004be4:	371c      	adds	r7, #28
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	03ff63ff 	.word	0x03ff63ff

08004bf4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	d138      	bne.n	8004c7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d101      	bne.n	8004c18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c14:	2302      	movs	r3, #2
 8004c16:	e032      	b.n	8004c7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2224      	movs	r2, #36	; 0x24
 8004c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f022 0201 	bic.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6819      	ldr	r1, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	683a      	ldr	r2, [r7, #0]
 8004c54:	430a      	orrs	r2, r1
 8004c56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f042 0201 	orr.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	e000      	b.n	8004c7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c7c:	2302      	movs	r3, #2
  }
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b085      	sub	sp, #20
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
 8004c92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	2b20      	cmp	r3, #32
 8004c9e:	d139      	bne.n	8004d14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d101      	bne.n	8004cae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004caa:	2302      	movs	r3, #2
 8004cac:	e033      	b.n	8004d16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2224      	movs	r2, #36	; 0x24
 8004cba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0201 	bic.w	r2, r2, #1
 8004ccc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004cdc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	021b      	lsls	r3, r3, #8
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0201 	orr.w	r2, r2, #1
 8004cfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	e000      	b.n	8004d16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004d14:	2302      	movs	r3, #2
  }
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3714      	adds	r7, #20
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr

08004d22 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004d22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d24:	b08f      	sub	sp, #60	; 0x3c
 8004d26:	af0a      	add	r7, sp, #40	; 0x28
 8004d28:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e116      	b.n	8004f62 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d106      	bne.n	8004d54 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7fd fef8 	bl	8002b44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2203      	movs	r2, #3
 8004d58:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d102      	bne.n	8004d6e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f003 feb8 	bl	8008ae8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	603b      	str	r3, [r7, #0]
 8004d7e:	687e      	ldr	r6, [r7, #4]
 8004d80:	466d      	mov	r5, sp
 8004d82:	f106 0410 	add.w	r4, r6, #16
 8004d86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d8e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004d92:	e885 0003 	stmia.w	r5, {r0, r1}
 8004d96:	1d33      	adds	r3, r6, #4
 8004d98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d9a:	6838      	ldr	r0, [r7, #0]
 8004d9c:	f003 fe4c 	bl	8008a38 <USB_CoreInit>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d005      	beq.n	8004db2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2202      	movs	r2, #2
 8004daa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e0d7      	b.n	8004f62 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2100      	movs	r1, #0
 8004db8:	4618      	mov	r0, r3
 8004dba:	f003 fea6 	bl	8008b0a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	73fb      	strb	r3, [r7, #15]
 8004dc2:	e04a      	b.n	8004e5a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004dc4:	7bfa      	ldrb	r2, [r7, #15]
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	00db      	lsls	r3, r3, #3
 8004dcc:	1a9b      	subs	r3, r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	333d      	adds	r3, #61	; 0x3d
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004dd8:	7bfa      	ldrb	r2, [r7, #15]
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	1a9b      	subs	r3, r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	333c      	adds	r3, #60	; 0x3c
 8004de8:	7bfa      	ldrb	r2, [r7, #15]
 8004dea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004dec:	7bfa      	ldrb	r2, [r7, #15]
 8004dee:	7bfb      	ldrb	r3, [r7, #15]
 8004df0:	b298      	uxth	r0, r3
 8004df2:	6879      	ldr	r1, [r7, #4]
 8004df4:	4613      	mov	r3, r2
 8004df6:	00db      	lsls	r3, r3, #3
 8004df8:	1a9b      	subs	r3, r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	3342      	adds	r3, #66	; 0x42
 8004e00:	4602      	mov	r2, r0
 8004e02:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004e04:	7bfa      	ldrb	r2, [r7, #15]
 8004e06:	6879      	ldr	r1, [r7, #4]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	1a9b      	subs	r3, r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	440b      	add	r3, r1
 8004e12:	333f      	adds	r3, #63	; 0x3f
 8004e14:	2200      	movs	r2, #0
 8004e16:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004e18:	7bfa      	ldrb	r2, [r7, #15]
 8004e1a:	6879      	ldr	r1, [r7, #4]
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	00db      	lsls	r3, r3, #3
 8004e20:	1a9b      	subs	r3, r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	440b      	add	r3, r1
 8004e26:	3344      	adds	r3, #68	; 0x44
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004e2c:	7bfa      	ldrb	r2, [r7, #15]
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	4613      	mov	r3, r2
 8004e32:	00db      	lsls	r3, r3, #3
 8004e34:	1a9b      	subs	r3, r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	440b      	add	r3, r1
 8004e3a:	3348      	adds	r3, #72	; 0x48
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004e40:	7bfa      	ldrb	r2, [r7, #15]
 8004e42:	6879      	ldr	r1, [r7, #4]
 8004e44:	4613      	mov	r3, r2
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	1a9b      	subs	r3, r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	440b      	add	r3, r1
 8004e4e:	3350      	adds	r3, #80	; 0x50
 8004e50:	2200      	movs	r2, #0
 8004e52:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e54:	7bfb      	ldrb	r3, [r7, #15]
 8004e56:	3301      	adds	r3, #1
 8004e58:	73fb      	strb	r3, [r7, #15]
 8004e5a:	7bfa      	ldrb	r2, [r7, #15]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d3af      	bcc.n	8004dc4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e64:	2300      	movs	r3, #0
 8004e66:	73fb      	strb	r3, [r7, #15]
 8004e68:	e044      	b.n	8004ef4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004e6a:	7bfa      	ldrb	r2, [r7, #15]
 8004e6c:	6879      	ldr	r1, [r7, #4]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	00db      	lsls	r3, r3, #3
 8004e72:	1a9b      	subs	r3, r3, r2
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	440b      	add	r3, r1
 8004e78:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004e80:	7bfa      	ldrb	r2, [r7, #15]
 8004e82:	6879      	ldr	r1, [r7, #4]
 8004e84:	4613      	mov	r3, r2
 8004e86:	00db      	lsls	r3, r3, #3
 8004e88:	1a9b      	subs	r3, r3, r2
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	440b      	add	r3, r1
 8004e8e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004e92:	7bfa      	ldrb	r2, [r7, #15]
 8004e94:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e96:	7bfa      	ldrb	r2, [r7, #15]
 8004e98:	6879      	ldr	r1, [r7, #4]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	1a9b      	subs	r3, r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	440b      	add	r3, r1
 8004ea4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004eac:	7bfa      	ldrb	r2, [r7, #15]
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	00db      	lsls	r3, r3, #3
 8004eb4:	1a9b      	subs	r3, r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	440b      	add	r3, r1
 8004eba:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004ec2:	7bfa      	ldrb	r2, [r7, #15]
 8004ec4:	6879      	ldr	r1, [r7, #4]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	00db      	lsls	r3, r3, #3
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	440b      	add	r3, r1
 8004ed0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ed8:	7bfa      	ldrb	r2, [r7, #15]
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	4613      	mov	r3, r2
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	1a9b      	subs	r3, r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	440b      	add	r3, r1
 8004ee6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004eea:	2200      	movs	r2, #0
 8004eec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	73fb      	strb	r3, [r7, #15]
 8004ef4:	7bfa      	ldrb	r2, [r7, #15]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d3b5      	bcc.n	8004e6a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	603b      	str	r3, [r7, #0]
 8004f04:	687e      	ldr	r6, [r7, #4]
 8004f06:	466d      	mov	r5, sp
 8004f08:	f106 0410 	add.w	r4, r6, #16
 8004f0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f14:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004f18:	e885 0003 	stmia.w	r5, {r0, r1}
 8004f1c:	1d33      	adds	r3, r6, #4
 8004f1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f20:	6838      	ldr	r0, [r7, #0]
 8004f22:	f003 fe3f 	bl	8008ba4 <USB_DevInit>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d005      	beq.n	8004f38 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e014      	b.n	8004f62 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d102      	bne.n	8004f56 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 f80b 	bl	8004f6c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f003 fff9 	bl	8008f52 <USB_DevDisconnect>

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004f6c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f9a:	4b05      	ldr	r3, [pc, #20]	; (8004fb0 <HAL_PCDEx_ActivateLPM+0x44>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3714      	adds	r7, #20
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr
 8004fb0:	10000003 	.word	0x10000003

08004fb4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fb8:	4b05      	ldr	r3, [pc, #20]	; (8004fd0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a04      	ldr	r2, [pc, #16]	; (8004fd0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fc2:	6013      	str	r3, [r2, #0]
}
 8004fc4:	bf00      	nop
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	40007000 	.word	0x40007000

08004fd4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b086      	sub	sp, #24
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e291      	b.n	800550e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f000 8087 	beq.w	8005106 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ff8:	4b96      	ldr	r3, [pc, #600]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 030c 	and.w	r3, r3, #12
 8005000:	2b04      	cmp	r3, #4
 8005002:	d00c      	beq.n	800501e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005004:	4b93      	ldr	r3, [pc, #588]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f003 030c 	and.w	r3, r3, #12
 800500c:	2b08      	cmp	r3, #8
 800500e:	d112      	bne.n	8005036 <HAL_RCC_OscConfig+0x62>
 8005010:	4b90      	ldr	r3, [pc, #576]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005018:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800501c:	d10b      	bne.n	8005036 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800501e:	4b8d      	ldr	r3, [pc, #564]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d06c      	beq.n	8005104 <HAL_RCC_OscConfig+0x130>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d168      	bne.n	8005104 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e26b      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800503e:	d106      	bne.n	800504e <HAL_RCC_OscConfig+0x7a>
 8005040:	4b84      	ldr	r3, [pc, #528]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a83      	ldr	r2, [pc, #524]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005046:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800504a:	6013      	str	r3, [r2, #0]
 800504c:	e02e      	b.n	80050ac <HAL_RCC_OscConfig+0xd8>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10c      	bne.n	8005070 <HAL_RCC_OscConfig+0x9c>
 8005056:	4b7f      	ldr	r3, [pc, #508]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a7e      	ldr	r2, [pc, #504]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 800505c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005060:	6013      	str	r3, [r2, #0]
 8005062:	4b7c      	ldr	r3, [pc, #496]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a7b      	ldr	r2, [pc, #492]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005068:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800506c:	6013      	str	r3, [r2, #0]
 800506e:	e01d      	b.n	80050ac <HAL_RCC_OscConfig+0xd8>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005078:	d10c      	bne.n	8005094 <HAL_RCC_OscConfig+0xc0>
 800507a:	4b76      	ldr	r3, [pc, #472]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a75      	ldr	r2, [pc, #468]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005080:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005084:	6013      	str	r3, [r2, #0]
 8005086:	4b73      	ldr	r3, [pc, #460]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a72      	ldr	r2, [pc, #456]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 800508c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005090:	6013      	str	r3, [r2, #0]
 8005092:	e00b      	b.n	80050ac <HAL_RCC_OscConfig+0xd8>
 8005094:	4b6f      	ldr	r3, [pc, #444]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a6e      	ldr	r2, [pc, #440]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 800509a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800509e:	6013      	str	r3, [r2, #0]
 80050a0:	4b6c      	ldr	r3, [pc, #432]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a6b      	ldr	r2, [pc, #428]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80050a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d013      	beq.n	80050dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b4:	f7fd ff46 	bl	8002f44 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ba:	e008      	b.n	80050ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050bc:	f7fd ff42 	bl	8002f44 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b64      	cmp	r3, #100	; 0x64
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e21f      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ce:	4b61      	ldr	r3, [pc, #388]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d0f0      	beq.n	80050bc <HAL_RCC_OscConfig+0xe8>
 80050da:	e014      	b.n	8005106 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050dc:	f7fd ff32 	bl	8002f44 <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050e4:	f7fd ff2e 	bl	8002f44 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b64      	cmp	r3, #100	; 0x64
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e20b      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050f6:	4b57      	ldr	r3, [pc, #348]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f0      	bne.n	80050e4 <HAL_RCC_OscConfig+0x110>
 8005102:	e000      	b.n	8005106 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d069      	beq.n	80051e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005112:	4b50      	ldr	r3, [pc, #320]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f003 030c 	and.w	r3, r3, #12
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00b      	beq.n	8005136 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800511e:	4b4d      	ldr	r3, [pc, #308]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	2b08      	cmp	r3, #8
 8005128:	d11c      	bne.n	8005164 <HAL_RCC_OscConfig+0x190>
 800512a:	4b4a      	ldr	r3, [pc, #296]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d116      	bne.n	8005164 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005136:	4b47      	ldr	r3, [pc, #284]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0302 	and.w	r3, r3, #2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d005      	beq.n	800514e <HAL_RCC_OscConfig+0x17a>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d001      	beq.n	800514e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e1df      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800514e:	4b41      	ldr	r3, [pc, #260]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	00db      	lsls	r3, r3, #3
 800515c:	493d      	ldr	r1, [pc, #244]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 800515e:	4313      	orrs	r3, r2
 8005160:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005162:	e040      	b.n	80051e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d023      	beq.n	80051b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800516c:	4b39      	ldr	r3, [pc, #228]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a38      	ldr	r2, [pc, #224]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005172:	f043 0301 	orr.w	r3, r3, #1
 8005176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005178:	f7fd fee4 	bl	8002f44 <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005180:	f7fd fee0 	bl	8002f44 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e1bd      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005192:	4b30      	ldr	r3, [pc, #192]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d0f0      	beq.n	8005180 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800519e:	4b2d      	ldr	r3, [pc, #180]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	4929      	ldr	r1, [pc, #164]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	600b      	str	r3, [r1, #0]
 80051b2:	e018      	b.n	80051e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051b4:	4b27      	ldr	r3, [pc, #156]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a26      	ldr	r2, [pc, #152]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80051ba:	f023 0301 	bic.w	r3, r3, #1
 80051be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c0:	f7fd fec0 	bl	8002f44 <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051c6:	e008      	b.n	80051da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051c8:	f7fd febc 	bl	8002f44 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e199      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051da:	4b1e      	ldr	r3, [pc, #120]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1f0      	bne.n	80051c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0308 	and.w	r3, r3, #8
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d038      	beq.n	8005264 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d019      	beq.n	800522e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051fa:	4b16      	ldr	r3, [pc, #88]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 80051fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051fe:	4a15      	ldr	r2, [pc, #84]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005206:	f7fd fe9d 	bl	8002f44 <HAL_GetTick>
 800520a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800520c:	e008      	b.n	8005220 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800520e:	f7fd fe99 	bl	8002f44 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d901      	bls.n	8005220 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e176      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005220:	4b0c      	ldr	r3, [pc, #48]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005222:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005224:	f003 0302 	and.w	r3, r3, #2
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0f0      	beq.n	800520e <HAL_RCC_OscConfig+0x23a>
 800522c:	e01a      	b.n	8005264 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800522e:	4b09      	ldr	r3, [pc, #36]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005230:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005232:	4a08      	ldr	r2, [pc, #32]	; (8005254 <HAL_RCC_OscConfig+0x280>)
 8005234:	f023 0301 	bic.w	r3, r3, #1
 8005238:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800523a:	f7fd fe83 	bl	8002f44 <HAL_GetTick>
 800523e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005240:	e00a      	b.n	8005258 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005242:	f7fd fe7f 	bl	8002f44 <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d903      	bls.n	8005258 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e15c      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
 8005254:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005258:	4b91      	ldr	r3, [pc, #580]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800525a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1ee      	bne.n	8005242 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0304 	and.w	r3, r3, #4
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 80a4 	beq.w	80053ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005272:	4b8b      	ldr	r3, [pc, #556]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10d      	bne.n	800529a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800527e:	4b88      	ldr	r3, [pc, #544]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005282:	4a87      	ldr	r2, [pc, #540]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005288:	6413      	str	r3, [r2, #64]	; 0x40
 800528a:	4b85      	ldr	r3, [pc, #532]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800528c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005292:	60bb      	str	r3, [r7, #8]
 8005294:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005296:	2301      	movs	r3, #1
 8005298:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800529a:	4b82      	ldr	r3, [pc, #520]	; (80054a4 <HAL_RCC_OscConfig+0x4d0>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d118      	bne.n	80052d8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80052a6:	4b7f      	ldr	r3, [pc, #508]	; (80054a4 <HAL_RCC_OscConfig+0x4d0>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a7e      	ldr	r2, [pc, #504]	; (80054a4 <HAL_RCC_OscConfig+0x4d0>)
 80052ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052b2:	f7fd fe47 	bl	8002f44 <HAL_GetTick>
 80052b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052b8:	e008      	b.n	80052cc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ba:	f7fd fe43 	bl	8002f44 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	2b64      	cmp	r3, #100	; 0x64
 80052c6:	d901      	bls.n	80052cc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e120      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052cc:	4b75      	ldr	r3, [pc, #468]	; (80054a4 <HAL_RCC_OscConfig+0x4d0>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d0f0      	beq.n	80052ba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d106      	bne.n	80052ee <HAL_RCC_OscConfig+0x31a>
 80052e0:	4b6f      	ldr	r3, [pc, #444]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80052e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e4:	4a6e      	ldr	r2, [pc, #440]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80052e6:	f043 0301 	orr.w	r3, r3, #1
 80052ea:	6713      	str	r3, [r2, #112]	; 0x70
 80052ec:	e02d      	b.n	800534a <HAL_RCC_OscConfig+0x376>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10c      	bne.n	8005310 <HAL_RCC_OscConfig+0x33c>
 80052f6:	4b6a      	ldr	r3, [pc, #424]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80052f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fa:	4a69      	ldr	r2, [pc, #420]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80052fc:	f023 0301 	bic.w	r3, r3, #1
 8005300:	6713      	str	r3, [r2, #112]	; 0x70
 8005302:	4b67      	ldr	r3, [pc, #412]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005306:	4a66      	ldr	r2, [pc, #408]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005308:	f023 0304 	bic.w	r3, r3, #4
 800530c:	6713      	str	r3, [r2, #112]	; 0x70
 800530e:	e01c      	b.n	800534a <HAL_RCC_OscConfig+0x376>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	2b05      	cmp	r3, #5
 8005316:	d10c      	bne.n	8005332 <HAL_RCC_OscConfig+0x35e>
 8005318:	4b61      	ldr	r3, [pc, #388]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800531a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531c:	4a60      	ldr	r2, [pc, #384]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800531e:	f043 0304 	orr.w	r3, r3, #4
 8005322:	6713      	str	r3, [r2, #112]	; 0x70
 8005324:	4b5e      	ldr	r3, [pc, #376]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005328:	4a5d      	ldr	r2, [pc, #372]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800532a:	f043 0301 	orr.w	r3, r3, #1
 800532e:	6713      	str	r3, [r2, #112]	; 0x70
 8005330:	e00b      	b.n	800534a <HAL_RCC_OscConfig+0x376>
 8005332:	4b5b      	ldr	r3, [pc, #364]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005336:	4a5a      	ldr	r2, [pc, #360]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005338:	f023 0301 	bic.w	r3, r3, #1
 800533c:	6713      	str	r3, [r2, #112]	; 0x70
 800533e:	4b58      	ldr	r3, [pc, #352]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005342:	4a57      	ldr	r2, [pc, #348]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005344:	f023 0304 	bic.w	r3, r3, #4
 8005348:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d015      	beq.n	800537e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005352:	f7fd fdf7 	bl	8002f44 <HAL_GetTick>
 8005356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005358:	e00a      	b.n	8005370 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800535a:	f7fd fdf3 	bl	8002f44 <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	f241 3288 	movw	r2, #5000	; 0x1388
 8005368:	4293      	cmp	r3, r2
 800536a:	d901      	bls.n	8005370 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e0ce      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005370:	4b4b      	ldr	r3, [pc, #300]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005374:	f003 0302 	and.w	r3, r3, #2
 8005378:	2b00      	cmp	r3, #0
 800537a:	d0ee      	beq.n	800535a <HAL_RCC_OscConfig+0x386>
 800537c:	e014      	b.n	80053a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800537e:	f7fd fde1 	bl	8002f44 <HAL_GetTick>
 8005382:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005384:	e00a      	b.n	800539c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005386:	f7fd fddd 	bl	8002f44 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	f241 3288 	movw	r2, #5000	; 0x1388
 8005394:	4293      	cmp	r3, r2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e0b8      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800539c:	4b40      	ldr	r3, [pc, #256]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800539e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a0:	f003 0302 	and.w	r3, r3, #2
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1ee      	bne.n	8005386 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053a8:	7dfb      	ldrb	r3, [r7, #23]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d105      	bne.n	80053ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053ae:	4b3c      	ldr	r3, [pc, #240]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80053b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b2:	4a3b      	ldr	r2, [pc, #236]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80053b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	f000 80a4 	beq.w	800550c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053c4:	4b36      	ldr	r3, [pc, #216]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f003 030c 	and.w	r3, r3, #12
 80053cc:	2b08      	cmp	r3, #8
 80053ce:	d06b      	beq.n	80054a8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d149      	bne.n	800546c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053d8:	4b31      	ldr	r3, [pc, #196]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a30      	ldr	r2, [pc, #192]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 80053de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053e4:	f7fd fdae 	bl	8002f44 <HAL_GetTick>
 80053e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ea:	e008      	b.n	80053fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ec:	f7fd fdaa 	bl	8002f44 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d901      	bls.n	80053fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e087      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053fe:	4b28      	ldr	r3, [pc, #160]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1f0      	bne.n	80053ec <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	69da      	ldr	r2, [r3, #28]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	431a      	orrs	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005418:	019b      	lsls	r3, r3, #6
 800541a:	431a      	orrs	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005420:	085b      	lsrs	r3, r3, #1
 8005422:	3b01      	subs	r3, #1
 8005424:	041b      	lsls	r3, r3, #16
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800542c:	061b      	lsls	r3, r3, #24
 800542e:	4313      	orrs	r3, r2
 8005430:	4a1b      	ldr	r2, [pc, #108]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005432:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005436:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005438:	4b19      	ldr	r3, [pc, #100]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a18      	ldr	r2, [pc, #96]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800543e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005442:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005444:	f7fd fd7e 	bl	8002f44 <HAL_GetTick>
 8005448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800544a:	e008      	b.n	800545e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800544c:	f7fd fd7a 	bl	8002f44 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d901      	bls.n	800545e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e057      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800545e:	4b10      	ldr	r3, [pc, #64]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0f0      	beq.n	800544c <HAL_RCC_OscConfig+0x478>
 800546a:	e04f      	b.n	800550c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800546c:	4b0c      	ldr	r3, [pc, #48]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a0b      	ldr	r2, [pc, #44]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005472:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005476:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005478:	f7fd fd64 	bl	8002f44 <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800547e:	e008      	b.n	8005492 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005480:	f7fd fd60 	bl	8002f44 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b02      	cmp	r3, #2
 800548c:	d901      	bls.n	8005492 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e03d      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005492:	4b03      	ldr	r3, [pc, #12]	; (80054a0 <HAL_RCC_OscConfig+0x4cc>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1f0      	bne.n	8005480 <HAL_RCC_OscConfig+0x4ac>
 800549e:	e035      	b.n	800550c <HAL_RCC_OscConfig+0x538>
 80054a0:	40023800 	.word	0x40023800
 80054a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80054a8:	4b1b      	ldr	r3, [pc, #108]	; (8005518 <HAL_RCC_OscConfig+0x544>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d028      	beq.n	8005508 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d121      	bne.n	8005508 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d11a      	bne.n	8005508 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80054d8:	4013      	ands	r3, r2
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d111      	bne.n	8005508 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ee:	085b      	lsrs	r3, r3, #1
 80054f0:	3b01      	subs	r3, #1
 80054f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d107      	bne.n	8005508 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005502:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005504:	429a      	cmp	r2, r3
 8005506:	d001      	beq.n	800550c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e000      	b.n	800550e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	40023800 	.word	0x40023800

0800551c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005526:	2300      	movs	r3, #0
 8005528:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e0d0      	b.n	80056d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005534:	4b6a      	ldr	r3, [pc, #424]	; (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 030f 	and.w	r3, r3, #15
 800553c:	683a      	ldr	r2, [r7, #0]
 800553e:	429a      	cmp	r2, r3
 8005540:	d910      	bls.n	8005564 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005542:	4b67      	ldr	r3, [pc, #412]	; (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f023 020f 	bic.w	r2, r3, #15
 800554a:	4965      	ldr	r1, [pc, #404]	; (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	4313      	orrs	r3, r2
 8005550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005552:	4b63      	ldr	r3, [pc, #396]	; (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 030f 	and.w	r3, r3, #15
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	429a      	cmp	r2, r3
 800555e:	d001      	beq.n	8005564 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e0b8      	b.n	80056d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0302 	and.w	r3, r3, #2
 800556c:	2b00      	cmp	r3, #0
 800556e:	d020      	beq.n	80055b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0304 	and.w	r3, r3, #4
 8005578:	2b00      	cmp	r3, #0
 800557a:	d005      	beq.n	8005588 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800557c:	4b59      	ldr	r3, [pc, #356]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	4a58      	ldr	r2, [pc, #352]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 8005582:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005586:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0308 	and.w	r3, r3, #8
 8005590:	2b00      	cmp	r3, #0
 8005592:	d005      	beq.n	80055a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005594:	4b53      	ldr	r3, [pc, #332]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	4a52      	ldr	r2, [pc, #328]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 800559a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800559e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055a0:	4b50      	ldr	r3, [pc, #320]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	494d      	ldr	r1, [pc, #308]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d040      	beq.n	8005640 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d107      	bne.n	80055d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055c6:	4b47      	ldr	r3, [pc, #284]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d115      	bne.n	80055fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e07f      	b.n	80056d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d107      	bne.n	80055ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055de:	4b41      	ldr	r3, [pc, #260]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d109      	bne.n	80055fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e073      	b.n	80056d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ee:	4b3d      	ldr	r3, [pc, #244]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0302 	and.w	r3, r3, #2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e06b      	b.n	80056d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055fe:	4b39      	ldr	r3, [pc, #228]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f023 0203 	bic.w	r2, r3, #3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	4936      	ldr	r1, [pc, #216]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 800560c:	4313      	orrs	r3, r2
 800560e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005610:	f7fd fc98 	bl	8002f44 <HAL_GetTick>
 8005614:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005616:	e00a      	b.n	800562e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005618:	f7fd fc94 	bl	8002f44 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	f241 3288 	movw	r2, #5000	; 0x1388
 8005626:	4293      	cmp	r3, r2
 8005628:	d901      	bls.n	800562e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e053      	b.n	80056d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800562e:	4b2d      	ldr	r3, [pc, #180]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 020c 	and.w	r2, r3, #12
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	429a      	cmp	r2, r3
 800563e:	d1eb      	bne.n	8005618 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005640:	4b27      	ldr	r3, [pc, #156]	; (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 030f 	and.w	r3, r3, #15
 8005648:	683a      	ldr	r2, [r7, #0]
 800564a:	429a      	cmp	r2, r3
 800564c:	d210      	bcs.n	8005670 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800564e:	4b24      	ldr	r3, [pc, #144]	; (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f023 020f 	bic.w	r2, r3, #15
 8005656:	4922      	ldr	r1, [pc, #136]	; (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	4313      	orrs	r3, r2
 800565c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800565e:	4b20      	ldr	r3, [pc, #128]	; (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 030f 	and.w	r3, r3, #15
 8005666:	683a      	ldr	r2, [r7, #0]
 8005668:	429a      	cmp	r2, r3
 800566a:	d001      	beq.n	8005670 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e032      	b.n	80056d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0304 	and.w	r3, r3, #4
 8005678:	2b00      	cmp	r3, #0
 800567a:	d008      	beq.n	800568e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800567c:	4b19      	ldr	r3, [pc, #100]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	4916      	ldr	r1, [pc, #88]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 800568a:	4313      	orrs	r3, r2
 800568c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0308 	and.w	r3, r3, #8
 8005696:	2b00      	cmp	r3, #0
 8005698:	d009      	beq.n	80056ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800569a:	4b12      	ldr	r3, [pc, #72]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	00db      	lsls	r3, r3, #3
 80056a8:	490e      	ldr	r1, [pc, #56]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056ae:	f000 f821 	bl	80056f4 <HAL_RCC_GetSysClockFreq>
 80056b2:	4602      	mov	r2, r0
 80056b4:	4b0b      	ldr	r3, [pc, #44]	; (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	091b      	lsrs	r3, r3, #4
 80056ba:	f003 030f 	and.w	r3, r3, #15
 80056be:	490a      	ldr	r1, [pc, #40]	; (80056e8 <HAL_RCC_ClockConfig+0x1cc>)
 80056c0:	5ccb      	ldrb	r3, [r1, r3]
 80056c2:	fa22 f303 	lsr.w	r3, r2, r3
 80056c6:	4a09      	ldr	r2, [pc, #36]	; (80056ec <HAL_RCC_ClockConfig+0x1d0>)
 80056c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80056ca:	4b09      	ldr	r3, [pc, #36]	; (80056f0 <HAL_RCC_ClockConfig+0x1d4>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7fd fbf4 	bl	8002ebc <HAL_InitTick>

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	40023c00 	.word	0x40023c00
 80056e4:	40023800 	.word	0x40023800
 80056e8:	0800cd50 	.word	0x0800cd50
 80056ec:	20000020 	.word	0x20000020
 80056f0:	20000024 	.word	0x20000024

080056f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80056f8:	b084      	sub	sp, #16
 80056fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80056fc:	2300      	movs	r3, #0
 80056fe:	607b      	str	r3, [r7, #4]
 8005700:	2300      	movs	r3, #0
 8005702:	60fb      	str	r3, [r7, #12]
 8005704:	2300      	movs	r3, #0
 8005706:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005708:	2300      	movs	r3, #0
 800570a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800570c:	4b67      	ldr	r3, [pc, #412]	; (80058ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f003 030c 	and.w	r3, r3, #12
 8005714:	2b08      	cmp	r3, #8
 8005716:	d00d      	beq.n	8005734 <HAL_RCC_GetSysClockFreq+0x40>
 8005718:	2b08      	cmp	r3, #8
 800571a:	f200 80bd 	bhi.w	8005898 <HAL_RCC_GetSysClockFreq+0x1a4>
 800571e:	2b00      	cmp	r3, #0
 8005720:	d002      	beq.n	8005728 <HAL_RCC_GetSysClockFreq+0x34>
 8005722:	2b04      	cmp	r3, #4
 8005724:	d003      	beq.n	800572e <HAL_RCC_GetSysClockFreq+0x3a>
 8005726:	e0b7      	b.n	8005898 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005728:	4b61      	ldr	r3, [pc, #388]	; (80058b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800572a:	60bb      	str	r3, [r7, #8]
      break;
 800572c:	e0b7      	b.n	800589e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800572e:	4b61      	ldr	r3, [pc, #388]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005730:	60bb      	str	r3, [r7, #8]
      break;
 8005732:	e0b4      	b.n	800589e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005734:	4b5d      	ldr	r3, [pc, #372]	; (80058ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800573c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800573e:	4b5b      	ldr	r3, [pc, #364]	; (80058ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d04d      	beq.n	80057e6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800574a:	4b58      	ldr	r3, [pc, #352]	; (80058ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	099b      	lsrs	r3, r3, #6
 8005750:	461a      	mov	r2, r3
 8005752:	f04f 0300 	mov.w	r3, #0
 8005756:	f240 10ff 	movw	r0, #511	; 0x1ff
 800575a:	f04f 0100 	mov.w	r1, #0
 800575e:	ea02 0800 	and.w	r8, r2, r0
 8005762:	ea03 0901 	and.w	r9, r3, r1
 8005766:	4640      	mov	r0, r8
 8005768:	4649      	mov	r1, r9
 800576a:	f04f 0200 	mov.w	r2, #0
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	014b      	lsls	r3, r1, #5
 8005774:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005778:	0142      	lsls	r2, r0, #5
 800577a:	4610      	mov	r0, r2
 800577c:	4619      	mov	r1, r3
 800577e:	ebb0 0008 	subs.w	r0, r0, r8
 8005782:	eb61 0109 	sbc.w	r1, r1, r9
 8005786:	f04f 0200 	mov.w	r2, #0
 800578a:	f04f 0300 	mov.w	r3, #0
 800578e:	018b      	lsls	r3, r1, #6
 8005790:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005794:	0182      	lsls	r2, r0, #6
 8005796:	1a12      	subs	r2, r2, r0
 8005798:	eb63 0301 	sbc.w	r3, r3, r1
 800579c:	f04f 0000 	mov.w	r0, #0
 80057a0:	f04f 0100 	mov.w	r1, #0
 80057a4:	00d9      	lsls	r1, r3, #3
 80057a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057aa:	00d0      	lsls	r0, r2, #3
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	eb12 0208 	adds.w	r2, r2, r8
 80057b4:	eb43 0309 	adc.w	r3, r3, r9
 80057b8:	f04f 0000 	mov.w	r0, #0
 80057bc:	f04f 0100 	mov.w	r1, #0
 80057c0:	0259      	lsls	r1, r3, #9
 80057c2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80057c6:	0250      	lsls	r0, r2, #9
 80057c8:	4602      	mov	r2, r0
 80057ca:	460b      	mov	r3, r1
 80057cc:	4610      	mov	r0, r2
 80057ce:	4619      	mov	r1, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	461a      	mov	r2, r3
 80057d4:	f04f 0300 	mov.w	r3, #0
 80057d8:	f7fb faa6 	bl	8000d28 <__aeabi_uldivmod>
 80057dc:	4602      	mov	r2, r0
 80057de:	460b      	mov	r3, r1
 80057e0:	4613      	mov	r3, r2
 80057e2:	60fb      	str	r3, [r7, #12]
 80057e4:	e04a      	b.n	800587c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057e6:	4b31      	ldr	r3, [pc, #196]	; (80058ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	099b      	lsrs	r3, r3, #6
 80057ec:	461a      	mov	r2, r3
 80057ee:	f04f 0300 	mov.w	r3, #0
 80057f2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80057f6:	f04f 0100 	mov.w	r1, #0
 80057fa:	ea02 0400 	and.w	r4, r2, r0
 80057fe:	ea03 0501 	and.w	r5, r3, r1
 8005802:	4620      	mov	r0, r4
 8005804:	4629      	mov	r1, r5
 8005806:	f04f 0200 	mov.w	r2, #0
 800580a:	f04f 0300 	mov.w	r3, #0
 800580e:	014b      	lsls	r3, r1, #5
 8005810:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005814:	0142      	lsls	r2, r0, #5
 8005816:	4610      	mov	r0, r2
 8005818:	4619      	mov	r1, r3
 800581a:	1b00      	subs	r0, r0, r4
 800581c:	eb61 0105 	sbc.w	r1, r1, r5
 8005820:	f04f 0200 	mov.w	r2, #0
 8005824:	f04f 0300 	mov.w	r3, #0
 8005828:	018b      	lsls	r3, r1, #6
 800582a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800582e:	0182      	lsls	r2, r0, #6
 8005830:	1a12      	subs	r2, r2, r0
 8005832:	eb63 0301 	sbc.w	r3, r3, r1
 8005836:	f04f 0000 	mov.w	r0, #0
 800583a:	f04f 0100 	mov.w	r1, #0
 800583e:	00d9      	lsls	r1, r3, #3
 8005840:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005844:	00d0      	lsls	r0, r2, #3
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	1912      	adds	r2, r2, r4
 800584c:	eb45 0303 	adc.w	r3, r5, r3
 8005850:	f04f 0000 	mov.w	r0, #0
 8005854:	f04f 0100 	mov.w	r1, #0
 8005858:	0299      	lsls	r1, r3, #10
 800585a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800585e:	0290      	lsls	r0, r2, #10
 8005860:	4602      	mov	r2, r0
 8005862:	460b      	mov	r3, r1
 8005864:	4610      	mov	r0, r2
 8005866:	4619      	mov	r1, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	461a      	mov	r2, r3
 800586c:	f04f 0300 	mov.w	r3, #0
 8005870:	f7fb fa5a 	bl	8000d28 <__aeabi_uldivmod>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4613      	mov	r3, r2
 800587a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800587c:	4b0b      	ldr	r3, [pc, #44]	; (80058ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	0c1b      	lsrs	r3, r3, #16
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	3301      	adds	r3, #1
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	fbb2 f3f3 	udiv	r3, r2, r3
 8005894:	60bb      	str	r3, [r7, #8]
      break;
 8005896:	e002      	b.n	800589e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005898:	4b05      	ldr	r3, [pc, #20]	; (80058b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800589a:	60bb      	str	r3, [r7, #8]
      break;
 800589c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800589e:	68bb      	ldr	r3, [r7, #8]
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80058aa:	bf00      	nop
 80058ac:	40023800 	.word	0x40023800
 80058b0:	00f42400 	.word	0x00f42400
 80058b4:	007a1200 	.word	0x007a1200

080058b8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058bc:	4b03      	ldr	r3, [pc, #12]	; (80058cc <HAL_RCC_GetHCLKFreq+0x14>)
 80058be:	681b      	ldr	r3, [r3, #0]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	20000020 	.word	0x20000020

080058d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058d4:	f7ff fff0 	bl	80058b8 <HAL_RCC_GetHCLKFreq>
 80058d8:	4602      	mov	r2, r0
 80058da:	4b05      	ldr	r3, [pc, #20]	; (80058f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	0a9b      	lsrs	r3, r3, #10
 80058e0:	f003 0307 	and.w	r3, r3, #7
 80058e4:	4903      	ldr	r1, [pc, #12]	; (80058f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058e6:	5ccb      	ldrb	r3, [r1, r3]
 80058e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40023800 	.word	0x40023800
 80058f4:	0800cd60 	.word	0x0800cd60

080058f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058fc:	f7ff ffdc 	bl	80058b8 <HAL_RCC_GetHCLKFreq>
 8005900:	4602      	mov	r2, r0
 8005902:	4b05      	ldr	r3, [pc, #20]	; (8005918 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	0b5b      	lsrs	r3, r3, #13
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	4903      	ldr	r1, [pc, #12]	; (800591c <HAL_RCC_GetPCLK2Freq+0x24>)
 800590e:	5ccb      	ldrb	r3, [r1, r3]
 8005910:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005914:	4618      	mov	r0, r3
 8005916:	bd80      	pop	{r7, pc}
 8005918:	40023800 	.word	0x40023800
 800591c:	0800cd60 	.word	0x0800cd60

08005920 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b088      	sub	sp, #32
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005928:	2300      	movs	r3, #0
 800592a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800592c:	2300      	movs	r3, #0
 800592e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005930:	2300      	movs	r3, #0
 8005932:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005934:	2300      	movs	r3, #0
 8005936:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005938:	2300      	movs	r3, #0
 800593a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	2b00      	cmp	r3, #0
 8005946:	d012      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005948:	4b69      	ldr	r3, [pc, #420]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	4a68      	ldr	r2, [pc, #416]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800594e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005952:	6093      	str	r3, [r2, #8]
 8005954:	4b66      	ldr	r3, [pc, #408]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005956:	689a      	ldr	r2, [r3, #8]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800595c:	4964      	ldr	r1, [pc, #400]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800595e:	4313      	orrs	r3, r2
 8005960:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800596a:	2301      	movs	r3, #1
 800596c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d017      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800597a:	4b5d      	ldr	r3, [pc, #372]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800597c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005980:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005988:	4959      	ldr	r1, [pc, #356]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800598a:	4313      	orrs	r3, r2
 800598c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005994:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005998:	d101      	bne.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800599a:	2301      	movs	r3, #1
 800599c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80059a6:	2301      	movs	r3, #1
 80059a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d017      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059b6:	4b4e      	ldr	r3, [pc, #312]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c4:	494a      	ldr	r1, [pc, #296]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059d4:	d101      	bne.n	80059da <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80059d6:	2301      	movs	r3, #1
 80059d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d101      	bne.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80059e2:	2301      	movs	r3, #1
 80059e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d001      	beq.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80059f2:	2301      	movs	r3, #1
 80059f4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 808b 	beq.w	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a04:	4b3a      	ldr	r3, [pc, #232]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a08:	4a39      	ldr	r2, [pc, #228]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a0e:	6413      	str	r3, [r2, #64]	; 0x40
 8005a10:	4b37      	ldr	r3, [pc, #220]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a18:	60bb      	str	r3, [r7, #8]
 8005a1a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005a1c:	4b35      	ldr	r3, [pc, #212]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a34      	ldr	r2, [pc, #208]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a28:	f7fd fa8c 	bl	8002f44 <HAL_GetTick>
 8005a2c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a2e:	e008      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a30:	f7fd fa88 	bl	8002f44 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	2b64      	cmp	r3, #100	; 0x64
 8005a3c:	d901      	bls.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e357      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a42:	4b2c      	ldr	r3, [pc, #176]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d0f0      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a4e:	4b28      	ldr	r3, [pc, #160]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a56:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d035      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d02e      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a6c:	4b20      	ldr	r3, [pc, #128]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a74:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a76:	4b1e      	ldr	r3, [pc, #120]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a7a:	4a1d      	ldr	r2, [pc, #116]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a80:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a82:	4b1b      	ldr	r3, [pc, #108]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a86:	4a1a      	ldr	r2, [pc, #104]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a8c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005a8e:	4a18      	ldr	r2, [pc, #96]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a94:	4b16      	ldr	r3, [pc, #88]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a98:	f003 0301 	and.w	r3, r3, #1
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d114      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa0:	f7fd fa50 	bl	8002f44 <HAL_GetTick>
 8005aa4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aa6:	e00a      	b.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005aa8:	f7fd fa4c 	bl	8002f44 <HAL_GetTick>
 8005aac:	4602      	mov	r2, r0
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d901      	bls.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e319      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005abe:	4b0c      	ldr	r3, [pc, #48]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac2:	f003 0302 	and.w	r3, r3, #2
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0ee      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ace:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ad2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ad6:	d111      	bne.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005ad8:	4b05      	ldr	r3, [pc, #20]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005ae4:	4b04      	ldr	r3, [pc, #16]	; (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ae6:	400b      	ands	r3, r1
 8005ae8:	4901      	ldr	r1, [pc, #4]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	608b      	str	r3, [r1, #8]
 8005aee:	e00b      	b.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005af0:	40023800 	.word	0x40023800
 8005af4:	40007000 	.word	0x40007000
 8005af8:	0ffffcff 	.word	0x0ffffcff
 8005afc:	4bb1      	ldr	r3, [pc, #708]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	4ab0      	ldr	r2, [pc, #704]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b02:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005b06:	6093      	str	r3, [r2, #8]
 8005b08:	4bae      	ldr	r3, [pc, #696]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b0a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b14:	49ab      	ldr	r1, [pc, #684]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0310 	and.w	r3, r3, #16
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d010      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b26:	4ba7      	ldr	r3, [pc, #668]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b2c:	4aa5      	ldr	r2, [pc, #660]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b32:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005b36:	4ba3      	ldr	r3, [pc, #652]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b38:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b40:	49a0      	ldr	r1, [pc, #640]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00a      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b54:	4b9b      	ldr	r3, [pc, #620]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b5a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b62:	4998      	ldr	r1, [pc, #608]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00a      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b76:	4b93      	ldr	r3, [pc, #588]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b7c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b84:	498f      	ldr	r1, [pc, #572]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d00a      	beq.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b98:	4b8a      	ldr	r3, [pc, #552]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b9e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ba6:	4987      	ldr	r1, [pc, #540]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00a      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005bba:	4b82      	ldr	r3, [pc, #520]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bc0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc8:	497e      	ldr	r1, [pc, #504]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00a      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bdc:	4b79      	ldr	r3, [pc, #484]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005be2:	f023 0203 	bic.w	r2, r3, #3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bea:	4976      	ldr	r1, [pc, #472]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00a      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bfe:	4b71      	ldr	r3, [pc, #452]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c04:	f023 020c 	bic.w	r2, r3, #12
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c0c:	496d      	ldr	r1, [pc, #436]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d00a      	beq.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c20:	4b68      	ldr	r3, [pc, #416]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c26:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c2e:	4965      	ldr	r1, [pc, #404]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d00a      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c42:	4b60      	ldr	r3, [pc, #384]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c48:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c50:	495c      	ldr	r1, [pc, #368]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c52:	4313      	orrs	r3, r2
 8005c54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00a      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c64:	4b57      	ldr	r3, [pc, #348]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c72:	4954      	ldr	r1, [pc, #336]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c74:	4313      	orrs	r3, r2
 8005c76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00a      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005c86:	4b4f      	ldr	r3, [pc, #316]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c8c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c94:	494b      	ldr	r1, [pc, #300]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00a      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005ca8:	4b46      	ldr	r3, [pc, #280]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cae:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cb6:	4943      	ldr	r1, [pc, #268]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00a      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005cca:	4b3e      	ldr	r3, [pc, #248]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cd0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cd8:	493a      	ldr	r1, [pc, #232]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00a      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005cec:	4b35      	ldr	r3, [pc, #212]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cf2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cfa:	4932      	ldr	r1, [pc, #200]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d011      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005d0e:	4b2d      	ldr	r3, [pc, #180]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d14:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d1c:	4929      	ldr	r1, [pc, #164]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d2c:	d101      	bne.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0308 	and.w	r3, r3, #8
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00a      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d4e:	4b1d      	ldr	r3, [pc, #116]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d54:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d5c:	4919      	ldr	r1, [pc, #100]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00b      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d70:	4b14      	ldr	r3, [pc, #80]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d76:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d80:	4910      	ldr	r1, [pc, #64]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d006      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	f000 80d9 	beq.w	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005d9c:	4b09      	ldr	r3, [pc, #36]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a08      	ldr	r2, [pc, #32]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005da2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005da6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005da8:	f7fd f8cc 	bl	8002f44 <HAL_GetTick>
 8005dac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005dae:	e00b      	b.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005db0:	f7fd f8c8 	bl	8002f44 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b64      	cmp	r3, #100	; 0x64
 8005dbc:	d904      	bls.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e197      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005dc2:	bf00      	nop
 8005dc4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005dc8:	4b6c      	ldr	r3, [pc, #432]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d1ed      	bne.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d021      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d11d      	bne.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005de8:	4b64      	ldr	r3, [pc, #400]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dee:	0c1b      	lsrs	r3, r3, #16
 8005df0:	f003 0303 	and.w	r3, r3, #3
 8005df4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005df6:	4b61      	ldr	r3, [pc, #388]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005df8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dfc:	0e1b      	lsrs	r3, r3, #24
 8005dfe:	f003 030f 	and.w	r3, r3, #15
 8005e02:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	019a      	lsls	r2, r3, #6
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	041b      	lsls	r3, r3, #16
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	061b      	lsls	r3, r3, #24
 8005e14:	431a      	orrs	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	071b      	lsls	r3, r3, #28
 8005e1c:	4957      	ldr	r1, [pc, #348]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d004      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e38:	d00a      	beq.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d02e      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e4e:	d129      	bne.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e50:	4b4a      	ldr	r3, [pc, #296]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e56:	0c1b      	lsrs	r3, r3, #16
 8005e58:	f003 0303 	and.w	r3, r3, #3
 8005e5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005e5e:	4b47      	ldr	r3, [pc, #284]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e64:	0f1b      	lsrs	r3, r3, #28
 8005e66:	f003 0307 	and.w	r3, r3, #7
 8005e6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	019a      	lsls	r2, r3, #6
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	041b      	lsls	r3, r3, #16
 8005e76:	431a      	orrs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	061b      	lsls	r3, r3, #24
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	071b      	lsls	r3, r3, #28
 8005e84:	493d      	ldr	r1, [pc, #244]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005e8c:	4b3b      	ldr	r3, [pc, #236]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e92:	f023 021f 	bic.w	r2, r3, #31
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	4937      	ldr	r1, [pc, #220]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d01d      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005eb0:	4b32      	ldr	r3, [pc, #200]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005eb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005eb6:	0e1b      	lsrs	r3, r3, #24
 8005eb8:	f003 030f 	and.w	r3, r3, #15
 8005ebc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ebe:	4b2f      	ldr	r3, [pc, #188]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ec4:	0f1b      	lsrs	r3, r3, #28
 8005ec6:	f003 0307 	and.w	r3, r3, #7
 8005eca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	019a      	lsls	r2, r3, #6
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	041b      	lsls	r3, r3, #16
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	061b      	lsls	r3, r3, #24
 8005ede:	431a      	orrs	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	071b      	lsls	r3, r3, #28
 8005ee4:	4925      	ldr	r1, [pc, #148]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d011      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	019a      	lsls	r2, r3, #6
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	041b      	lsls	r3, r3, #16
 8005f04:	431a      	orrs	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	061b      	lsls	r3, r3, #24
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	071b      	lsls	r3, r3, #28
 8005f14:	4919      	ldr	r1, [pc, #100]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f16:	4313      	orrs	r3, r2
 8005f18:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f1c:	4b17      	ldr	r3, [pc, #92]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a16      	ldr	r2, [pc, #88]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005f26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f28:	f7fd f80c 	bl	8002f44 <HAL_GetTick>
 8005f2c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f2e:	e008      	b.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005f30:	f7fd f808 	bl	8002f44 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b64      	cmp	r3, #100	; 0x64
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e0d7      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f42:	4b0e      	ldr	r3, [pc, #56]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d0f0      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	f040 80cd 	bne.w	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005f56:	4b09      	ldr	r3, [pc, #36]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a08      	ldr	r2, [pc, #32]	; (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f62:	f7fc ffef 	bl	8002f44 <HAL_GetTick>
 8005f66:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f68:	e00a      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f6a:	f7fc ffeb 	bl	8002f44 <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	2b64      	cmp	r3, #100	; 0x64
 8005f76:	d903      	bls.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e0ba      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005f7c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f80:	4b5e      	ldr	r3, [pc, #376]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f8c:	d0ed      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d009      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d02e      	beq.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d12a      	bne.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005fb6:	4b51      	ldr	r3, [pc, #324]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fbc:	0c1b      	lsrs	r3, r3, #16
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005fc4:	4b4d      	ldr	r3, [pc, #308]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fca:	0f1b      	lsrs	r3, r3, #28
 8005fcc:	f003 0307 	and.w	r3, r3, #7
 8005fd0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	019a      	lsls	r2, r3, #6
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	041b      	lsls	r3, r3, #16
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	061b      	lsls	r3, r3, #24
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	071b      	lsls	r3, r3, #28
 8005fea:	4944      	ldr	r1, [pc, #272]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005ff2:	4b42      	ldr	r3, [pc, #264]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ff4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ff8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006000:	3b01      	subs	r3, #1
 8006002:	021b      	lsls	r3, r3, #8
 8006004:	493d      	ldr	r1, [pc, #244]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006006:	4313      	orrs	r3, r2
 8006008:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d022      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800601c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006020:	d11d      	bne.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006022:	4b36      	ldr	r3, [pc, #216]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006024:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006028:	0e1b      	lsrs	r3, r3, #24
 800602a:	f003 030f 	and.w	r3, r3, #15
 800602e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006030:	4b32      	ldr	r3, [pc, #200]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006036:	0f1b      	lsrs	r3, r3, #28
 8006038:	f003 0307 	and.w	r3, r3, #7
 800603c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	019a      	lsls	r2, r3, #6
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	041b      	lsls	r3, r3, #16
 800604a:	431a      	orrs	r2, r3
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	061b      	lsls	r3, r3, #24
 8006050:	431a      	orrs	r2, r3
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	071b      	lsls	r3, r3, #28
 8006056:	4929      	ldr	r1, [pc, #164]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006058:	4313      	orrs	r3, r2
 800605a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0308 	and.w	r3, r3, #8
 8006066:	2b00      	cmp	r3, #0
 8006068:	d028      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800606a:	4b24      	ldr	r3, [pc, #144]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800606c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006070:	0e1b      	lsrs	r3, r3, #24
 8006072:	f003 030f 	and.w	r3, r3, #15
 8006076:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006078:	4b20      	ldr	r3, [pc, #128]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800607a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607e:	0c1b      	lsrs	r3, r3, #16
 8006080:	f003 0303 	and.w	r3, r3, #3
 8006084:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	019a      	lsls	r2, r3, #6
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	041b      	lsls	r3, r3, #16
 8006090:	431a      	orrs	r2, r3
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	061b      	lsls	r3, r3, #24
 8006096:	431a      	orrs	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	071b      	lsls	r3, r3, #28
 800609e:	4917      	ldr	r1, [pc, #92]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80060a6:	4b15      	ldr	r3, [pc, #84]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b4:	4911      	ldr	r1, [pc, #68]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80060bc:	4b0f      	ldr	r3, [pc, #60]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a0e      	ldr	r2, [pc, #56]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060c8:	f7fc ff3c 	bl	8002f44 <HAL_GetTick>
 80060cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060ce:	e008      	b.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80060d0:	f7fc ff38 	bl	8002f44 <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b64      	cmp	r3, #100	; 0x64
 80060dc:	d901      	bls.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e007      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060e2:	4b06      	ldr	r3, [pc, #24]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80060ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060ee:	d1ef      	bne.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3720      	adds	r7, #32
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	40023800 	.word	0x40023800

08006100 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b082      	sub	sp, #8
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d101      	bne.n	8006112 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e049      	b.n	80061a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	d106      	bne.n	800612c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f7fc fc46 	bl	80029b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2202      	movs	r2, #2
 8006130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	3304      	adds	r3, #4
 800613c:	4619      	mov	r1, r3
 800613e:	4610      	mov	r0, r2
 8006140:	f000 fd30 	bl	8006ba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3708      	adds	r7, #8
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
	...

080061b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d001      	beq.n	80061c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	e054      	b.n	8006272 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68da      	ldr	r2, [r3, #12]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f042 0201 	orr.w	r2, r2, #1
 80061de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a26      	ldr	r2, [pc, #152]	; (8006280 <HAL_TIM_Base_Start_IT+0xd0>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d022      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0x80>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061f2:	d01d      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0x80>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a22      	ldr	r2, [pc, #136]	; (8006284 <HAL_TIM_Base_Start_IT+0xd4>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d018      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0x80>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a21      	ldr	r2, [pc, #132]	; (8006288 <HAL_TIM_Base_Start_IT+0xd8>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d013      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0x80>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a1f      	ldr	r2, [pc, #124]	; (800628c <HAL_TIM_Base_Start_IT+0xdc>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d00e      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0x80>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a1e      	ldr	r2, [pc, #120]	; (8006290 <HAL_TIM_Base_Start_IT+0xe0>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d009      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0x80>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a1c      	ldr	r2, [pc, #112]	; (8006294 <HAL_TIM_Base_Start_IT+0xe4>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d004      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0x80>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a1b      	ldr	r2, [pc, #108]	; (8006298 <HAL_TIM_Base_Start_IT+0xe8>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d115      	bne.n	800625c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689a      	ldr	r2, [r3, #8]
 8006236:	4b19      	ldr	r3, [pc, #100]	; (800629c <HAL_TIM_Base_Start_IT+0xec>)
 8006238:	4013      	ands	r3, r2
 800623a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2b06      	cmp	r3, #6
 8006240:	d015      	beq.n	800626e <HAL_TIM_Base_Start_IT+0xbe>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006248:	d011      	beq.n	800626e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f042 0201 	orr.w	r2, r2, #1
 8006258:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800625a:	e008      	b.n	800626e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f042 0201 	orr.w	r2, r2, #1
 800626a:	601a      	str	r2, [r3, #0]
 800626c:	e000      	b.n	8006270 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800626e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3714      	adds	r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	40010000 	.word	0x40010000
 8006284:	40000400 	.word	0x40000400
 8006288:	40000800 	.word	0x40000800
 800628c:	40000c00 	.word	0x40000c00
 8006290:	40010400 	.word	0x40010400
 8006294:	40014000 	.word	0x40014000
 8006298:	40001800 	.word	0x40001800
 800629c:	00010007 	.word	0x00010007

080062a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b082      	sub	sp, #8
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e049      	b.n	8006346 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d106      	bne.n	80062cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 f841 	bl	800634e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2202      	movs	r2, #2
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	3304      	adds	r3, #4
 80062dc:	4619      	mov	r1, r3
 80062de:	4610      	mov	r0, r2
 80062e0:	f000 fc60 	bl	8006ba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3708      	adds	r7, #8
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800634e:	b480      	push	{r7}
 8006350:	b083      	sub	sp, #12
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006356:	bf00      	nop
 8006358:	370c      	adds	r7, #12
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
	...

08006364 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d109      	bne.n	8006388 <HAL_TIM_PWM_Start+0x24>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800637a:	b2db      	uxtb	r3, r3
 800637c:	2b01      	cmp	r3, #1
 800637e:	bf14      	ite	ne
 8006380:	2301      	movne	r3, #1
 8006382:	2300      	moveq	r3, #0
 8006384:	b2db      	uxtb	r3, r3
 8006386:	e03c      	b.n	8006402 <HAL_TIM_PWM_Start+0x9e>
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	2b04      	cmp	r3, #4
 800638c:	d109      	bne.n	80063a2 <HAL_TIM_PWM_Start+0x3e>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006394:	b2db      	uxtb	r3, r3
 8006396:	2b01      	cmp	r3, #1
 8006398:	bf14      	ite	ne
 800639a:	2301      	movne	r3, #1
 800639c:	2300      	moveq	r3, #0
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	e02f      	b.n	8006402 <HAL_TIM_PWM_Start+0x9e>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	2b08      	cmp	r3, #8
 80063a6:	d109      	bne.n	80063bc <HAL_TIM_PWM_Start+0x58>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	bf14      	ite	ne
 80063b4:	2301      	movne	r3, #1
 80063b6:	2300      	moveq	r3, #0
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	e022      	b.n	8006402 <HAL_TIM_PWM_Start+0x9e>
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	2b0c      	cmp	r3, #12
 80063c0:	d109      	bne.n	80063d6 <HAL_TIM_PWM_Start+0x72>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	bf14      	ite	ne
 80063ce:	2301      	movne	r3, #1
 80063d0:	2300      	moveq	r3, #0
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	e015      	b.n	8006402 <HAL_TIM_PWM_Start+0x9e>
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	2b10      	cmp	r3, #16
 80063da:	d109      	bne.n	80063f0 <HAL_TIM_PWM_Start+0x8c>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	bf14      	ite	ne
 80063e8:	2301      	movne	r3, #1
 80063ea:	2300      	moveq	r3, #0
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	e008      	b.n	8006402 <HAL_TIM_PWM_Start+0x9e>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	bf14      	ite	ne
 80063fc:	2301      	movne	r3, #1
 80063fe:	2300      	moveq	r3, #0
 8006400:	b2db      	uxtb	r3, r3
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e092      	b.n	8006530 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d104      	bne.n	800641a <HAL_TIM_PWM_Start+0xb6>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006418:	e023      	b.n	8006462 <HAL_TIM_PWM_Start+0xfe>
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b04      	cmp	r3, #4
 800641e:	d104      	bne.n	800642a <HAL_TIM_PWM_Start+0xc6>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2202      	movs	r2, #2
 8006424:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006428:	e01b      	b.n	8006462 <HAL_TIM_PWM_Start+0xfe>
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	2b08      	cmp	r3, #8
 800642e:	d104      	bne.n	800643a <HAL_TIM_PWM_Start+0xd6>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2202      	movs	r2, #2
 8006434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006438:	e013      	b.n	8006462 <HAL_TIM_PWM_Start+0xfe>
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b0c      	cmp	r3, #12
 800643e:	d104      	bne.n	800644a <HAL_TIM_PWM_Start+0xe6>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006448:	e00b      	b.n	8006462 <HAL_TIM_PWM_Start+0xfe>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b10      	cmp	r3, #16
 800644e:	d104      	bne.n	800645a <HAL_TIM_PWM_Start+0xf6>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006458:	e003      	b.n	8006462 <HAL_TIM_PWM_Start+0xfe>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2202      	movs	r2, #2
 800645e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2201      	movs	r2, #1
 8006468:	6839      	ldr	r1, [r7, #0]
 800646a:	4618      	mov	r0, r3
 800646c:	f000 ff32 	bl	80072d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a30      	ldr	r2, [pc, #192]	; (8006538 <HAL_TIM_PWM_Start+0x1d4>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d004      	beq.n	8006484 <HAL_TIM_PWM_Start+0x120>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a2f      	ldr	r2, [pc, #188]	; (800653c <HAL_TIM_PWM_Start+0x1d8>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d101      	bne.n	8006488 <HAL_TIM_PWM_Start+0x124>
 8006484:	2301      	movs	r3, #1
 8006486:	e000      	b.n	800648a <HAL_TIM_PWM_Start+0x126>
 8006488:	2300      	movs	r3, #0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d007      	beq.n	800649e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800649c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a25      	ldr	r2, [pc, #148]	; (8006538 <HAL_TIM_PWM_Start+0x1d4>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d022      	beq.n	80064ee <HAL_TIM_PWM_Start+0x18a>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064b0:	d01d      	beq.n	80064ee <HAL_TIM_PWM_Start+0x18a>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a22      	ldr	r2, [pc, #136]	; (8006540 <HAL_TIM_PWM_Start+0x1dc>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d018      	beq.n	80064ee <HAL_TIM_PWM_Start+0x18a>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a20      	ldr	r2, [pc, #128]	; (8006544 <HAL_TIM_PWM_Start+0x1e0>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d013      	beq.n	80064ee <HAL_TIM_PWM_Start+0x18a>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a1f      	ldr	r2, [pc, #124]	; (8006548 <HAL_TIM_PWM_Start+0x1e4>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d00e      	beq.n	80064ee <HAL_TIM_PWM_Start+0x18a>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a19      	ldr	r2, [pc, #100]	; (800653c <HAL_TIM_PWM_Start+0x1d8>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d009      	beq.n	80064ee <HAL_TIM_PWM_Start+0x18a>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a1b      	ldr	r2, [pc, #108]	; (800654c <HAL_TIM_PWM_Start+0x1e8>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d004      	beq.n	80064ee <HAL_TIM_PWM_Start+0x18a>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a19      	ldr	r2, [pc, #100]	; (8006550 <HAL_TIM_PWM_Start+0x1ec>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d115      	bne.n	800651a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	689a      	ldr	r2, [r3, #8]
 80064f4:	4b17      	ldr	r3, [pc, #92]	; (8006554 <HAL_TIM_PWM_Start+0x1f0>)
 80064f6:	4013      	ands	r3, r2
 80064f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2b06      	cmp	r3, #6
 80064fe:	d015      	beq.n	800652c <HAL_TIM_PWM_Start+0x1c8>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006506:	d011      	beq.n	800652c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0201 	orr.w	r2, r2, #1
 8006516:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006518:	e008      	b.n	800652c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f042 0201 	orr.w	r2, r2, #1
 8006528:	601a      	str	r2, [r3, #0]
 800652a:	e000      	b.n	800652e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800652c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	40010000 	.word	0x40010000
 800653c:	40010400 	.word	0x40010400
 8006540:	40000400 	.word	0x40000400
 8006544:	40000800 	.word	0x40000800
 8006548:	40000c00 	.word	0x40000c00
 800654c:	40014000 	.word	0x40014000
 8006550:	40001800 	.word	0x40001800
 8006554:	00010007 	.word	0x00010007

08006558 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	f003 0302 	and.w	r3, r3, #2
 800656a:	2b02      	cmp	r3, #2
 800656c:	d122      	bne.n	80065b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b02      	cmp	r3, #2
 800657a:	d11b      	bne.n	80065b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f06f 0202 	mvn.w	r2, #2
 8006584:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2201      	movs	r2, #1
 800658a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	f003 0303 	and.w	r3, r3, #3
 8006596:	2b00      	cmp	r3, #0
 8006598:	d003      	beq.n	80065a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 fae4 	bl	8006b68 <HAL_TIM_IC_CaptureCallback>
 80065a0:	e005      	b.n	80065ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 fad6 	bl	8006b54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 fae7 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	f003 0304 	and.w	r3, r3, #4
 80065be:	2b04      	cmp	r3, #4
 80065c0:	d122      	bne.n	8006608 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	f003 0304 	and.w	r3, r3, #4
 80065cc:	2b04      	cmp	r3, #4
 80065ce:	d11b      	bne.n	8006608 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f06f 0204 	mvn.w	r2, #4
 80065d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2202      	movs	r2, #2
 80065de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d003      	beq.n	80065f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 faba 	bl	8006b68 <HAL_TIM_IC_CaptureCallback>
 80065f4:	e005      	b.n	8006602 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 faac 	bl	8006b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 fabd 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	f003 0308 	and.w	r3, r3, #8
 8006612:	2b08      	cmp	r3, #8
 8006614:	d122      	bne.n	800665c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f003 0308 	and.w	r3, r3, #8
 8006620:	2b08      	cmp	r3, #8
 8006622:	d11b      	bne.n	800665c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f06f 0208 	mvn.w	r2, #8
 800662c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2204      	movs	r2, #4
 8006632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	f003 0303 	and.w	r3, r3, #3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d003      	beq.n	800664a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 fa90 	bl	8006b68 <HAL_TIM_IC_CaptureCallback>
 8006648:	e005      	b.n	8006656 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 fa82 	bl	8006b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 fa93 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	f003 0310 	and.w	r3, r3, #16
 8006666:	2b10      	cmp	r3, #16
 8006668:	d122      	bne.n	80066b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	f003 0310 	and.w	r3, r3, #16
 8006674:	2b10      	cmp	r3, #16
 8006676:	d11b      	bne.n	80066b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f06f 0210 	mvn.w	r2, #16
 8006680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2208      	movs	r2, #8
 8006686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	69db      	ldr	r3, [r3, #28]
 800668e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006692:	2b00      	cmp	r3, #0
 8006694:	d003      	beq.n	800669e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 fa66 	bl	8006b68 <HAL_TIM_IC_CaptureCallback>
 800669c:	e005      	b.n	80066aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 fa58 	bl	8006b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 fa69 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d10e      	bne.n	80066dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	f003 0301 	and.w	r3, r3, #1
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d107      	bne.n	80066dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f06f 0201 	mvn.w	r2, #1
 80066d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7fc f81c 	bl	8002714 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	691b      	ldr	r3, [r3, #16]
 80066e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066e6:	2b80      	cmp	r3, #128	; 0x80
 80066e8:	d10e      	bne.n	8006708 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f4:	2b80      	cmp	r3, #128	; 0x80
 80066f6:	d107      	bne.n	8006708 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fea4 	bl	8007450 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006716:	d10e      	bne.n	8006736 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006722:	2b80      	cmp	r3, #128	; 0x80
 8006724:	d107      	bne.n	8006736 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800672e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 fe97 	bl	8007464 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006740:	2b40      	cmp	r3, #64	; 0x40
 8006742:	d10e      	bne.n	8006762 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800674e:	2b40      	cmp	r3, #64	; 0x40
 8006750:	d107      	bne.n	8006762 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800675a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 fa17 	bl	8006b90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	f003 0320 	and.w	r3, r3, #32
 800676c:	2b20      	cmp	r3, #32
 800676e:	d10e      	bne.n	800678e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	f003 0320 	and.w	r3, r3, #32
 800677a:	2b20      	cmp	r3, #32
 800677c:	d107      	bne.n	800678e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f06f 0220 	mvn.w	r2, #32
 8006786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f000 fe57 	bl	800743c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800678e:	bf00      	nop
 8006790:	3708      	adds	r7, #8
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
	...

08006798 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b086      	sub	sp, #24
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067a4:	2300      	movs	r3, #0
 80067a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d101      	bne.n	80067b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80067b2:	2302      	movs	r3, #2
 80067b4:	e0ff      	b.n	80069b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2b14      	cmp	r3, #20
 80067c2:	f200 80f0 	bhi.w	80069a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80067c6:	a201      	add	r2, pc, #4	; (adr r2, 80067cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80067c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067cc:	08006821 	.word	0x08006821
 80067d0:	080069a7 	.word	0x080069a7
 80067d4:	080069a7 	.word	0x080069a7
 80067d8:	080069a7 	.word	0x080069a7
 80067dc:	08006861 	.word	0x08006861
 80067e0:	080069a7 	.word	0x080069a7
 80067e4:	080069a7 	.word	0x080069a7
 80067e8:	080069a7 	.word	0x080069a7
 80067ec:	080068a3 	.word	0x080068a3
 80067f0:	080069a7 	.word	0x080069a7
 80067f4:	080069a7 	.word	0x080069a7
 80067f8:	080069a7 	.word	0x080069a7
 80067fc:	080068e3 	.word	0x080068e3
 8006800:	080069a7 	.word	0x080069a7
 8006804:	080069a7 	.word	0x080069a7
 8006808:	080069a7 	.word	0x080069a7
 800680c:	08006925 	.word	0x08006925
 8006810:	080069a7 	.word	0x080069a7
 8006814:	080069a7 	.word	0x080069a7
 8006818:	080069a7 	.word	0x080069a7
 800681c:	08006965 	.word	0x08006965
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68b9      	ldr	r1, [r7, #8]
 8006826:	4618      	mov	r0, r3
 8006828:	f000 fa5c 	bl	8006ce4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	699a      	ldr	r2, [r3, #24]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f042 0208 	orr.w	r2, r2, #8
 800683a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	699a      	ldr	r2, [r3, #24]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f022 0204 	bic.w	r2, r2, #4
 800684a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6999      	ldr	r1, [r3, #24]
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	691a      	ldr	r2, [r3, #16]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	619a      	str	r2, [r3, #24]
      break;
 800685e:	e0a5      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68b9      	ldr	r1, [r7, #8]
 8006866:	4618      	mov	r0, r3
 8006868:	f000 faae 	bl	8006dc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	699a      	ldr	r2, [r3, #24]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800687a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	699a      	ldr	r2, [r3, #24]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800688a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6999      	ldr	r1, [r3, #24]
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	021a      	lsls	r2, r3, #8
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	430a      	orrs	r2, r1
 800689e:	619a      	str	r2, [r3, #24]
      break;
 80068a0:	e084      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	68b9      	ldr	r1, [r7, #8]
 80068a8:	4618      	mov	r0, r3
 80068aa:	f000 fb05 	bl	8006eb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	69da      	ldr	r2, [r3, #28]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f042 0208 	orr.w	r2, r2, #8
 80068bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	69da      	ldr	r2, [r3, #28]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f022 0204 	bic.w	r2, r2, #4
 80068cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	69d9      	ldr	r1, [r3, #28]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	691a      	ldr	r2, [r3, #16]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	430a      	orrs	r2, r1
 80068de:	61da      	str	r2, [r3, #28]
      break;
 80068e0:	e064      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68b9      	ldr	r1, [r7, #8]
 80068e8:	4618      	mov	r0, r3
 80068ea:	f000 fb5b 	bl	8006fa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	69da      	ldr	r2, [r3, #28]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69da      	ldr	r2, [r3, #28]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800690c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	69d9      	ldr	r1, [r3, #28]
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	021a      	lsls	r2, r3, #8
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	61da      	str	r2, [r3, #28]
      break;
 8006922:	e043      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68b9      	ldr	r1, [r7, #8]
 800692a:	4618      	mov	r0, r3
 800692c:	f000 fb92 	bl	8007054 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f042 0208 	orr.w	r2, r2, #8
 800693e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f022 0204 	bic.w	r2, r2, #4
 800694e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	691a      	ldr	r2, [r3, #16]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	430a      	orrs	r2, r1
 8006960:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006962:	e023      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68b9      	ldr	r1, [r7, #8]
 800696a:	4618      	mov	r0, r3
 800696c:	f000 fbc4 	bl	80070f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800697e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800698e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	021a      	lsls	r2, r3, #8
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80069a4:	e002      	b.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	75fb      	strb	r3, [r7, #23]
      break;
 80069aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3718      	adds	r7, #24
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop

080069c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069ca:	2300      	movs	r3, #0
 80069cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d101      	bne.n	80069dc <HAL_TIM_ConfigClockSource+0x1c>
 80069d8:	2302      	movs	r3, #2
 80069da:	e0b4      	b.n	8006b46 <HAL_TIM_ConfigClockSource+0x186>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2202      	movs	r2, #2
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069f4:	68ba      	ldr	r2, [r7, #8]
 80069f6:	4b56      	ldr	r3, [pc, #344]	; (8006b50 <HAL_TIM_ConfigClockSource+0x190>)
 80069f8:	4013      	ands	r3, r2
 80069fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68ba      	ldr	r2, [r7, #8]
 8006a0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a14:	d03e      	beq.n	8006a94 <HAL_TIM_ConfigClockSource+0xd4>
 8006a16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a1a:	f200 8087 	bhi.w	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a22:	f000 8086 	beq.w	8006b32 <HAL_TIM_ConfigClockSource+0x172>
 8006a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a2a:	d87f      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a2c:	2b70      	cmp	r3, #112	; 0x70
 8006a2e:	d01a      	beq.n	8006a66 <HAL_TIM_ConfigClockSource+0xa6>
 8006a30:	2b70      	cmp	r3, #112	; 0x70
 8006a32:	d87b      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a34:	2b60      	cmp	r3, #96	; 0x60
 8006a36:	d050      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x11a>
 8006a38:	2b60      	cmp	r3, #96	; 0x60
 8006a3a:	d877      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a3c:	2b50      	cmp	r3, #80	; 0x50
 8006a3e:	d03c      	beq.n	8006aba <HAL_TIM_ConfigClockSource+0xfa>
 8006a40:	2b50      	cmp	r3, #80	; 0x50
 8006a42:	d873      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a44:	2b40      	cmp	r3, #64	; 0x40
 8006a46:	d058      	beq.n	8006afa <HAL_TIM_ConfigClockSource+0x13a>
 8006a48:	2b40      	cmp	r3, #64	; 0x40
 8006a4a:	d86f      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a4c:	2b30      	cmp	r3, #48	; 0x30
 8006a4e:	d064      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0x15a>
 8006a50:	2b30      	cmp	r3, #48	; 0x30
 8006a52:	d86b      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a54:	2b20      	cmp	r3, #32
 8006a56:	d060      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0x15a>
 8006a58:	2b20      	cmp	r3, #32
 8006a5a:	d867      	bhi.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d05c      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0x15a>
 8006a60:	2b10      	cmp	r3, #16
 8006a62:	d05a      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0x15a>
 8006a64:	e062      	b.n	8006b2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6818      	ldr	r0, [r3, #0]
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	6899      	ldr	r1, [r3, #8]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	f000 fc0d 	bl	8007294 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	609a      	str	r2, [r3, #8]
      break;
 8006a92:	e04f      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6818      	ldr	r0, [r3, #0]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	6899      	ldr	r1, [r3, #8]
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	f000 fbf6 	bl	8007294 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	689a      	ldr	r2, [r3, #8]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ab6:	609a      	str	r2, [r3, #8]
      break;
 8006ab8:	e03c      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	6859      	ldr	r1, [r3, #4]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	f000 fb6a 	bl	80071a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2150      	movs	r1, #80	; 0x50
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 fbc3 	bl	800725e <TIM_ITRx_SetConfig>
      break;
 8006ad8:	e02c      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6818      	ldr	r0, [r3, #0]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	6859      	ldr	r1, [r3, #4]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	f000 fb89 	bl	80071fe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2160      	movs	r1, #96	; 0x60
 8006af2:	4618      	mov	r0, r3
 8006af4:	f000 fbb3 	bl	800725e <TIM_ITRx_SetConfig>
      break;
 8006af8:	e01c      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6818      	ldr	r0, [r3, #0]
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	6859      	ldr	r1, [r3, #4]
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	461a      	mov	r2, r3
 8006b08:	f000 fb4a 	bl	80071a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2140      	movs	r1, #64	; 0x40
 8006b12:	4618      	mov	r0, r3
 8006b14:	f000 fba3 	bl	800725e <TIM_ITRx_SetConfig>
      break;
 8006b18:	e00c      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4619      	mov	r1, r3
 8006b24:	4610      	mov	r0, r2
 8006b26:	f000 fb9a 	bl	800725e <TIM_ITRx_SetConfig>
      break;
 8006b2a:	e003      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b30:	e000      	b.n	8006b34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	fffeff88 	.word	0xfffeff88

08006b54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b84:	bf00      	nop
 8006b86:	370c      	adds	r7, #12
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a40      	ldr	r2, [pc, #256]	; (8006cb8 <TIM_Base_SetConfig+0x114>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d013      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bc2:	d00f      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a3d      	ldr	r2, [pc, #244]	; (8006cbc <TIM_Base_SetConfig+0x118>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d00b      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a3c      	ldr	r2, [pc, #240]	; (8006cc0 <TIM_Base_SetConfig+0x11c>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d007      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a3b      	ldr	r2, [pc, #236]	; (8006cc4 <TIM_Base_SetConfig+0x120>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d003      	beq.n	8006be4 <TIM_Base_SetConfig+0x40>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a3a      	ldr	r2, [pc, #232]	; (8006cc8 <TIM_Base_SetConfig+0x124>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d108      	bne.n	8006bf6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a2f      	ldr	r2, [pc, #188]	; (8006cb8 <TIM_Base_SetConfig+0x114>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d02b      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c04:	d027      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a2c      	ldr	r2, [pc, #176]	; (8006cbc <TIM_Base_SetConfig+0x118>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d023      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a2b      	ldr	r2, [pc, #172]	; (8006cc0 <TIM_Base_SetConfig+0x11c>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d01f      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a2a      	ldr	r2, [pc, #168]	; (8006cc4 <TIM_Base_SetConfig+0x120>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d01b      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a29      	ldr	r2, [pc, #164]	; (8006cc8 <TIM_Base_SetConfig+0x124>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d017      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a28      	ldr	r2, [pc, #160]	; (8006ccc <TIM_Base_SetConfig+0x128>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d013      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a27      	ldr	r2, [pc, #156]	; (8006cd0 <TIM_Base_SetConfig+0x12c>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d00f      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a26      	ldr	r2, [pc, #152]	; (8006cd4 <TIM_Base_SetConfig+0x130>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d00b      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a25      	ldr	r2, [pc, #148]	; (8006cd8 <TIM_Base_SetConfig+0x134>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d007      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a24      	ldr	r2, [pc, #144]	; (8006cdc <TIM_Base_SetConfig+0x138>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d003      	beq.n	8006c56 <TIM_Base_SetConfig+0xb2>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a23      	ldr	r2, [pc, #140]	; (8006ce0 <TIM_Base_SetConfig+0x13c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d108      	bne.n	8006c68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	4313      	orrs	r3, r2
 8006c74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a0a      	ldr	r2, [pc, #40]	; (8006cb8 <TIM_Base_SetConfig+0x114>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d003      	beq.n	8006c9c <TIM_Base_SetConfig+0xf8>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a0c      	ldr	r2, [pc, #48]	; (8006cc8 <TIM_Base_SetConfig+0x124>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d103      	bne.n	8006ca4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	691a      	ldr	r2, [r3, #16]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	615a      	str	r2, [r3, #20]
}
 8006caa:	bf00      	nop
 8006cac:	3714      	adds	r7, #20
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr
 8006cb6:	bf00      	nop
 8006cb8:	40010000 	.word	0x40010000
 8006cbc:	40000400 	.word	0x40000400
 8006cc0:	40000800 	.word	0x40000800
 8006cc4:	40000c00 	.word	0x40000c00
 8006cc8:	40010400 	.word	0x40010400
 8006ccc:	40014000 	.word	0x40014000
 8006cd0:	40014400 	.word	0x40014400
 8006cd4:	40014800 	.word	0x40014800
 8006cd8:	40001800 	.word	0x40001800
 8006cdc:	40001c00 	.word	0x40001c00
 8006ce0:	40002000 	.word	0x40002000

08006ce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	f023 0201 	bic.w	r2, r3, #1
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a1b      	ldr	r3, [r3, #32]
 8006cfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	4b2b      	ldr	r3, [pc, #172]	; (8006dbc <TIM_OC1_SetConfig+0xd8>)
 8006d10:	4013      	ands	r3, r2
 8006d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f023 0303 	bic.w	r3, r3, #3
 8006d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	f023 0302 	bic.w	r3, r3, #2
 8006d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a21      	ldr	r2, [pc, #132]	; (8006dc0 <TIM_OC1_SetConfig+0xdc>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d003      	beq.n	8006d48 <TIM_OC1_SetConfig+0x64>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a20      	ldr	r2, [pc, #128]	; (8006dc4 <TIM_OC1_SetConfig+0xe0>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d10c      	bne.n	8006d62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	f023 0308 	bic.w	r3, r3, #8
 8006d4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	697a      	ldr	r2, [r7, #20]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f023 0304 	bic.w	r3, r3, #4
 8006d60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a16      	ldr	r2, [pc, #88]	; (8006dc0 <TIM_OC1_SetConfig+0xdc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_OC1_SetConfig+0x8e>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a15      	ldr	r2, [pc, #84]	; (8006dc4 <TIM_OC1_SetConfig+0xe0>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d111      	bne.n	8006d96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	695b      	ldr	r3, [r3, #20]
 8006d86:	693a      	ldr	r2, [r7, #16]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	693a      	ldr	r2, [r7, #16]
 8006d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68fa      	ldr	r2, [r7, #12]
 8006da0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	685a      	ldr	r2, [r3, #4]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	621a      	str	r2, [r3, #32]
}
 8006db0:	bf00      	nop
 8006db2:	371c      	adds	r7, #28
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr
 8006dbc:	fffeff8f 	.word	0xfffeff8f
 8006dc0:	40010000 	.word	0x40010000
 8006dc4:	40010400 	.word	0x40010400

08006dc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	f023 0210 	bic.w	r2, r3, #16
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006df0:	68fa      	ldr	r2, [r7, #12]
 8006df2:	4b2e      	ldr	r3, [pc, #184]	; (8006eac <TIM_OC2_SetConfig+0xe4>)
 8006df4:	4013      	ands	r3, r2
 8006df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	f023 0320 	bic.w	r3, r3, #32
 8006e12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	011b      	lsls	r3, r3, #4
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a23      	ldr	r2, [pc, #140]	; (8006eb0 <TIM_OC2_SetConfig+0xe8>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d003      	beq.n	8006e30 <TIM_OC2_SetConfig+0x68>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a22      	ldr	r2, [pc, #136]	; (8006eb4 <TIM_OC2_SetConfig+0xec>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d10d      	bne.n	8006e4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	011b      	lsls	r3, r3, #4
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a18      	ldr	r2, [pc, #96]	; (8006eb0 <TIM_OC2_SetConfig+0xe8>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d003      	beq.n	8006e5c <TIM_OC2_SetConfig+0x94>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a17      	ldr	r2, [pc, #92]	; (8006eb4 <TIM_OC2_SetConfig+0xec>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d113      	bne.n	8006e84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	693a      	ldr	r2, [r7, #16]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685a      	ldr	r2, [r3, #4]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	621a      	str	r2, [r3, #32]
}
 8006e9e:	bf00      	nop
 8006ea0:	371c      	adds	r7, #28
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	feff8fff 	.word	0xfeff8fff
 8006eb0:	40010000 	.word	0x40010000
 8006eb4:	40010400 	.word	0x40010400

08006eb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
 8006ec6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	69db      	ldr	r3, [r3, #28]
 8006ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	4b2d      	ldr	r3, [pc, #180]	; (8006f98 <TIM_OC3_SetConfig+0xe0>)
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f023 0303 	bic.w	r3, r3, #3
 8006eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	021b      	lsls	r3, r3, #8
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a22      	ldr	r2, [pc, #136]	; (8006f9c <TIM_OC3_SetConfig+0xe4>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d003      	beq.n	8006f1e <TIM_OC3_SetConfig+0x66>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a21      	ldr	r2, [pc, #132]	; (8006fa0 <TIM_OC3_SetConfig+0xe8>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d10d      	bne.n	8006f3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	021b      	lsls	r3, r3, #8
 8006f2c:	697a      	ldr	r2, [r7, #20]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a17      	ldr	r2, [pc, #92]	; (8006f9c <TIM_OC3_SetConfig+0xe4>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d003      	beq.n	8006f4a <TIM_OC3_SetConfig+0x92>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a16      	ldr	r2, [pc, #88]	; (8006fa0 <TIM_OC3_SetConfig+0xe8>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d113      	bne.n	8006f72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	011b      	lsls	r3, r3, #4
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	011b      	lsls	r3, r3, #4
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685a      	ldr	r2, [r3, #4]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	621a      	str	r2, [r3, #32]
}
 8006f8c:	bf00      	nop
 8006f8e:	371c      	adds	r7, #28
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr
 8006f98:	fffeff8f 	.word	0xfffeff8f
 8006f9c:	40010000 	.word	0x40010000
 8006fa0:	40010400 	.word	0x40010400

08006fa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b087      	sub	sp, #28
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a1b      	ldr	r3, [r3, #32]
 8006fbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	4b1e      	ldr	r3, [pc, #120]	; (8007048 <TIM_OC4_SetConfig+0xa4>)
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	021b      	lsls	r3, r3, #8
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006fee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	031b      	lsls	r3, r3, #12
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a13      	ldr	r2, [pc, #76]	; (800704c <TIM_OC4_SetConfig+0xa8>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d003      	beq.n	800700c <TIM_OC4_SetConfig+0x68>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a12      	ldr	r2, [pc, #72]	; (8007050 <TIM_OC4_SetConfig+0xac>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d109      	bne.n	8007020 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007012:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	695b      	ldr	r3, [r3, #20]
 8007018:	019b      	lsls	r3, r3, #6
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	4313      	orrs	r3, r2
 800701e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	68fa      	ldr	r2, [r7, #12]
 800702a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	621a      	str	r2, [r3, #32]
}
 800703a:	bf00      	nop
 800703c:	371c      	adds	r7, #28
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr
 8007046:	bf00      	nop
 8007048:	feff8fff 	.word	0xfeff8fff
 800704c:	40010000 	.word	0x40010000
 8007050:	40010400 	.word	0x40010400

08007054 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007054:	b480      	push	{r7}
 8007056:	b087      	sub	sp, #28
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800707a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	4b1b      	ldr	r3, [pc, #108]	; (80070ec <TIM_OC5_SetConfig+0x98>)
 8007080:	4013      	ands	r3, r2
 8007082:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68fa      	ldr	r2, [r7, #12]
 800708a:	4313      	orrs	r3, r2
 800708c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007094:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	041b      	lsls	r3, r3, #16
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a12      	ldr	r2, [pc, #72]	; (80070f0 <TIM_OC5_SetConfig+0x9c>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d003      	beq.n	80070b2 <TIM_OC5_SetConfig+0x5e>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a11      	ldr	r2, [pc, #68]	; (80070f4 <TIM_OC5_SetConfig+0xa0>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d109      	bne.n	80070c6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	021b      	lsls	r3, r3, #8
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	621a      	str	r2, [r3, #32]
}
 80070e0:	bf00      	nop
 80070e2:	371c      	adds	r7, #28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	fffeff8f 	.word	0xfffeff8f
 80070f0:	40010000 	.word	0x40010000
 80070f4:	40010400 	.word	0x40010400

080070f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	4b1c      	ldr	r3, [pc, #112]	; (8007194 <TIM_OC6_SetConfig+0x9c>)
 8007124:	4013      	ands	r3, r2
 8007126:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	021b      	lsls	r3, r3, #8
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	4313      	orrs	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800713a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	051b      	lsls	r3, r3, #20
 8007142:	693a      	ldr	r2, [r7, #16]
 8007144:	4313      	orrs	r3, r2
 8007146:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a13      	ldr	r2, [pc, #76]	; (8007198 <TIM_OC6_SetConfig+0xa0>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d003      	beq.n	8007158 <TIM_OC6_SetConfig+0x60>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a12      	ldr	r2, [pc, #72]	; (800719c <TIM_OC6_SetConfig+0xa4>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d109      	bne.n	800716c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800715e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	695b      	ldr	r3, [r3, #20]
 8007164:	029b      	lsls	r3, r3, #10
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	4313      	orrs	r3, r2
 800716a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	685a      	ldr	r2, [r3, #4]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	621a      	str	r2, [r3, #32]
}
 8007186:	bf00      	nop
 8007188:	371c      	adds	r7, #28
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	feff8fff 	.word	0xfeff8fff
 8007198:	40010000 	.word	0x40010000
 800719c:	40010400 	.word	0x40010400

080071a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b087      	sub	sp, #28
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6a1b      	ldr	r3, [r3, #32]
 80071b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6a1b      	ldr	r3, [r3, #32]
 80071b6:	f023 0201 	bic.w	r2, r3, #1
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	011b      	lsls	r3, r3, #4
 80071d0:	693a      	ldr	r2, [r7, #16]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	f023 030a 	bic.w	r3, r3, #10
 80071dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80071de:	697a      	ldr	r2, [r7, #20]
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	693a      	ldr	r2, [r7, #16]
 80071ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	697a      	ldr	r2, [r7, #20]
 80071f0:	621a      	str	r2, [r3, #32]
}
 80071f2:	bf00      	nop
 80071f4:	371c      	adds	r7, #28
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr

080071fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071fe:	b480      	push	{r7}
 8007200:	b087      	sub	sp, #28
 8007202:	af00      	add	r7, sp, #0
 8007204:	60f8      	str	r0, [r7, #12]
 8007206:	60b9      	str	r1, [r7, #8]
 8007208:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6a1b      	ldr	r3, [r3, #32]
 800720e:	f023 0210 	bic.w	r2, r3, #16
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	699b      	ldr	r3, [r3, #24]
 800721a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6a1b      	ldr	r3, [r3, #32]
 8007220:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007228:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	031b      	lsls	r3, r3, #12
 800722e:	697a      	ldr	r2, [r7, #20]
 8007230:	4313      	orrs	r3, r2
 8007232:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800723a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	011b      	lsls	r3, r3, #4
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	4313      	orrs	r3, r2
 8007244:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	697a      	ldr	r2, [r7, #20]
 800724a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	693a      	ldr	r2, [r7, #16]
 8007250:	621a      	str	r2, [r3, #32]
}
 8007252:	bf00      	nop
 8007254:	371c      	adds	r7, #28
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr

0800725e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800725e:	b480      	push	{r7}
 8007260:	b085      	sub	sp, #20
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
 8007266:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007274:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007276:	683a      	ldr	r2, [r7, #0]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	4313      	orrs	r3, r2
 800727c:	f043 0307 	orr.w	r3, r3, #7
 8007280:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	609a      	str	r2, [r3, #8]
}
 8007288:	bf00      	nop
 800728a:	3714      	adds	r7, #20
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007294:	b480      	push	{r7}
 8007296:	b087      	sub	sp, #28
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	607a      	str	r2, [r7, #4]
 80072a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	021a      	lsls	r2, r3, #8
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	431a      	orrs	r2, r3
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	4313      	orrs	r3, r2
 80072c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	697a      	ldr	r2, [r7, #20]
 80072c6:	609a      	str	r2, [r3, #8]
}
 80072c8:	bf00      	nop
 80072ca:	371c      	adds	r7, #28
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b087      	sub	sp, #28
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f003 031f 	and.w	r3, r3, #31
 80072e6:	2201      	movs	r2, #1
 80072e8:	fa02 f303 	lsl.w	r3, r2, r3
 80072ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6a1a      	ldr	r2, [r3, #32]
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	43db      	mvns	r3, r3
 80072f6:	401a      	ands	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6a1a      	ldr	r2, [r3, #32]
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	f003 031f 	and.w	r3, r3, #31
 8007306:	6879      	ldr	r1, [r7, #4]
 8007308:	fa01 f303 	lsl.w	r3, r1, r3
 800730c:	431a      	orrs	r2, r3
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	621a      	str	r2, [r3, #32]
}
 8007312:	bf00      	nop
 8007314:	371c      	adds	r7, #28
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
	...

08007320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007330:	2b01      	cmp	r3, #1
 8007332:	d101      	bne.n	8007338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007334:	2302      	movs	r3, #2
 8007336:	e06d      	b.n	8007414 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a30      	ldr	r2, [pc, #192]	; (8007420 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d004      	beq.n	800736c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a2f      	ldr	r2, [pc, #188]	; (8007424 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d108      	bne.n	800737e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007372:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	4313      	orrs	r3, r2
 800737c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007384:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68fa      	ldr	r2, [r7, #12]
 800738c:	4313      	orrs	r3, r2
 800738e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68fa      	ldr	r2, [r7, #12]
 8007396:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a20      	ldr	r2, [pc, #128]	; (8007420 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d022      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073aa:	d01d      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a1d      	ldr	r2, [pc, #116]	; (8007428 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d018      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a1c      	ldr	r2, [pc, #112]	; (800742c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d013      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a1a      	ldr	r2, [pc, #104]	; (8007430 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d00e      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a15      	ldr	r2, [pc, #84]	; (8007424 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d009      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a16      	ldr	r2, [pc, #88]	; (8007434 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d004      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a15      	ldr	r2, [pc, #84]	; (8007438 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d10c      	bne.n	8007402 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68ba      	ldr	r2, [r7, #8]
 8007400:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr
 8007420:	40010000 	.word	0x40010000
 8007424:	40010400 	.word	0x40010400
 8007428:	40000400 	.word	0x40000400
 800742c:	40000800 	.word	0x40000800
 8007430:	40000c00 	.word	0x40000c00
 8007434:	40014000 	.word	0x40014000
 8007438:	40001800 	.word	0x40001800

0800743c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007444:	bf00      	nop
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800746c:	bf00      	nop
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b082      	sub	sp, #8
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d101      	bne.n	800748a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	e040      	b.n	800750c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800748e:	2b00      	cmp	r3, #0
 8007490:	d106      	bne.n	80074a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f7fb fb06 	bl	8002aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2224      	movs	r2, #36	; 0x24
 80074a4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f022 0201 	bic.w	r2, r2, #1
 80074b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 fbf8 	bl	8007cac <UART_SetConfig>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d101      	bne.n	80074c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e022      	b.n	800750c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d002      	beq.n	80074d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 fe4e 	bl	8008170 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	685a      	ldr	r2, [r3, #4]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80074e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689a      	ldr	r2, [r3, #8]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80074f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f042 0201 	orr.w	r2, r2, #1
 8007502:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 fed5 	bl	80082b4 <UART_CheckIdleState>
 800750a:	4603      	mov	r3, r0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3708      	adds	r7, #8
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08a      	sub	sp, #40	; 0x28
 8007518:	af02      	add	r7, sp, #8
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	603b      	str	r3, [r7, #0]
 8007520:	4613      	mov	r3, r2
 8007522:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007528:	2b20      	cmp	r3, #32
 800752a:	f040 8081 	bne.w	8007630 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d002      	beq.n	800753a <HAL_UART_Transmit+0x26>
 8007534:	88fb      	ldrh	r3, [r7, #6]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d101      	bne.n	800753e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	e079      	b.n	8007632 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007544:	2b01      	cmp	r3, #1
 8007546:	d101      	bne.n	800754c <HAL_UART_Transmit+0x38>
 8007548:	2302      	movs	r3, #2
 800754a:	e072      	b.n	8007632 <HAL_UART_Transmit+0x11e>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2200      	movs	r2, #0
 8007558:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2221      	movs	r2, #33	; 0x21
 8007560:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007562:	f7fb fcef 	bl	8002f44 <HAL_GetTick>
 8007566:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	88fa      	ldrh	r2, [r7, #6]
 800756c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	88fa      	ldrh	r2, [r7, #6]
 8007574:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007580:	d108      	bne.n	8007594 <HAL_UART_Transmit+0x80>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d104      	bne.n	8007594 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800758a:	2300      	movs	r3, #0
 800758c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	61bb      	str	r3, [r7, #24]
 8007592:	e003      	b.n	800759c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007598:	2300      	movs	r3, #0
 800759a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80075a4:	e02c      	b.n	8007600 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	9300      	str	r3, [sp, #0]
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	2200      	movs	r2, #0
 80075ae:	2180      	movs	r1, #128	; 0x80
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f000 feb2 	bl	800831a <UART_WaitOnFlagUntilTimeout>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d001      	beq.n	80075c0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80075bc:	2303      	movs	r3, #3
 80075be:	e038      	b.n	8007632 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d10b      	bne.n	80075de <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	881b      	ldrh	r3, [r3, #0]
 80075ca:	461a      	mov	r2, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075d4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	3302      	adds	r3, #2
 80075da:	61bb      	str	r3, [r7, #24]
 80075dc:	e007      	b.n	80075ee <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	781a      	ldrb	r2, [r3, #0]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	3301      	adds	r3, #1
 80075ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	3b01      	subs	r3, #1
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007606:	b29b      	uxth	r3, r3
 8007608:	2b00      	cmp	r3, #0
 800760a:	d1cc      	bne.n	80075a6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	9300      	str	r3, [sp, #0]
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	2200      	movs	r2, #0
 8007614:	2140      	movs	r1, #64	; 0x40
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f000 fe7f 	bl	800831a <UART_WaitOnFlagUntilTimeout>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d001      	beq.n	8007626 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e005      	b.n	8007632 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2220      	movs	r2, #32
 800762a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800762c:	2300      	movs	r3, #0
 800762e:	e000      	b.n	8007632 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007630:	2302      	movs	r3, #2
  }
}
 8007632:	4618      	mov	r0, r3
 8007634:	3720      	adds	r7, #32
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b08a      	sub	sp, #40	; 0x28
 800763e:	af00      	add	r7, sp, #0
 8007640:	60f8      	str	r0, [r7, #12]
 8007642:	60b9      	str	r1, [r7, #8]
 8007644:	4613      	mov	r3, r2
 8007646:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800764c:	2b20      	cmp	r3, #32
 800764e:	d13d      	bne.n	80076cc <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d002      	beq.n	800765c <HAL_UART_Receive_IT+0x22>
 8007656:	88fb      	ldrh	r3, [r7, #6]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d101      	bne.n	8007660 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	e036      	b.n	80076ce <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007666:	2b01      	cmp	r3, #1
 8007668:	d101      	bne.n	800766e <HAL_UART_Receive_IT+0x34>
 800766a:	2302      	movs	r3, #2
 800766c:	e02f      	b.n	80076ce <HAL_UART_Receive_IT+0x94>
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2201      	movs	r2, #1
 8007672:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007686:	2b00      	cmp	r3, #0
 8007688:	d018      	beq.n	80076bc <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	e853 3f00 	ldrex	r3, [r3]
 8007696:	613b      	str	r3, [r7, #16]
   return(result);
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800769e:	627b      	str	r3, [r7, #36]	; 0x24
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	461a      	mov	r2, r3
 80076a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a8:	623b      	str	r3, [r7, #32]
 80076aa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ac:	69f9      	ldr	r1, [r7, #28]
 80076ae:	6a3a      	ldr	r2, [r7, #32]
 80076b0:	e841 2300 	strex	r3, r2, [r1]
 80076b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1e6      	bne.n	800768a <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80076bc:	88fb      	ldrh	r3, [r7, #6]
 80076be:	461a      	mov	r2, r3
 80076c0:	68b9      	ldr	r1, [r7, #8]
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f000 feee 	bl	80084a4 <UART_Start_Receive_IT>
 80076c8:	4603      	mov	r3, r0
 80076ca:	e000      	b.n	80076ce <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80076cc:	2302      	movs	r3, #2
  }
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3728      	adds	r7, #40	; 0x28
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
	...

080076d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b0ba      	sub	sp, #232	; 0xe8
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	69db      	ldr	r3, [r3, #28]
 80076e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80076fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007702:	f640 030f 	movw	r3, #2063	; 0x80f
 8007706:	4013      	ands	r3, r2
 8007708:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800770c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007710:	2b00      	cmp	r3, #0
 8007712:	d115      	bne.n	8007740 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007718:	f003 0320 	and.w	r3, r3, #32
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00f      	beq.n	8007740 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007724:	f003 0320 	and.w	r3, r3, #32
 8007728:	2b00      	cmp	r3, #0
 800772a:	d009      	beq.n	8007740 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007730:	2b00      	cmp	r3, #0
 8007732:	f000 828f 	beq.w	8007c54 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	4798      	blx	r3
      }
      return;
 800773e:	e289      	b.n	8007c54 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007740:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 8117 	beq.w	8007978 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800774a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800774e:	f003 0301 	and.w	r3, r3, #1
 8007752:	2b00      	cmp	r3, #0
 8007754:	d106      	bne.n	8007764 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007756:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800775a:	4b85      	ldr	r3, [pc, #532]	; (8007970 <HAL_UART_IRQHandler+0x298>)
 800775c:	4013      	ands	r3, r2
 800775e:	2b00      	cmp	r3, #0
 8007760:	f000 810a 	beq.w	8007978 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007768:	f003 0301 	and.w	r3, r3, #1
 800776c:	2b00      	cmp	r3, #0
 800776e:	d011      	beq.n	8007794 <HAL_UART_IRQHandler+0xbc>
 8007770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007778:	2b00      	cmp	r3, #0
 800777a:	d00b      	beq.n	8007794 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2201      	movs	r2, #1
 8007782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800778a:	f043 0201 	orr.w	r2, r3, #1
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007798:	f003 0302 	and.w	r3, r3, #2
 800779c:	2b00      	cmp	r3, #0
 800779e:	d011      	beq.n	80077c4 <HAL_UART_IRQHandler+0xec>
 80077a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077a4:	f003 0301 	and.w	r3, r3, #1
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d00b      	beq.n	80077c4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2202      	movs	r2, #2
 80077b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077ba:	f043 0204 	orr.w	r2, r3, #4
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d011      	beq.n	80077f4 <HAL_UART_IRQHandler+0x11c>
 80077d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077d4:	f003 0301 	and.w	r3, r3, #1
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00b      	beq.n	80077f4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2204      	movs	r2, #4
 80077e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077ea:	f043 0202 	orr.w	r2, r3, #2
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80077f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077f8:	f003 0308 	and.w	r3, r3, #8
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d017      	beq.n	8007830 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007804:	f003 0320 	and.w	r3, r3, #32
 8007808:	2b00      	cmp	r3, #0
 800780a:	d105      	bne.n	8007818 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800780c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007810:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007814:	2b00      	cmp	r3, #0
 8007816:	d00b      	beq.n	8007830 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2208      	movs	r2, #8
 800781e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007826:	f043 0208 	orr.w	r2, r3, #8
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007834:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007838:	2b00      	cmp	r3, #0
 800783a:	d012      	beq.n	8007862 <HAL_UART_IRQHandler+0x18a>
 800783c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007840:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00c      	beq.n	8007862 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007850:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007858:	f043 0220 	orr.w	r2, r3, #32
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007868:	2b00      	cmp	r3, #0
 800786a:	f000 81f5 	beq.w	8007c58 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800786e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007872:	f003 0320 	and.w	r3, r3, #32
 8007876:	2b00      	cmp	r3, #0
 8007878:	d00d      	beq.n	8007896 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800787a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800787e:	f003 0320 	and.w	r3, r3, #32
 8007882:	2b00      	cmp	r3, #0
 8007884:	d007      	beq.n	8007896 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800788a:	2b00      	cmp	r3, #0
 800788c:	d003      	beq.n	8007896 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800789c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078aa:	2b40      	cmp	r3, #64	; 0x40
 80078ac:	d005      	beq.n	80078ba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80078ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80078b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d04f      	beq.n	800795a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 febc 	bl	8008638 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ca:	2b40      	cmp	r3, #64	; 0x40
 80078cc:	d141      	bne.n	8007952 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	3308      	adds	r3, #8
 80078d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80078dc:	e853 3f00 	ldrex	r3, [r3]
 80078e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80078e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	3308      	adds	r3, #8
 80078f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80078fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80078fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007902:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007906:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007912:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1d9      	bne.n	80078ce <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800791e:	2b00      	cmp	r3, #0
 8007920:	d013      	beq.n	800794a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007926:	4a13      	ldr	r2, [pc, #76]	; (8007974 <HAL_UART_IRQHandler+0x29c>)
 8007928:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800792e:	4618      	mov	r0, r3
 8007930:	f7fc f9e1 	bl	8003cf6 <HAL_DMA_Abort_IT>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d017      	beq.n	800796a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800793e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007944:	4610      	mov	r0, r2
 8007946:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007948:	e00f      	b.n	800796a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 f998 	bl	8007c80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007950:	e00b      	b.n	800796a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 f994 	bl	8007c80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007958:	e007      	b.n	800796a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 f990 	bl	8007c80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007968:	e176      	b.n	8007c58 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800796a:	bf00      	nop
    return;
 800796c:	e174      	b.n	8007c58 <HAL_UART_IRQHandler+0x580>
 800796e:	bf00      	nop
 8007970:	04000120 	.word	0x04000120
 8007974:	080086ff 	.word	0x080086ff

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800797c:	2b01      	cmp	r3, #1
 800797e:	f040 8144 	bne.w	8007c0a <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007986:	f003 0310 	and.w	r3, r3, #16
 800798a:	2b00      	cmp	r3, #0
 800798c:	f000 813d 	beq.w	8007c0a <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007994:	f003 0310 	and.w	r3, r3, #16
 8007998:	2b00      	cmp	r3, #0
 800799a:	f000 8136 	beq.w	8007c0a <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2210      	movs	r2, #16
 80079a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b0:	2b40      	cmp	r3, #64	; 0x40
 80079b2:	f040 80b2 	bne.w	8007b1a <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079c2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 8148 	beq.w	8007c5c <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80079d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80079d6:	429a      	cmp	r2, r3
 80079d8:	f080 8140 	bcs.w	8007c5c <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80079e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ea:	69db      	ldr	r3, [r3, #28]
 80079ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079f0:	f000 8085 	beq.w	8007afe <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007a00:	e853 3f00 	ldrex	r3, [r3]
 8007a04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007a08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007a0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a1e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007a22:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a26:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007a2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007a2e:	e841 2300 	strex	r3, r2, [r1]
 8007a32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007a36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1da      	bne.n	80079f4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	3308      	adds	r3, #8
 8007a44:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a48:	e853 3f00 	ldrex	r3, [r3]
 8007a4c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007a4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007a50:	f023 0301 	bic.w	r3, r3, #1
 8007a54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	3308      	adds	r3, #8
 8007a5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007a62:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007a66:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a68:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007a6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007a6e:	e841 2300 	strex	r3, r2, [r1]
 8007a72:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007a74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1e1      	bne.n	8007a3e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	3308      	adds	r3, #8
 8007a80:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a84:	e853 3f00 	ldrex	r3, [r3]
 8007a88:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007a8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	3308      	adds	r3, #8
 8007a9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007a9e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007aa0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007aa4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007aa6:	e841 2300 	strex	r3, r2, [r1]
 8007aaa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007aac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1e3      	bne.n	8007a7a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2220      	movs	r2, #32
 8007ab6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ac6:	e853 3f00 	ldrex	r3, [r3]
 8007aca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007acc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ace:	f023 0310 	bic.w	r3, r3, #16
 8007ad2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	461a      	mov	r2, r3
 8007adc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ae0:	65bb      	str	r3, [r7, #88]	; 0x58
 8007ae2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ae6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ae8:	e841 2300 	strex	r3, r2, [r1]
 8007aec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007aee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d1e4      	bne.n	8007abe <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007af8:	4618      	mov	r0, r3
 8007afa:	f7fc f88c 	bl	8003c16 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	1ad3      	subs	r3, r2, r3
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	4619      	mov	r1, r3
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 f8be 	bl	8007c94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b18:	e0a0      	b.n	8007c5c <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	1ad3      	subs	r3, r2, r3
 8007b2a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f000 8092 	beq.w	8007c60 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 8007b3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f000 808d 	beq.w	8007c60 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b4e:	e853 3f00 	ldrex	r3, [r3]
 8007b52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	461a      	mov	r2, r3
 8007b64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007b68:	647b      	str	r3, [r7, #68]	; 0x44
 8007b6a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b70:	e841 2300 	strex	r3, r2, [r1]
 8007b74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1e4      	bne.n	8007b46 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	3308      	adds	r3, #8
 8007b82:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b86:	e853 3f00 	ldrex	r3, [r3]
 8007b8a:	623b      	str	r3, [r7, #32]
   return(result);
 8007b8c:	6a3b      	ldr	r3, [r7, #32]
 8007b8e:	f023 0301 	bic.w	r3, r3, #1
 8007b92:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	3308      	adds	r3, #8
 8007b9c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007ba0:	633a      	str	r2, [r7, #48]	; 0x30
 8007ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ba6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ba8:	e841 2300 	strex	r3, r2, [r1]
 8007bac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d1e3      	bne.n	8007b7c <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2220      	movs	r2, #32
 8007bb8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	e853 3f00 	ldrex	r3, [r3]
 8007bd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f023 0310 	bic.w	r3, r3, #16
 8007bda:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	461a      	mov	r2, r3
 8007be4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007be8:	61fb      	str	r3, [r7, #28]
 8007bea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bec:	69b9      	ldr	r1, [r7, #24]
 8007bee:	69fa      	ldr	r2, [r7, #28]
 8007bf0:	e841 2300 	strex	r3, r2, [r1]
 8007bf4:	617b      	str	r3, [r7, #20]
   return(result);
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d1e4      	bne.n	8007bc6 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007bfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c00:	4619      	mov	r1, r3
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f846 	bl	8007c94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c08:	e02a      	b.n	8007c60 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00e      	beq.n	8007c34 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d008      	beq.n	8007c34 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d01c      	beq.n	8007c64 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	4798      	blx	r3
    }
    return;
 8007c32:	e017      	b.n	8007c64 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007c34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d012      	beq.n	8007c66 <HAL_UART_IRQHandler+0x58e>
 8007c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00c      	beq.n	8007c66 <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f000 fd6c 	bl	800872a <UART_EndTransmit_IT>
    return;
 8007c52:	e008      	b.n	8007c66 <HAL_UART_IRQHandler+0x58e>
      return;
 8007c54:	bf00      	nop
 8007c56:	e006      	b.n	8007c66 <HAL_UART_IRQHandler+0x58e>
    return;
 8007c58:	bf00      	nop
 8007c5a:	e004      	b.n	8007c66 <HAL_UART_IRQHandler+0x58e>
      return;
 8007c5c:	bf00      	nop
 8007c5e:	e002      	b.n	8007c66 <HAL_UART_IRQHandler+0x58e>
      return;
 8007c60:	bf00      	nop
 8007c62:	e000      	b.n	8007c66 <HAL_UART_IRQHandler+0x58e>
    return;
 8007c64:	bf00      	nop
  }

}
 8007c66:	37e8      	adds	r7, #232	; 0xe8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007c74:	bf00      	nop
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007c88:	bf00      	nop
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b088      	sub	sp, #32
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	689a      	ldr	r2, [r3, #8]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	691b      	ldr	r3, [r3, #16]
 8007cc0:	431a      	orrs	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	695b      	ldr	r3, [r3, #20]
 8007cc6:	431a      	orrs	r2, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	69db      	ldr	r3, [r3, #28]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681a      	ldr	r2, [r3, #0]
 8007cd6:	4ba7      	ldr	r3, [pc, #668]	; (8007f74 <UART_SetConfig+0x2c8>)
 8007cd8:	4013      	ands	r3, r2
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	6812      	ldr	r2, [r2, #0]
 8007cde:	6979      	ldr	r1, [r7, #20]
 8007ce0:	430b      	orrs	r3, r1
 8007ce2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	68da      	ldr	r2, [r3, #12]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	430a      	orrs	r2, r1
 8007cf8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	699b      	ldr	r3, [r3, #24]
 8007cfe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a1b      	ldr	r3, [r3, #32]
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a95      	ldr	r2, [pc, #596]	; (8007f78 <UART_SetConfig+0x2cc>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d120      	bne.n	8007d6a <UART_SetConfig+0xbe>
 8007d28:	4b94      	ldr	r3, [pc, #592]	; (8007f7c <UART_SetConfig+0x2d0>)
 8007d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d2e:	f003 0303 	and.w	r3, r3, #3
 8007d32:	2b03      	cmp	r3, #3
 8007d34:	d816      	bhi.n	8007d64 <UART_SetConfig+0xb8>
 8007d36:	a201      	add	r2, pc, #4	; (adr r2, 8007d3c <UART_SetConfig+0x90>)
 8007d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d3c:	08007d4d 	.word	0x08007d4d
 8007d40:	08007d59 	.word	0x08007d59
 8007d44:	08007d53 	.word	0x08007d53
 8007d48:	08007d5f 	.word	0x08007d5f
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	77fb      	strb	r3, [r7, #31]
 8007d50:	e14f      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007d52:	2302      	movs	r3, #2
 8007d54:	77fb      	strb	r3, [r7, #31]
 8007d56:	e14c      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007d58:	2304      	movs	r3, #4
 8007d5a:	77fb      	strb	r3, [r7, #31]
 8007d5c:	e149      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007d5e:	2308      	movs	r3, #8
 8007d60:	77fb      	strb	r3, [r7, #31]
 8007d62:	e146      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007d64:	2310      	movs	r3, #16
 8007d66:	77fb      	strb	r3, [r7, #31]
 8007d68:	e143      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a84      	ldr	r2, [pc, #528]	; (8007f80 <UART_SetConfig+0x2d4>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d132      	bne.n	8007dda <UART_SetConfig+0x12e>
 8007d74:	4b81      	ldr	r3, [pc, #516]	; (8007f7c <UART_SetConfig+0x2d0>)
 8007d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d7a:	f003 030c 	and.w	r3, r3, #12
 8007d7e:	2b0c      	cmp	r3, #12
 8007d80:	d828      	bhi.n	8007dd4 <UART_SetConfig+0x128>
 8007d82:	a201      	add	r2, pc, #4	; (adr r2, 8007d88 <UART_SetConfig+0xdc>)
 8007d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d88:	08007dbd 	.word	0x08007dbd
 8007d8c:	08007dd5 	.word	0x08007dd5
 8007d90:	08007dd5 	.word	0x08007dd5
 8007d94:	08007dd5 	.word	0x08007dd5
 8007d98:	08007dc9 	.word	0x08007dc9
 8007d9c:	08007dd5 	.word	0x08007dd5
 8007da0:	08007dd5 	.word	0x08007dd5
 8007da4:	08007dd5 	.word	0x08007dd5
 8007da8:	08007dc3 	.word	0x08007dc3
 8007dac:	08007dd5 	.word	0x08007dd5
 8007db0:	08007dd5 	.word	0x08007dd5
 8007db4:	08007dd5 	.word	0x08007dd5
 8007db8:	08007dcf 	.word	0x08007dcf
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	77fb      	strb	r3, [r7, #31]
 8007dc0:	e117      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	77fb      	strb	r3, [r7, #31]
 8007dc6:	e114      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007dc8:	2304      	movs	r3, #4
 8007dca:	77fb      	strb	r3, [r7, #31]
 8007dcc:	e111      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007dce:	2308      	movs	r3, #8
 8007dd0:	77fb      	strb	r3, [r7, #31]
 8007dd2:	e10e      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007dd4:	2310      	movs	r3, #16
 8007dd6:	77fb      	strb	r3, [r7, #31]
 8007dd8:	e10b      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a69      	ldr	r2, [pc, #420]	; (8007f84 <UART_SetConfig+0x2d8>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d120      	bne.n	8007e26 <UART_SetConfig+0x17a>
 8007de4:	4b65      	ldr	r3, [pc, #404]	; (8007f7c <UART_SetConfig+0x2d0>)
 8007de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007dee:	2b30      	cmp	r3, #48	; 0x30
 8007df0:	d013      	beq.n	8007e1a <UART_SetConfig+0x16e>
 8007df2:	2b30      	cmp	r3, #48	; 0x30
 8007df4:	d814      	bhi.n	8007e20 <UART_SetConfig+0x174>
 8007df6:	2b20      	cmp	r3, #32
 8007df8:	d009      	beq.n	8007e0e <UART_SetConfig+0x162>
 8007dfa:	2b20      	cmp	r3, #32
 8007dfc:	d810      	bhi.n	8007e20 <UART_SetConfig+0x174>
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d002      	beq.n	8007e08 <UART_SetConfig+0x15c>
 8007e02:	2b10      	cmp	r3, #16
 8007e04:	d006      	beq.n	8007e14 <UART_SetConfig+0x168>
 8007e06:	e00b      	b.n	8007e20 <UART_SetConfig+0x174>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	77fb      	strb	r3, [r7, #31]
 8007e0c:	e0f1      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e0e:	2302      	movs	r3, #2
 8007e10:	77fb      	strb	r3, [r7, #31]
 8007e12:	e0ee      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e14:	2304      	movs	r3, #4
 8007e16:	77fb      	strb	r3, [r7, #31]
 8007e18:	e0eb      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e1a:	2308      	movs	r3, #8
 8007e1c:	77fb      	strb	r3, [r7, #31]
 8007e1e:	e0e8      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e20:	2310      	movs	r3, #16
 8007e22:	77fb      	strb	r3, [r7, #31]
 8007e24:	e0e5      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a57      	ldr	r2, [pc, #348]	; (8007f88 <UART_SetConfig+0x2dc>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d120      	bne.n	8007e72 <UART_SetConfig+0x1c6>
 8007e30:	4b52      	ldr	r3, [pc, #328]	; (8007f7c <UART_SetConfig+0x2d0>)
 8007e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e36:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007e3a:	2bc0      	cmp	r3, #192	; 0xc0
 8007e3c:	d013      	beq.n	8007e66 <UART_SetConfig+0x1ba>
 8007e3e:	2bc0      	cmp	r3, #192	; 0xc0
 8007e40:	d814      	bhi.n	8007e6c <UART_SetConfig+0x1c0>
 8007e42:	2b80      	cmp	r3, #128	; 0x80
 8007e44:	d009      	beq.n	8007e5a <UART_SetConfig+0x1ae>
 8007e46:	2b80      	cmp	r3, #128	; 0x80
 8007e48:	d810      	bhi.n	8007e6c <UART_SetConfig+0x1c0>
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d002      	beq.n	8007e54 <UART_SetConfig+0x1a8>
 8007e4e:	2b40      	cmp	r3, #64	; 0x40
 8007e50:	d006      	beq.n	8007e60 <UART_SetConfig+0x1b4>
 8007e52:	e00b      	b.n	8007e6c <UART_SetConfig+0x1c0>
 8007e54:	2300      	movs	r3, #0
 8007e56:	77fb      	strb	r3, [r7, #31]
 8007e58:	e0cb      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e5a:	2302      	movs	r3, #2
 8007e5c:	77fb      	strb	r3, [r7, #31]
 8007e5e:	e0c8      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e60:	2304      	movs	r3, #4
 8007e62:	77fb      	strb	r3, [r7, #31]
 8007e64:	e0c5      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e66:	2308      	movs	r3, #8
 8007e68:	77fb      	strb	r3, [r7, #31]
 8007e6a:	e0c2      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e6c:	2310      	movs	r3, #16
 8007e6e:	77fb      	strb	r3, [r7, #31]
 8007e70:	e0bf      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a45      	ldr	r2, [pc, #276]	; (8007f8c <UART_SetConfig+0x2e0>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d125      	bne.n	8007ec8 <UART_SetConfig+0x21c>
 8007e7c:	4b3f      	ldr	r3, [pc, #252]	; (8007f7c <UART_SetConfig+0x2d0>)
 8007e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e8a:	d017      	beq.n	8007ebc <UART_SetConfig+0x210>
 8007e8c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e90:	d817      	bhi.n	8007ec2 <UART_SetConfig+0x216>
 8007e92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e96:	d00b      	beq.n	8007eb0 <UART_SetConfig+0x204>
 8007e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e9c:	d811      	bhi.n	8007ec2 <UART_SetConfig+0x216>
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d003      	beq.n	8007eaa <UART_SetConfig+0x1fe>
 8007ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ea6:	d006      	beq.n	8007eb6 <UART_SetConfig+0x20a>
 8007ea8:	e00b      	b.n	8007ec2 <UART_SetConfig+0x216>
 8007eaa:	2300      	movs	r3, #0
 8007eac:	77fb      	strb	r3, [r7, #31]
 8007eae:	e0a0      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007eb0:	2302      	movs	r3, #2
 8007eb2:	77fb      	strb	r3, [r7, #31]
 8007eb4:	e09d      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007eb6:	2304      	movs	r3, #4
 8007eb8:	77fb      	strb	r3, [r7, #31]
 8007eba:	e09a      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007ebc:	2308      	movs	r3, #8
 8007ebe:	77fb      	strb	r3, [r7, #31]
 8007ec0:	e097      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007ec2:	2310      	movs	r3, #16
 8007ec4:	77fb      	strb	r3, [r7, #31]
 8007ec6:	e094      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a30      	ldr	r2, [pc, #192]	; (8007f90 <UART_SetConfig+0x2e4>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d125      	bne.n	8007f1e <UART_SetConfig+0x272>
 8007ed2:	4b2a      	ldr	r3, [pc, #168]	; (8007f7c <UART_SetConfig+0x2d0>)
 8007ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ed8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007edc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ee0:	d017      	beq.n	8007f12 <UART_SetConfig+0x266>
 8007ee2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ee6:	d817      	bhi.n	8007f18 <UART_SetConfig+0x26c>
 8007ee8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eec:	d00b      	beq.n	8007f06 <UART_SetConfig+0x25a>
 8007eee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ef2:	d811      	bhi.n	8007f18 <UART_SetConfig+0x26c>
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d003      	beq.n	8007f00 <UART_SetConfig+0x254>
 8007ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007efc:	d006      	beq.n	8007f0c <UART_SetConfig+0x260>
 8007efe:	e00b      	b.n	8007f18 <UART_SetConfig+0x26c>
 8007f00:	2301      	movs	r3, #1
 8007f02:	77fb      	strb	r3, [r7, #31]
 8007f04:	e075      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f06:	2302      	movs	r3, #2
 8007f08:	77fb      	strb	r3, [r7, #31]
 8007f0a:	e072      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f0c:	2304      	movs	r3, #4
 8007f0e:	77fb      	strb	r3, [r7, #31]
 8007f10:	e06f      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f12:	2308      	movs	r3, #8
 8007f14:	77fb      	strb	r3, [r7, #31]
 8007f16:	e06c      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f18:	2310      	movs	r3, #16
 8007f1a:	77fb      	strb	r3, [r7, #31]
 8007f1c:	e069      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a1c      	ldr	r2, [pc, #112]	; (8007f94 <UART_SetConfig+0x2e8>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d137      	bne.n	8007f98 <UART_SetConfig+0x2ec>
 8007f28:	4b14      	ldr	r3, [pc, #80]	; (8007f7c <UART_SetConfig+0x2d0>)
 8007f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f2e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007f32:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007f36:	d017      	beq.n	8007f68 <UART_SetConfig+0x2bc>
 8007f38:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007f3c:	d817      	bhi.n	8007f6e <UART_SetConfig+0x2c2>
 8007f3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f42:	d00b      	beq.n	8007f5c <UART_SetConfig+0x2b0>
 8007f44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f48:	d811      	bhi.n	8007f6e <UART_SetConfig+0x2c2>
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d003      	beq.n	8007f56 <UART_SetConfig+0x2aa>
 8007f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f52:	d006      	beq.n	8007f62 <UART_SetConfig+0x2b6>
 8007f54:	e00b      	b.n	8007f6e <UART_SetConfig+0x2c2>
 8007f56:	2300      	movs	r3, #0
 8007f58:	77fb      	strb	r3, [r7, #31]
 8007f5a:	e04a      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f5c:	2302      	movs	r3, #2
 8007f5e:	77fb      	strb	r3, [r7, #31]
 8007f60:	e047      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f62:	2304      	movs	r3, #4
 8007f64:	77fb      	strb	r3, [r7, #31]
 8007f66:	e044      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f68:	2308      	movs	r3, #8
 8007f6a:	77fb      	strb	r3, [r7, #31]
 8007f6c:	e041      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f6e:	2310      	movs	r3, #16
 8007f70:	77fb      	strb	r3, [r7, #31]
 8007f72:	e03e      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007f74:	efff69f3 	.word	0xefff69f3
 8007f78:	40011000 	.word	0x40011000
 8007f7c:	40023800 	.word	0x40023800
 8007f80:	40004400 	.word	0x40004400
 8007f84:	40004800 	.word	0x40004800
 8007f88:	40004c00 	.word	0x40004c00
 8007f8c:	40005000 	.word	0x40005000
 8007f90:	40011400 	.word	0x40011400
 8007f94:	40007800 	.word	0x40007800
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a71      	ldr	r2, [pc, #452]	; (8008164 <UART_SetConfig+0x4b8>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d125      	bne.n	8007fee <UART_SetConfig+0x342>
 8007fa2:	4b71      	ldr	r3, [pc, #452]	; (8008168 <UART_SetConfig+0x4bc>)
 8007fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fa8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007fac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007fb0:	d017      	beq.n	8007fe2 <UART_SetConfig+0x336>
 8007fb2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007fb6:	d817      	bhi.n	8007fe8 <UART_SetConfig+0x33c>
 8007fb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fbc:	d00b      	beq.n	8007fd6 <UART_SetConfig+0x32a>
 8007fbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fc2:	d811      	bhi.n	8007fe8 <UART_SetConfig+0x33c>
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d003      	beq.n	8007fd0 <UART_SetConfig+0x324>
 8007fc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fcc:	d006      	beq.n	8007fdc <UART_SetConfig+0x330>
 8007fce:	e00b      	b.n	8007fe8 <UART_SetConfig+0x33c>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	77fb      	strb	r3, [r7, #31]
 8007fd4:	e00d      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007fd6:	2302      	movs	r3, #2
 8007fd8:	77fb      	strb	r3, [r7, #31]
 8007fda:	e00a      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007fdc:	2304      	movs	r3, #4
 8007fde:	77fb      	strb	r3, [r7, #31]
 8007fe0:	e007      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007fe2:	2308      	movs	r3, #8
 8007fe4:	77fb      	strb	r3, [r7, #31]
 8007fe6:	e004      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007fe8:	2310      	movs	r3, #16
 8007fea:	77fb      	strb	r3, [r7, #31]
 8007fec:	e001      	b.n	8007ff2 <UART_SetConfig+0x346>
 8007fee:	2310      	movs	r3, #16
 8007ff0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	69db      	ldr	r3, [r3, #28]
 8007ff6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ffa:	d15a      	bne.n	80080b2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007ffc:	7ffb      	ldrb	r3, [r7, #31]
 8007ffe:	2b08      	cmp	r3, #8
 8008000:	d827      	bhi.n	8008052 <UART_SetConfig+0x3a6>
 8008002:	a201      	add	r2, pc, #4	; (adr r2, 8008008 <UART_SetConfig+0x35c>)
 8008004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008008:	0800802d 	.word	0x0800802d
 800800c:	08008035 	.word	0x08008035
 8008010:	0800803d 	.word	0x0800803d
 8008014:	08008053 	.word	0x08008053
 8008018:	08008043 	.word	0x08008043
 800801c:	08008053 	.word	0x08008053
 8008020:	08008053 	.word	0x08008053
 8008024:	08008053 	.word	0x08008053
 8008028:	0800804b 	.word	0x0800804b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800802c:	f7fd fc50 	bl	80058d0 <HAL_RCC_GetPCLK1Freq>
 8008030:	61b8      	str	r0, [r7, #24]
        break;
 8008032:	e013      	b.n	800805c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008034:	f7fd fc60 	bl	80058f8 <HAL_RCC_GetPCLK2Freq>
 8008038:	61b8      	str	r0, [r7, #24]
        break;
 800803a:	e00f      	b.n	800805c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800803c:	4b4b      	ldr	r3, [pc, #300]	; (800816c <UART_SetConfig+0x4c0>)
 800803e:	61bb      	str	r3, [r7, #24]
        break;
 8008040:	e00c      	b.n	800805c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008042:	f7fd fb57 	bl	80056f4 <HAL_RCC_GetSysClockFreq>
 8008046:	61b8      	str	r0, [r7, #24]
        break;
 8008048:	e008      	b.n	800805c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800804a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800804e:	61bb      	str	r3, [r7, #24]
        break;
 8008050:	e004      	b.n	800805c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8008052:	2300      	movs	r3, #0
 8008054:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008056:	2301      	movs	r3, #1
 8008058:	77bb      	strb	r3, [r7, #30]
        break;
 800805a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d074      	beq.n	800814c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	005a      	lsls	r2, r3, #1
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	085b      	lsrs	r3, r3, #1
 800806c:	441a      	add	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	fbb2 f3f3 	udiv	r3, r2, r3
 8008076:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	2b0f      	cmp	r3, #15
 800807c:	d916      	bls.n	80080ac <UART_SetConfig+0x400>
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008084:	d212      	bcs.n	80080ac <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	b29b      	uxth	r3, r3
 800808a:	f023 030f 	bic.w	r3, r3, #15
 800808e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	085b      	lsrs	r3, r3, #1
 8008094:	b29b      	uxth	r3, r3
 8008096:	f003 0307 	and.w	r3, r3, #7
 800809a:	b29a      	uxth	r2, r3
 800809c:	89fb      	ldrh	r3, [r7, #14]
 800809e:	4313      	orrs	r3, r2
 80080a0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	89fa      	ldrh	r2, [r7, #14]
 80080a8:	60da      	str	r2, [r3, #12]
 80080aa:	e04f      	b.n	800814c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80080ac:	2301      	movs	r3, #1
 80080ae:	77bb      	strb	r3, [r7, #30]
 80080b0:	e04c      	b.n	800814c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80080b2:	7ffb      	ldrb	r3, [r7, #31]
 80080b4:	2b08      	cmp	r3, #8
 80080b6:	d828      	bhi.n	800810a <UART_SetConfig+0x45e>
 80080b8:	a201      	add	r2, pc, #4	; (adr r2, 80080c0 <UART_SetConfig+0x414>)
 80080ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080be:	bf00      	nop
 80080c0:	080080e5 	.word	0x080080e5
 80080c4:	080080ed 	.word	0x080080ed
 80080c8:	080080f5 	.word	0x080080f5
 80080cc:	0800810b 	.word	0x0800810b
 80080d0:	080080fb 	.word	0x080080fb
 80080d4:	0800810b 	.word	0x0800810b
 80080d8:	0800810b 	.word	0x0800810b
 80080dc:	0800810b 	.word	0x0800810b
 80080e0:	08008103 	.word	0x08008103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080e4:	f7fd fbf4 	bl	80058d0 <HAL_RCC_GetPCLK1Freq>
 80080e8:	61b8      	str	r0, [r7, #24]
        break;
 80080ea:	e013      	b.n	8008114 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080ec:	f7fd fc04 	bl	80058f8 <HAL_RCC_GetPCLK2Freq>
 80080f0:	61b8      	str	r0, [r7, #24]
        break;
 80080f2:	e00f      	b.n	8008114 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080f4:	4b1d      	ldr	r3, [pc, #116]	; (800816c <UART_SetConfig+0x4c0>)
 80080f6:	61bb      	str	r3, [r7, #24]
        break;
 80080f8:	e00c      	b.n	8008114 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080fa:	f7fd fafb 	bl	80056f4 <HAL_RCC_GetSysClockFreq>
 80080fe:	61b8      	str	r0, [r7, #24]
        break;
 8008100:	e008      	b.n	8008114 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008102:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008106:	61bb      	str	r3, [r7, #24]
        break;
 8008108:	e004      	b.n	8008114 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800810a:	2300      	movs	r3, #0
 800810c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800810e:	2301      	movs	r3, #1
 8008110:	77bb      	strb	r3, [r7, #30]
        break;
 8008112:	bf00      	nop
    }

    if (pclk != 0U)
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d018      	beq.n	800814c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	085a      	lsrs	r2, r3, #1
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	441a      	add	r2, r3
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	fbb2 f3f3 	udiv	r3, r2, r3
 800812c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	2b0f      	cmp	r3, #15
 8008132:	d909      	bls.n	8008148 <UART_SetConfig+0x49c>
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800813a:	d205      	bcs.n	8008148 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	b29a      	uxth	r2, r3
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	60da      	str	r2, [r3, #12]
 8008146:	e001      	b.n	800814c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008148:	2301      	movs	r3, #1
 800814a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008158:	7fbb      	ldrb	r3, [r7, #30]
}
 800815a:	4618      	mov	r0, r3
 800815c:	3720      	adds	r7, #32
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	40007c00 	.word	0x40007c00
 8008168:	40023800 	.word	0x40023800
 800816c:	00f42400 	.word	0x00f42400

08008170 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817c:	f003 0301 	and.w	r3, r3, #1
 8008180:	2b00      	cmp	r3, #0
 8008182:	d00a      	beq.n	800819a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	430a      	orrs	r2, r1
 8008198:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800819e:	f003 0302 	and.w	r3, r3, #2
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00a      	beq.n	80081bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	430a      	orrs	r2, r1
 80081ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c0:	f003 0304 	and.w	r3, r3, #4
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00a      	beq.n	80081de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	430a      	orrs	r2, r1
 80081dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e2:	f003 0308 	and.w	r3, r3, #8
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d00a      	beq.n	8008200 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	430a      	orrs	r2, r1
 80081fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008204:	f003 0310 	and.w	r3, r3, #16
 8008208:	2b00      	cmp	r3, #0
 800820a:	d00a      	beq.n	8008222 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	430a      	orrs	r2, r1
 8008220:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008226:	f003 0320 	and.w	r3, r3, #32
 800822a:	2b00      	cmp	r3, #0
 800822c:	d00a      	beq.n	8008244 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	430a      	orrs	r2, r1
 8008242:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800824c:	2b00      	cmp	r3, #0
 800824e:	d01a      	beq.n	8008286 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	685b      	ldr	r3, [r3, #4]
 8008256:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	430a      	orrs	r2, r1
 8008264:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800826e:	d10a      	bne.n	8008286 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	430a      	orrs	r2, r1
 8008284:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00a      	beq.n	80082a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	430a      	orrs	r2, r1
 80082a6:	605a      	str	r2, [r3, #4]
  }
}
 80082a8:	bf00      	nop
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af02      	add	r7, sp, #8
 80082ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80082c4:	f7fa fe3e 	bl	8002f44 <HAL_GetTick>
 80082c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f003 0308 	and.w	r3, r3, #8
 80082d4:	2b08      	cmp	r3, #8
 80082d6:	d10e      	bne.n	80082f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80082dc:	9300      	str	r3, [sp, #0]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f817 	bl	800831a <UART_WaitOnFlagUntilTimeout>
 80082ec:	4603      	mov	r3, r0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d001      	beq.n	80082f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082f2:	2303      	movs	r3, #3
 80082f4:	e00d      	b.n	8008312 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2220      	movs	r2, #32
 80082fa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2220      	movs	r2, #32
 8008300:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	3710      	adds	r7, #16
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b09c      	sub	sp, #112	; 0x70
 800831e:	af00      	add	r7, sp, #0
 8008320:	60f8      	str	r0, [r7, #12]
 8008322:	60b9      	str	r1, [r7, #8]
 8008324:	603b      	str	r3, [r7, #0]
 8008326:	4613      	mov	r3, r2
 8008328:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800832a:	e0a5      	b.n	8008478 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800832c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800832e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008332:	f000 80a1 	beq.w	8008478 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008336:	f7fa fe05 	bl	8002f44 <HAL_GetTick>
 800833a:	4602      	mov	r2, r0
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008342:	429a      	cmp	r2, r3
 8008344:	d302      	bcc.n	800834c <UART_WaitOnFlagUntilTimeout+0x32>
 8008346:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008348:	2b00      	cmp	r3, #0
 800834a:	d13e      	bne.n	80083ca <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008352:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008354:	e853 3f00 	ldrex	r3, [r3]
 8008358:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800835a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800835c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008360:	667b      	str	r3, [r7, #100]	; 0x64
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	461a      	mov	r2, r3
 8008368:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800836a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800836c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008370:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008372:	e841 2300 	strex	r3, r2, [r1]
 8008376:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008378:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1e6      	bne.n	800834c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3308      	adds	r3, #8
 8008384:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008386:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008388:	e853 3f00 	ldrex	r3, [r3]
 800838c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800838e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008390:	f023 0301 	bic.w	r3, r3, #1
 8008394:	663b      	str	r3, [r7, #96]	; 0x60
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	3308      	adds	r3, #8
 800839c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800839e:	64ba      	str	r2, [r7, #72]	; 0x48
 80083a0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80083a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083a6:	e841 2300 	strex	r3, r2, [r1]
 80083aa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80083ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d1e5      	bne.n	800837e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2220      	movs	r2, #32
 80083b6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2220      	movs	r2, #32
 80083bc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80083c6:	2303      	movs	r3, #3
 80083c8:	e067      	b.n	800849a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f003 0304 	and.w	r3, r3, #4
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d04f      	beq.n	8008478 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	69db      	ldr	r3, [r3, #28]
 80083de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083e6:	d147      	bne.n	8008478 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80083f0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fa:	e853 3f00 	ldrex	r3, [r3]
 80083fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008402:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008406:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	461a      	mov	r2, r3
 800840e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008410:	637b      	str	r3, [r7, #52]	; 0x34
 8008412:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008414:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008416:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008418:	e841 2300 	strex	r3, r2, [r1]
 800841c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800841e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1e6      	bne.n	80083f2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	3308      	adds	r3, #8
 800842a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	e853 3f00 	ldrex	r3, [r3]
 8008432:	613b      	str	r3, [r7, #16]
   return(result);
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	f023 0301 	bic.w	r3, r3, #1
 800843a:	66bb      	str	r3, [r7, #104]	; 0x68
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	3308      	adds	r3, #8
 8008442:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008444:	623a      	str	r2, [r7, #32]
 8008446:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008448:	69f9      	ldr	r1, [r7, #28]
 800844a:	6a3a      	ldr	r2, [r7, #32]
 800844c:	e841 2300 	strex	r3, r2, [r1]
 8008450:	61bb      	str	r3, [r7, #24]
   return(result);
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d1e5      	bne.n	8008424 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2220      	movs	r2, #32
 800845c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2220      	movs	r2, #32
 8008462:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2220      	movs	r2, #32
 8008468:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2200      	movs	r2, #0
 8008470:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008474:	2303      	movs	r3, #3
 8008476:	e010      	b.n	800849a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	69da      	ldr	r2, [r3, #28]
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	4013      	ands	r3, r2
 8008482:	68ba      	ldr	r2, [r7, #8]
 8008484:	429a      	cmp	r2, r3
 8008486:	bf0c      	ite	eq
 8008488:	2301      	moveq	r3, #1
 800848a:	2300      	movne	r3, #0
 800848c:	b2db      	uxtb	r3, r3
 800848e:	461a      	mov	r2, r3
 8008490:	79fb      	ldrb	r3, [r7, #7]
 8008492:	429a      	cmp	r2, r3
 8008494:	f43f af4a 	beq.w	800832c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3770      	adds	r7, #112	; 0x70
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
	...

080084a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b097      	sub	sp, #92	; 0x5c
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	4613      	mov	r3, r2
 80084b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	68ba      	ldr	r2, [r7, #8]
 80084b6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	88fa      	ldrh	r2, [r7, #6]
 80084bc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	88fa      	ldrh	r2, [r7, #6]
 80084c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084d6:	d10e      	bne.n	80084f6 <UART_Start_Receive_IT+0x52>
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d105      	bne.n	80084ec <UART_Start_Receive_IT+0x48>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80084e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80084ea:	e02d      	b.n	8008548 <UART_Start_Receive_IT+0xa4>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	22ff      	movs	r2, #255	; 0xff
 80084f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80084f4:	e028      	b.n	8008548 <UART_Start_Receive_IT+0xa4>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d10d      	bne.n	800851a <UART_Start_Receive_IT+0x76>
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	691b      	ldr	r3, [r3, #16]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d104      	bne.n	8008510 <UART_Start_Receive_IT+0x6c>
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	22ff      	movs	r2, #255	; 0xff
 800850a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800850e:	e01b      	b.n	8008548 <UART_Start_Receive_IT+0xa4>
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	227f      	movs	r2, #127	; 0x7f
 8008514:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008518:	e016      	b.n	8008548 <UART_Start_Receive_IT+0xa4>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008522:	d10d      	bne.n	8008540 <UART_Start_Receive_IT+0x9c>
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	691b      	ldr	r3, [r3, #16]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d104      	bne.n	8008536 <UART_Start_Receive_IT+0x92>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	227f      	movs	r2, #127	; 0x7f
 8008530:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008534:	e008      	b.n	8008548 <UART_Start_Receive_IT+0xa4>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	223f      	movs	r2, #63	; 0x3f
 800853a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800853e:	e003      	b.n	8008548 <UART_Start_Receive_IT+0xa4>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2200      	movs	r2, #0
 8008544:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2222      	movs	r2, #34	; 0x22
 8008554:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	3308      	adds	r3, #8
 800855c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008560:	e853 3f00 	ldrex	r3, [r3]
 8008564:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008568:	f043 0301 	orr.w	r3, r3, #1
 800856c:	657b      	str	r3, [r7, #84]	; 0x54
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	3308      	adds	r3, #8
 8008574:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008576:	64ba      	str	r2, [r7, #72]	; 0x48
 8008578:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800857a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800857c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800857e:	e841 2300 	strex	r3, r2, [r1]
 8008582:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008584:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1e5      	bne.n	8008556 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008592:	d107      	bne.n	80085a4 <UART_Start_Receive_IT+0x100>
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d103      	bne.n	80085a4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	4a24      	ldr	r2, [pc, #144]	; (8008630 <UART_Start_Receive_IT+0x18c>)
 80085a0:	665a      	str	r2, [r3, #100]	; 0x64
 80085a2:	e002      	b.n	80085aa <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	4a23      	ldr	r2, [pc, #140]	; (8008634 <UART_Start_Receive_IT+0x190>)
 80085a8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d019      	beq.n	80085ee <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c2:	e853 3f00 	ldrex	r3, [r3]
 80085c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ca:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80085ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	461a      	mov	r2, r3
 80085d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085d8:	637b      	str	r3, [r7, #52]	; 0x34
 80085da:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80085de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80085e0:	e841 2300 	strex	r3, r2, [r1]
 80085e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80085e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d1e6      	bne.n	80085ba <UART_Start_Receive_IT+0x116>
 80085ec:	e018      	b.n	8008620 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	e853 3f00 	ldrex	r3, [r3]
 80085fa:	613b      	str	r3, [r7, #16]
   return(result);
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	f043 0320 	orr.w	r3, r3, #32
 8008602:	653b      	str	r3, [r7, #80]	; 0x50
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	461a      	mov	r2, r3
 800860a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800860c:	623b      	str	r3, [r7, #32]
 800860e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008610:	69f9      	ldr	r1, [r7, #28]
 8008612:	6a3a      	ldr	r2, [r7, #32]
 8008614:	e841 2300 	strex	r3, r2, [r1]
 8008618:	61bb      	str	r3, [r7, #24]
   return(result);
 800861a:	69bb      	ldr	r3, [r7, #24]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1e6      	bne.n	80085ee <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	375c      	adds	r7, #92	; 0x5c
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop
 8008630:	080088db 	.word	0x080088db
 8008634:	0800877f 	.word	0x0800877f

08008638 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008638:	b480      	push	{r7}
 800863a:	b095      	sub	sp, #84	; 0x54
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008648:	e853 3f00 	ldrex	r3, [r3]
 800864c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800864e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008650:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008654:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	461a      	mov	r2, r3
 800865c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800865e:	643b      	str	r3, [r7, #64]	; 0x40
 8008660:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008662:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008664:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008666:	e841 2300 	strex	r3, r2, [r1]
 800866a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800866c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800866e:	2b00      	cmp	r3, #0
 8008670:	d1e6      	bne.n	8008640 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	3308      	adds	r3, #8
 8008678:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867a:	6a3b      	ldr	r3, [r7, #32]
 800867c:	e853 3f00 	ldrex	r3, [r3]
 8008680:	61fb      	str	r3, [r7, #28]
   return(result);
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	f023 0301 	bic.w	r3, r3, #1
 8008688:	64bb      	str	r3, [r7, #72]	; 0x48
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	3308      	adds	r3, #8
 8008690:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008692:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008694:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008696:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008698:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800869a:	e841 2300 	strex	r3, r2, [r1]
 800869e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d1e5      	bne.n	8008672 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d118      	bne.n	80086e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	e853 3f00 	ldrex	r3, [r3]
 80086ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	f023 0310 	bic.w	r3, r3, #16
 80086c2:	647b      	str	r3, [r7, #68]	; 0x44
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	461a      	mov	r2, r3
 80086ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086cc:	61bb      	str	r3, [r7, #24]
 80086ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d0:	6979      	ldr	r1, [r7, #20]
 80086d2:	69ba      	ldr	r2, [r7, #24]
 80086d4:	e841 2300 	strex	r3, r2, [r1]
 80086d8:	613b      	str	r3, [r7, #16]
   return(result);
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d1e6      	bne.n	80086ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2220      	movs	r2, #32
 80086e4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	665a      	str	r2, [r3, #100]	; 0x64
}
 80086f2:	bf00      	nop
 80086f4:	3754      	adds	r7, #84	; 0x54
 80086f6:	46bd      	mov	sp, r7
 80086f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fc:	4770      	bx	lr

080086fe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b084      	sub	sp, #16
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2200      	movs	r2, #0
 8008710:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2200      	movs	r2, #0
 8008718:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800871c:	68f8      	ldr	r0, [r7, #12]
 800871e:	f7ff faaf 	bl	8007c80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008722:	bf00      	nop
 8008724:	3710      	adds	r7, #16
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}

0800872a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800872a:	b580      	push	{r7, lr}
 800872c:	b088      	sub	sp, #32
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	e853 3f00 	ldrex	r3, [r3]
 800873e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008746:	61fb      	str	r3, [r7, #28]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	461a      	mov	r2, r3
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	61bb      	str	r3, [r7, #24]
 8008752:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008754:	6979      	ldr	r1, [r7, #20]
 8008756:	69ba      	ldr	r2, [r7, #24]
 8008758:	e841 2300 	strex	r3, r2, [r1]
 800875c:	613b      	str	r3, [r7, #16]
   return(result);
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d1e6      	bne.n	8008732 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2220      	movs	r2, #32
 8008768:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f7ff fa7b 	bl	8007c6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008776:	bf00      	nop
 8008778:	3720      	adds	r7, #32
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}

0800877e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800877e:	b580      	push	{r7, lr}
 8008780:	b096      	sub	sp, #88	; 0x58
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800878c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008794:	2b22      	cmp	r3, #34	; 0x22
 8008796:	f040 8094 	bne.w	80088c2 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80087a4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80087a8:	b2d9      	uxtb	r1, r3
 80087aa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80087ae:	b2da      	uxtb	r2, r3
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087b4:	400a      	ands	r2, r1
 80087b6:	b2d2      	uxtb	r2, r2
 80087b8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087be:	1c5a      	adds	r2, r3, #1
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	3b01      	subs	r3, #1
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087dc:	b29b      	uxth	r3, r3
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d177      	bne.n	80088d2 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ea:	e853 3f00 	ldrex	r3, [r3]
 80087ee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80087f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087f6:	653b      	str	r3, [r7, #80]	; 0x50
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	461a      	mov	r2, r3
 80087fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008800:	647b      	str	r3, [r7, #68]	; 0x44
 8008802:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008804:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008806:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008808:	e841 2300 	strex	r3, r2, [r1]
 800880c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800880e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008810:	2b00      	cmp	r3, #0
 8008812:	d1e6      	bne.n	80087e2 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	3308      	adds	r3, #8
 800881a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881e:	e853 3f00 	ldrex	r3, [r3]
 8008822:	623b      	str	r3, [r7, #32]
   return(result);
 8008824:	6a3b      	ldr	r3, [r7, #32]
 8008826:	f023 0301 	bic.w	r3, r3, #1
 800882a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	3308      	adds	r3, #8
 8008832:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008834:	633a      	str	r2, [r7, #48]	; 0x30
 8008836:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008838:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800883a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800883c:	e841 2300 	strex	r3, r2, [r1]
 8008840:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008844:	2b00      	cmp	r3, #0
 8008846:	d1e5      	bne.n	8008814 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2220      	movs	r2, #32
 800884c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008858:	2b01      	cmp	r3, #1
 800885a:	d12e      	bne.n	80088ba <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	e853 3f00 	ldrex	r3, [r3]
 800886e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f023 0310 	bic.w	r3, r3, #16
 8008876:	64bb      	str	r3, [r7, #72]	; 0x48
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	461a      	mov	r2, r3
 800887e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008880:	61fb      	str	r3, [r7, #28]
 8008882:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008884:	69b9      	ldr	r1, [r7, #24]
 8008886:	69fa      	ldr	r2, [r7, #28]
 8008888:	e841 2300 	strex	r3, r2, [r1]
 800888c:	617b      	str	r3, [r7, #20]
   return(result);
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d1e6      	bne.n	8008862 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	69db      	ldr	r3, [r3, #28]
 800889a:	f003 0310 	and.w	r3, r3, #16
 800889e:	2b10      	cmp	r3, #16
 80088a0:	d103      	bne.n	80088aa <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2210      	movs	r2, #16
 80088a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80088b0:	4619      	mov	r1, r3
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f7ff f9ee 	bl	8007c94 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80088b8:	e00b      	b.n	80088d2 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f7f9 ff10 	bl	80026e0 <HAL_UART_RxCpltCallback>
}
 80088c0:	e007      	b.n	80088d2 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	699a      	ldr	r2, [r3, #24]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f042 0208 	orr.w	r2, r2, #8
 80088d0:	619a      	str	r2, [r3, #24]
}
 80088d2:	bf00      	nop
 80088d4:	3758      	adds	r7, #88	; 0x58
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b096      	sub	sp, #88	; 0x58
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80088e8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088f0:	2b22      	cmp	r3, #34	; 0x22
 80088f2:	f040 8094 	bne.w	8008a1e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088fc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008904:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008906:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800890a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800890e:	4013      	ands	r3, r2
 8008910:	b29a      	uxth	r2, r3
 8008912:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008914:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800891a:	1c9a      	adds	r2, r3, #2
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008926:	b29b      	uxth	r3, r3
 8008928:	3b01      	subs	r3, #1
 800892a:	b29a      	uxth	r2, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008938:	b29b      	uxth	r3, r3
 800893a:	2b00      	cmp	r3, #0
 800893c:	d177      	bne.n	8008a2e <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008946:	e853 3f00 	ldrex	r3, [r3]
 800894a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800894c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800894e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008952:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	461a      	mov	r2, r3
 800895a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800895c:	643b      	str	r3, [r7, #64]	; 0x40
 800895e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008960:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008962:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008964:	e841 2300 	strex	r3, r2, [r1]
 8008968:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800896a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800896c:	2b00      	cmp	r3, #0
 800896e:	d1e6      	bne.n	800893e <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	3308      	adds	r3, #8
 8008976:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008978:	6a3b      	ldr	r3, [r7, #32]
 800897a:	e853 3f00 	ldrex	r3, [r3]
 800897e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	f023 0301 	bic.w	r3, r3, #1
 8008986:	64bb      	str	r3, [r7, #72]	; 0x48
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	3308      	adds	r3, #8
 800898e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008990:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008992:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008994:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008996:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008998:	e841 2300 	strex	r3, r2, [r1]
 800899c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800899e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d1e5      	bne.n	8008970 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2220      	movs	r2, #32
 80089a8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d12e      	bne.n	8008a16 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	e853 3f00 	ldrex	r3, [r3]
 80089ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	f023 0310 	bic.w	r3, r3, #16
 80089d2:	647b      	str	r3, [r7, #68]	; 0x44
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	461a      	mov	r2, r3
 80089da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089dc:	61bb      	str	r3, [r7, #24]
 80089de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e0:	6979      	ldr	r1, [r7, #20]
 80089e2:	69ba      	ldr	r2, [r7, #24]
 80089e4:	e841 2300 	strex	r3, r2, [r1]
 80089e8:	613b      	str	r3, [r7, #16]
   return(result);
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d1e6      	bne.n	80089be <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	69db      	ldr	r3, [r3, #28]
 80089f6:	f003 0310 	and.w	r3, r3, #16
 80089fa:	2b10      	cmp	r3, #16
 80089fc:	d103      	bne.n	8008a06 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2210      	movs	r2, #16
 8008a04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f7ff f940 	bl	8007c94 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a14:	e00b      	b.n	8008a2e <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f7f9 fe62 	bl	80026e0 <HAL_UART_RxCpltCallback>
}
 8008a1c:	e007      	b.n	8008a2e <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	699a      	ldr	r2, [r3, #24]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f042 0208 	orr.w	r2, r2, #8
 8008a2c:	619a      	str	r2, [r3, #24]
}
 8008a2e:	bf00      	nop
 8008a30:	3758      	adds	r7, #88	; 0x58
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
	...

08008a38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008a38:	b084      	sub	sp, #16
 8008a3a:	b580      	push	{r7, lr}
 8008a3c:	b084      	sub	sp, #16
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
 8008a42:	f107 001c 	add.w	r0, r7, #28
 8008a46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d120      	bne.n	8008a92 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a54:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	68da      	ldr	r2, [r3, #12]
 8008a60:	4b20      	ldr	r3, [pc, #128]	; (8008ae4 <USB_CoreInit+0xac>)
 8008a62:	4013      	ands	r3, r2
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	68db      	ldr	r3, [r3, #12]
 8008a6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008a74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a76:	2b01      	cmp	r3, #1
 8008a78:	d105      	bne.n	8008a86 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	68db      	ldr	r3, [r3, #12]
 8008a7e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 fa92 	bl	8008fb0 <USB_CoreReset>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	73fb      	strb	r3, [r7, #15]
 8008a90:	e010      	b.n	8008ab4 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	68db      	ldr	r3, [r3, #12]
 8008a96:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 fa86 	bl	8008fb0 <USB_CoreReset>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aac:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d10b      	bne.n	8008ad2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	f043 0206 	orr.w	r2, r3, #6
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	689b      	ldr	r3, [r3, #8]
 8008aca:	f043 0220 	orr.w	r2, r3, #32
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3710      	adds	r7, #16
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ade:	b004      	add	sp, #16
 8008ae0:	4770      	bx	lr
 8008ae2:	bf00      	nop
 8008ae4:	ffbdffbf 	.word	0xffbdffbf

08008ae8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	f023 0201 	bic.w	r2, r3, #1
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008afc:	2300      	movs	r3, #0
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	370c      	adds	r7, #12
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr

08008b0a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b084      	sub	sp, #16
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
 8008b12:	460b      	mov	r3, r1
 8008b14:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008b16:	2300      	movs	r3, #0
 8008b18:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	68db      	ldr	r3, [r3, #12]
 8008b1e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008b26:	78fb      	ldrb	r3, [r7, #3]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d115      	bne.n	8008b58 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	68db      	ldr	r3, [r3, #12]
 8008b30:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008b38:	2001      	movs	r0, #1
 8008b3a:	f7fa fa0f 	bl	8002f5c <HAL_Delay>
      ms++;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	3301      	adds	r3, #1
 8008b42:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 fa25 	bl	8008f94 <USB_GetMode>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d01e      	beq.n	8008b8e <USB_SetCurrentMode+0x84>
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2b31      	cmp	r3, #49	; 0x31
 8008b54:	d9f0      	bls.n	8008b38 <USB_SetCurrentMode+0x2e>
 8008b56:	e01a      	b.n	8008b8e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008b58:	78fb      	ldrb	r3, [r7, #3]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d115      	bne.n	8008b8a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008b6a:	2001      	movs	r0, #1
 8008b6c:	f7fa f9f6 	bl	8002f5c <HAL_Delay>
      ms++;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	3301      	adds	r3, #1
 8008b74:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 fa0c 	bl	8008f94 <USB_GetMode>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d005      	beq.n	8008b8e <USB_SetCurrentMode+0x84>
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2b31      	cmp	r3, #49	; 0x31
 8008b86:	d9f0      	bls.n	8008b6a <USB_SetCurrentMode+0x60>
 8008b88:	e001      	b.n	8008b8e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e005      	b.n	8008b9a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2b32      	cmp	r3, #50	; 0x32
 8008b92:	d101      	bne.n	8008b98 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008b94:	2301      	movs	r3, #1
 8008b96:	e000      	b.n	8008b9a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008b98:	2300      	movs	r3, #0
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3710      	adds	r7, #16
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
	...

08008ba4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ba4:	b084      	sub	sp, #16
 8008ba6:	b580      	push	{r7, lr}
 8008ba8:	b086      	sub	sp, #24
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
 8008bae:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008bb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	613b      	str	r3, [r7, #16]
 8008bc2:	e009      	b.n	8008bd8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008bc4:	687a      	ldr	r2, [r7, #4]
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	3340      	adds	r3, #64	; 0x40
 8008bca:	009b      	lsls	r3, r3, #2
 8008bcc:	4413      	add	r3, r2
 8008bce:	2200      	movs	r2, #0
 8008bd0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	613b      	str	r3, [r7, #16]
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	2b0e      	cmp	r3, #14
 8008bdc:	d9f2      	bls.n	8008bc4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008bde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d11c      	bne.n	8008c1e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	68fa      	ldr	r2, [r7, #12]
 8008bee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bf2:	f043 0302 	orr.w	r3, r3, #2
 8008bf6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bfc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	601a      	str	r2, [r3, #0]
 8008c1c:	e005      	b.n	8008c2a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c22:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c30:	461a      	mov	r2, r3
 8008c32:	2300      	movs	r3, #0
 8008c34:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c44:	461a      	mov	r2, r3
 8008c46:	680b      	ldr	r3, [r1, #0]
 8008c48:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d10c      	bne.n	8008c6a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d104      	bne.n	8008c60 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008c56:	2100      	movs	r1, #0
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f000 f961 	bl	8008f20 <USB_SetDevSpeed>
 8008c5e:	e008      	b.n	8008c72 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008c60:	2101      	movs	r1, #1
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 f95c 	bl	8008f20 <USB_SetDevSpeed>
 8008c68:	e003      	b.n	8008c72 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008c6a:	2103      	movs	r1, #3
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f000 f957 	bl	8008f20 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c72:	2110      	movs	r1, #16
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 f8f3 	bl	8008e60 <USB_FlushTxFifo>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d001      	beq.n	8008c84 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008c80:	2301      	movs	r3, #1
 8008c82:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f91d 	bl	8008ec4 <USB_FlushRxFifo>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d001      	beq.n	8008c94 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008c90:	2301      	movs	r3, #1
 8008c92:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	2300      	movs	r3, #0
 8008caa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cb8:	2300      	movs	r3, #0
 8008cba:	613b      	str	r3, [r7, #16]
 8008cbc:	e043      	b.n	8008d46 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	015a      	lsls	r2, r3, #5
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cd4:	d118      	bne.n	8008d08 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d10a      	bne.n	8008cf2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	015a      	lsls	r2, r3, #5
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	4413      	add	r3, r2
 8008ce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ce8:	461a      	mov	r2, r3
 8008cea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008cee:	6013      	str	r3, [r2, #0]
 8008cf0:	e013      	b.n	8008d1a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cfe:	461a      	mov	r2, r3
 8008d00:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008d04:	6013      	str	r3, [r2, #0]
 8008d06:	e008      	b.n	8008d1a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	015a      	lsls	r2, r3, #5
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	4413      	add	r3, r2
 8008d10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d14:	461a      	mov	r2, r3
 8008d16:	2300      	movs	r3, #0
 8008d18:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	015a      	lsls	r2, r3, #5
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	4413      	add	r3, r2
 8008d22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d26:	461a      	mov	r2, r3
 8008d28:	2300      	movs	r3, #0
 8008d2a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	015a      	lsls	r2, r3, #5
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	4413      	add	r3, r2
 8008d34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d38:	461a      	mov	r2, r3
 8008d3a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008d3e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	3301      	adds	r3, #1
 8008d44:	613b      	str	r3, [r7, #16]
 8008d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d3b7      	bcc.n	8008cbe <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d4e:	2300      	movs	r3, #0
 8008d50:	613b      	str	r3, [r7, #16]
 8008d52:	e043      	b.n	8008ddc <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	015a      	lsls	r2, r3, #5
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d6a:	d118      	bne.n	8008d9e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d10a      	bne.n	8008d88 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	015a      	lsls	r2, r3, #5
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d7e:	461a      	mov	r2, r3
 8008d80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	e013      	b.n	8008db0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	015a      	lsls	r2, r3, #5
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4413      	add	r3, r2
 8008d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d94:	461a      	mov	r2, r3
 8008d96:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008d9a:	6013      	str	r3, [r2, #0]
 8008d9c:	e008      	b.n	8008db0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	015a      	lsls	r2, r3, #5
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	4413      	add	r3, r2
 8008da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008daa:	461a      	mov	r2, r3
 8008dac:	2300      	movs	r3, #0
 8008dae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	015a      	lsls	r2, r3, #5
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4413      	add	r3, r2
 8008db8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	015a      	lsls	r2, r3, #5
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	4413      	add	r3, r2
 8008dca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dce:	461a      	mov	r2, r3
 8008dd0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008dd4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	3301      	adds	r3, #1
 8008dda:	613b      	str	r3, [r7, #16]
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d3b7      	bcc.n	8008d54 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008df2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008df6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008e04:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d105      	bne.n	8008e18 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	699b      	ldr	r3, [r3, #24]
 8008e10:	f043 0210 	orr.w	r2, r3, #16
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	699a      	ldr	r2, [r3, #24]
 8008e1c:	4b0e      	ldr	r3, [pc, #56]	; (8008e58 <USB_DevInit+0x2b4>)
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d005      	beq.n	8008e36 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	699b      	ldr	r3, [r3, #24]
 8008e2e:	f043 0208 	orr.w	r2, r3, #8
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008e36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d105      	bne.n	8008e48 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	699a      	ldr	r2, [r3, #24]
 8008e40:	4b06      	ldr	r3, [pc, #24]	; (8008e5c <USB_DevInit+0x2b8>)
 8008e42:	4313      	orrs	r3, r2
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3718      	adds	r7, #24
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e54:	b004      	add	sp, #16
 8008e56:	4770      	bx	lr
 8008e58:	803c3800 	.word	0x803c3800
 8008e5c:	40000004 	.word	0x40000004

08008e60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	3301      	adds	r3, #1
 8008e72:	60fb      	str	r3, [r7, #12]
 8008e74:	4a12      	ldr	r2, [pc, #72]	; (8008ec0 <USB_FlushTxFifo+0x60>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d901      	bls.n	8008e7e <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008e7a:	2303      	movs	r3, #3
 8008e7c:	e01a      	b.n	8008eb4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	daf3      	bge.n	8008e6e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008e86:	2300      	movs	r3, #0
 8008e88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	019b      	lsls	r3, r3, #6
 8008e8e:	f043 0220 	orr.w	r2, r3, #32
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	3301      	adds	r3, #1
 8008e9a:	60fb      	str	r3, [r7, #12]
 8008e9c:	4a08      	ldr	r2, [pc, #32]	; (8008ec0 <USB_FlushTxFifo+0x60>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d901      	bls.n	8008ea6 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8008ea2:	2303      	movs	r3, #3
 8008ea4:	e006      	b.n	8008eb4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	f003 0320 	and.w	r3, r3, #32
 8008eae:	2b20      	cmp	r3, #32
 8008eb0:	d0f1      	beq.n	8008e96 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3714      	adds	r7, #20
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr
 8008ec0:	00030d40 	.word	0x00030d40

08008ec4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	60fb      	str	r3, [r7, #12]
 8008ed6:	4a11      	ldr	r2, [pc, #68]	; (8008f1c <USB_FlushRxFifo+0x58>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d901      	bls.n	8008ee0 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8008edc:	2303      	movs	r3, #3
 8008ede:	e017      	b.n	8008f10 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	daf3      	bge.n	8008ed0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2210      	movs	r2, #16
 8008ef0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	60fb      	str	r3, [r7, #12]
 8008ef8:	4a08      	ldr	r2, [pc, #32]	; (8008f1c <USB_FlushRxFifo+0x58>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d901      	bls.n	8008f02 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8008efe:	2303      	movs	r3, #3
 8008f00:	e006      	b.n	8008f10 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	f003 0310 	and.w	r3, r3, #16
 8008f0a:	2b10      	cmp	r3, #16
 8008f0c:	d0f1      	beq.n	8008ef2 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3714      	adds	r7, #20
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr
 8008f1c:	00030d40 	.word	0x00030d40

08008f20 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b085      	sub	sp, #20
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	460b      	mov	r3, r1
 8008f2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	78fb      	ldrb	r3, [r7, #3]
 8008f3a:	68f9      	ldr	r1, [r7, #12]
 8008f3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f40:	4313      	orrs	r3, r2
 8008f42:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008f44:	2300      	movs	r3, #0
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3714      	adds	r7, #20
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr

08008f52 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008f52:	b480      	push	{r7}
 8008f54:	b085      	sub	sp, #20
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008f6c:	f023 0303 	bic.w	r3, r3, #3
 8008f70:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	68fa      	ldr	r2, [r7, #12]
 8008f7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f80:	f043 0302 	orr.w	r3, r3, #2
 8008f84:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3714      	adds	r7, #20
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	695b      	ldr	r3, [r3, #20]
 8008fa0:	f003 0301 	and.w	r3, r3, #1
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	60fb      	str	r3, [r7, #12]
 8008fc2:	4a13      	ldr	r2, [pc, #76]	; (8009010 <USB_CoreReset+0x60>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d901      	bls.n	8008fcc <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8008fc8:	2303      	movs	r3, #3
 8008fca:	e01a      	b.n	8009002 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	691b      	ldr	r3, [r3, #16]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	daf3      	bge.n	8008fbc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	691b      	ldr	r3, [r3, #16]
 8008fdc:	f043 0201 	orr.w	r2, r3, #1
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	60fb      	str	r3, [r7, #12]
 8008fea:	4a09      	ldr	r2, [pc, #36]	; (8009010 <USB_CoreReset+0x60>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d901      	bls.n	8008ff4 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8008ff0:	2303      	movs	r3, #3
 8008ff2:	e006      	b.n	8009002 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	691b      	ldr	r3, [r3, #16]
 8008ff8:	f003 0301 	and.w	r3, r3, #1
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d0f1      	beq.n	8008fe4 <USB_CoreReset+0x34>

  return HAL_OK;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3714      	adds	r7, #20
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	00030d40 	.word	0x00030d40

08009014 <__errno>:
 8009014:	4b01      	ldr	r3, [pc, #4]	; (800901c <__errno+0x8>)
 8009016:	6818      	ldr	r0, [r3, #0]
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	2000002c 	.word	0x2000002c

08009020 <__libc_init_array>:
 8009020:	b570      	push	{r4, r5, r6, lr}
 8009022:	4d0d      	ldr	r5, [pc, #52]	; (8009058 <__libc_init_array+0x38>)
 8009024:	4c0d      	ldr	r4, [pc, #52]	; (800905c <__libc_init_array+0x3c>)
 8009026:	1b64      	subs	r4, r4, r5
 8009028:	10a4      	asrs	r4, r4, #2
 800902a:	2600      	movs	r6, #0
 800902c:	42a6      	cmp	r6, r4
 800902e:	d109      	bne.n	8009044 <__libc_init_array+0x24>
 8009030:	4d0b      	ldr	r5, [pc, #44]	; (8009060 <__libc_init_array+0x40>)
 8009032:	4c0c      	ldr	r4, [pc, #48]	; (8009064 <__libc_init_array+0x44>)
 8009034:	f003 fe6a 	bl	800cd0c <_init>
 8009038:	1b64      	subs	r4, r4, r5
 800903a:	10a4      	asrs	r4, r4, #2
 800903c:	2600      	movs	r6, #0
 800903e:	42a6      	cmp	r6, r4
 8009040:	d105      	bne.n	800904e <__libc_init_array+0x2e>
 8009042:	bd70      	pop	{r4, r5, r6, pc}
 8009044:	f855 3b04 	ldr.w	r3, [r5], #4
 8009048:	4798      	blx	r3
 800904a:	3601      	adds	r6, #1
 800904c:	e7ee      	b.n	800902c <__libc_init_array+0xc>
 800904e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009052:	4798      	blx	r3
 8009054:	3601      	adds	r6, #1
 8009056:	e7f2      	b.n	800903e <__libc_init_array+0x1e>
 8009058:	0800d198 	.word	0x0800d198
 800905c:	0800d198 	.word	0x0800d198
 8009060:	0800d198 	.word	0x0800d198
 8009064:	0800d19c 	.word	0x0800d19c

08009068 <memset>:
 8009068:	4402      	add	r2, r0
 800906a:	4603      	mov	r3, r0
 800906c:	4293      	cmp	r3, r2
 800906e:	d100      	bne.n	8009072 <memset+0xa>
 8009070:	4770      	bx	lr
 8009072:	f803 1b01 	strb.w	r1, [r3], #1
 8009076:	e7f9      	b.n	800906c <memset+0x4>

08009078 <__cvt>:
 8009078:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800907c:	ec55 4b10 	vmov	r4, r5, d0
 8009080:	2d00      	cmp	r5, #0
 8009082:	460e      	mov	r6, r1
 8009084:	4619      	mov	r1, r3
 8009086:	462b      	mov	r3, r5
 8009088:	bfbb      	ittet	lt
 800908a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800908e:	461d      	movlt	r5, r3
 8009090:	2300      	movge	r3, #0
 8009092:	232d      	movlt	r3, #45	; 0x2d
 8009094:	700b      	strb	r3, [r1, #0]
 8009096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009098:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800909c:	4691      	mov	r9, r2
 800909e:	f023 0820 	bic.w	r8, r3, #32
 80090a2:	bfbc      	itt	lt
 80090a4:	4622      	movlt	r2, r4
 80090a6:	4614      	movlt	r4, r2
 80090a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80090ac:	d005      	beq.n	80090ba <__cvt+0x42>
 80090ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80090b2:	d100      	bne.n	80090b6 <__cvt+0x3e>
 80090b4:	3601      	adds	r6, #1
 80090b6:	2102      	movs	r1, #2
 80090b8:	e000      	b.n	80090bc <__cvt+0x44>
 80090ba:	2103      	movs	r1, #3
 80090bc:	ab03      	add	r3, sp, #12
 80090be:	9301      	str	r3, [sp, #4]
 80090c0:	ab02      	add	r3, sp, #8
 80090c2:	9300      	str	r3, [sp, #0]
 80090c4:	ec45 4b10 	vmov	d0, r4, r5
 80090c8:	4653      	mov	r3, sl
 80090ca:	4632      	mov	r2, r6
 80090cc:	f000 fcec 	bl	8009aa8 <_dtoa_r>
 80090d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80090d4:	4607      	mov	r7, r0
 80090d6:	d102      	bne.n	80090de <__cvt+0x66>
 80090d8:	f019 0f01 	tst.w	r9, #1
 80090dc:	d022      	beq.n	8009124 <__cvt+0xac>
 80090de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80090e2:	eb07 0906 	add.w	r9, r7, r6
 80090e6:	d110      	bne.n	800910a <__cvt+0x92>
 80090e8:	783b      	ldrb	r3, [r7, #0]
 80090ea:	2b30      	cmp	r3, #48	; 0x30
 80090ec:	d10a      	bne.n	8009104 <__cvt+0x8c>
 80090ee:	2200      	movs	r2, #0
 80090f0:	2300      	movs	r3, #0
 80090f2:	4620      	mov	r0, r4
 80090f4:	4629      	mov	r1, r5
 80090f6:	f7f7 fd07 	bl	8000b08 <__aeabi_dcmpeq>
 80090fa:	b918      	cbnz	r0, 8009104 <__cvt+0x8c>
 80090fc:	f1c6 0601 	rsb	r6, r6, #1
 8009100:	f8ca 6000 	str.w	r6, [sl]
 8009104:	f8da 3000 	ldr.w	r3, [sl]
 8009108:	4499      	add	r9, r3
 800910a:	2200      	movs	r2, #0
 800910c:	2300      	movs	r3, #0
 800910e:	4620      	mov	r0, r4
 8009110:	4629      	mov	r1, r5
 8009112:	f7f7 fcf9 	bl	8000b08 <__aeabi_dcmpeq>
 8009116:	b108      	cbz	r0, 800911c <__cvt+0xa4>
 8009118:	f8cd 900c 	str.w	r9, [sp, #12]
 800911c:	2230      	movs	r2, #48	; 0x30
 800911e:	9b03      	ldr	r3, [sp, #12]
 8009120:	454b      	cmp	r3, r9
 8009122:	d307      	bcc.n	8009134 <__cvt+0xbc>
 8009124:	9b03      	ldr	r3, [sp, #12]
 8009126:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009128:	1bdb      	subs	r3, r3, r7
 800912a:	4638      	mov	r0, r7
 800912c:	6013      	str	r3, [r2, #0]
 800912e:	b004      	add	sp, #16
 8009130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009134:	1c59      	adds	r1, r3, #1
 8009136:	9103      	str	r1, [sp, #12]
 8009138:	701a      	strb	r2, [r3, #0]
 800913a:	e7f0      	b.n	800911e <__cvt+0xa6>

0800913c <__exponent>:
 800913c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800913e:	4603      	mov	r3, r0
 8009140:	2900      	cmp	r1, #0
 8009142:	bfb8      	it	lt
 8009144:	4249      	neglt	r1, r1
 8009146:	f803 2b02 	strb.w	r2, [r3], #2
 800914a:	bfb4      	ite	lt
 800914c:	222d      	movlt	r2, #45	; 0x2d
 800914e:	222b      	movge	r2, #43	; 0x2b
 8009150:	2909      	cmp	r1, #9
 8009152:	7042      	strb	r2, [r0, #1]
 8009154:	dd2a      	ble.n	80091ac <__exponent+0x70>
 8009156:	f10d 0407 	add.w	r4, sp, #7
 800915a:	46a4      	mov	ip, r4
 800915c:	270a      	movs	r7, #10
 800915e:	46a6      	mov	lr, r4
 8009160:	460a      	mov	r2, r1
 8009162:	fb91 f6f7 	sdiv	r6, r1, r7
 8009166:	fb07 1516 	mls	r5, r7, r6, r1
 800916a:	3530      	adds	r5, #48	; 0x30
 800916c:	2a63      	cmp	r2, #99	; 0x63
 800916e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009172:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009176:	4631      	mov	r1, r6
 8009178:	dcf1      	bgt.n	800915e <__exponent+0x22>
 800917a:	3130      	adds	r1, #48	; 0x30
 800917c:	f1ae 0502 	sub.w	r5, lr, #2
 8009180:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009184:	1c44      	adds	r4, r0, #1
 8009186:	4629      	mov	r1, r5
 8009188:	4561      	cmp	r1, ip
 800918a:	d30a      	bcc.n	80091a2 <__exponent+0x66>
 800918c:	f10d 0209 	add.w	r2, sp, #9
 8009190:	eba2 020e 	sub.w	r2, r2, lr
 8009194:	4565      	cmp	r5, ip
 8009196:	bf88      	it	hi
 8009198:	2200      	movhi	r2, #0
 800919a:	4413      	add	r3, r2
 800919c:	1a18      	subs	r0, r3, r0
 800919e:	b003      	add	sp, #12
 80091a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80091aa:	e7ed      	b.n	8009188 <__exponent+0x4c>
 80091ac:	2330      	movs	r3, #48	; 0x30
 80091ae:	3130      	adds	r1, #48	; 0x30
 80091b0:	7083      	strb	r3, [r0, #2]
 80091b2:	70c1      	strb	r1, [r0, #3]
 80091b4:	1d03      	adds	r3, r0, #4
 80091b6:	e7f1      	b.n	800919c <__exponent+0x60>

080091b8 <_printf_float>:
 80091b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091bc:	ed2d 8b02 	vpush	{d8}
 80091c0:	b08d      	sub	sp, #52	; 0x34
 80091c2:	460c      	mov	r4, r1
 80091c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80091c8:	4616      	mov	r6, r2
 80091ca:	461f      	mov	r7, r3
 80091cc:	4605      	mov	r5, r0
 80091ce:	f001 fa57 	bl	800a680 <_localeconv_r>
 80091d2:	f8d0 a000 	ldr.w	sl, [r0]
 80091d6:	4650      	mov	r0, sl
 80091d8:	f7f7 f81a 	bl	8000210 <strlen>
 80091dc:	2300      	movs	r3, #0
 80091de:	930a      	str	r3, [sp, #40]	; 0x28
 80091e0:	6823      	ldr	r3, [r4, #0]
 80091e2:	9305      	str	r3, [sp, #20]
 80091e4:	f8d8 3000 	ldr.w	r3, [r8]
 80091e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80091ec:	3307      	adds	r3, #7
 80091ee:	f023 0307 	bic.w	r3, r3, #7
 80091f2:	f103 0208 	add.w	r2, r3, #8
 80091f6:	f8c8 2000 	str.w	r2, [r8]
 80091fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009202:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009206:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800920a:	9307      	str	r3, [sp, #28]
 800920c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009210:	ee08 0a10 	vmov	s16, r0
 8009214:	4b9f      	ldr	r3, [pc, #636]	; (8009494 <_printf_float+0x2dc>)
 8009216:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800921a:	f04f 32ff 	mov.w	r2, #4294967295
 800921e:	f7f7 fca5 	bl	8000b6c <__aeabi_dcmpun>
 8009222:	bb88      	cbnz	r0, 8009288 <_printf_float+0xd0>
 8009224:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009228:	4b9a      	ldr	r3, [pc, #616]	; (8009494 <_printf_float+0x2dc>)
 800922a:	f04f 32ff 	mov.w	r2, #4294967295
 800922e:	f7f7 fc7f 	bl	8000b30 <__aeabi_dcmple>
 8009232:	bb48      	cbnz	r0, 8009288 <_printf_float+0xd0>
 8009234:	2200      	movs	r2, #0
 8009236:	2300      	movs	r3, #0
 8009238:	4640      	mov	r0, r8
 800923a:	4649      	mov	r1, r9
 800923c:	f7f7 fc6e 	bl	8000b1c <__aeabi_dcmplt>
 8009240:	b110      	cbz	r0, 8009248 <_printf_float+0x90>
 8009242:	232d      	movs	r3, #45	; 0x2d
 8009244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009248:	4b93      	ldr	r3, [pc, #588]	; (8009498 <_printf_float+0x2e0>)
 800924a:	4894      	ldr	r0, [pc, #592]	; (800949c <_printf_float+0x2e4>)
 800924c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009250:	bf94      	ite	ls
 8009252:	4698      	movls	r8, r3
 8009254:	4680      	movhi	r8, r0
 8009256:	2303      	movs	r3, #3
 8009258:	6123      	str	r3, [r4, #16]
 800925a:	9b05      	ldr	r3, [sp, #20]
 800925c:	f023 0204 	bic.w	r2, r3, #4
 8009260:	6022      	str	r2, [r4, #0]
 8009262:	f04f 0900 	mov.w	r9, #0
 8009266:	9700      	str	r7, [sp, #0]
 8009268:	4633      	mov	r3, r6
 800926a:	aa0b      	add	r2, sp, #44	; 0x2c
 800926c:	4621      	mov	r1, r4
 800926e:	4628      	mov	r0, r5
 8009270:	f000 f9d8 	bl	8009624 <_printf_common>
 8009274:	3001      	adds	r0, #1
 8009276:	f040 8090 	bne.w	800939a <_printf_float+0x1e2>
 800927a:	f04f 30ff 	mov.w	r0, #4294967295
 800927e:	b00d      	add	sp, #52	; 0x34
 8009280:	ecbd 8b02 	vpop	{d8}
 8009284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009288:	4642      	mov	r2, r8
 800928a:	464b      	mov	r3, r9
 800928c:	4640      	mov	r0, r8
 800928e:	4649      	mov	r1, r9
 8009290:	f7f7 fc6c 	bl	8000b6c <__aeabi_dcmpun>
 8009294:	b140      	cbz	r0, 80092a8 <_printf_float+0xf0>
 8009296:	464b      	mov	r3, r9
 8009298:	2b00      	cmp	r3, #0
 800929a:	bfbc      	itt	lt
 800929c:	232d      	movlt	r3, #45	; 0x2d
 800929e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80092a2:	487f      	ldr	r0, [pc, #508]	; (80094a0 <_printf_float+0x2e8>)
 80092a4:	4b7f      	ldr	r3, [pc, #508]	; (80094a4 <_printf_float+0x2ec>)
 80092a6:	e7d1      	b.n	800924c <_printf_float+0x94>
 80092a8:	6863      	ldr	r3, [r4, #4]
 80092aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80092ae:	9206      	str	r2, [sp, #24]
 80092b0:	1c5a      	adds	r2, r3, #1
 80092b2:	d13f      	bne.n	8009334 <_printf_float+0x17c>
 80092b4:	2306      	movs	r3, #6
 80092b6:	6063      	str	r3, [r4, #4]
 80092b8:	9b05      	ldr	r3, [sp, #20]
 80092ba:	6861      	ldr	r1, [r4, #4]
 80092bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80092c0:	2300      	movs	r3, #0
 80092c2:	9303      	str	r3, [sp, #12]
 80092c4:	ab0a      	add	r3, sp, #40	; 0x28
 80092c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80092ca:	ab09      	add	r3, sp, #36	; 0x24
 80092cc:	ec49 8b10 	vmov	d0, r8, r9
 80092d0:	9300      	str	r3, [sp, #0]
 80092d2:	6022      	str	r2, [r4, #0]
 80092d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80092d8:	4628      	mov	r0, r5
 80092da:	f7ff fecd 	bl	8009078 <__cvt>
 80092de:	9b06      	ldr	r3, [sp, #24]
 80092e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092e2:	2b47      	cmp	r3, #71	; 0x47
 80092e4:	4680      	mov	r8, r0
 80092e6:	d108      	bne.n	80092fa <_printf_float+0x142>
 80092e8:	1cc8      	adds	r0, r1, #3
 80092ea:	db02      	blt.n	80092f2 <_printf_float+0x13a>
 80092ec:	6863      	ldr	r3, [r4, #4]
 80092ee:	4299      	cmp	r1, r3
 80092f0:	dd41      	ble.n	8009376 <_printf_float+0x1be>
 80092f2:	f1ab 0b02 	sub.w	fp, fp, #2
 80092f6:	fa5f fb8b 	uxtb.w	fp, fp
 80092fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80092fe:	d820      	bhi.n	8009342 <_printf_float+0x18a>
 8009300:	3901      	subs	r1, #1
 8009302:	465a      	mov	r2, fp
 8009304:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009308:	9109      	str	r1, [sp, #36]	; 0x24
 800930a:	f7ff ff17 	bl	800913c <__exponent>
 800930e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009310:	1813      	adds	r3, r2, r0
 8009312:	2a01      	cmp	r2, #1
 8009314:	4681      	mov	r9, r0
 8009316:	6123      	str	r3, [r4, #16]
 8009318:	dc02      	bgt.n	8009320 <_printf_float+0x168>
 800931a:	6822      	ldr	r2, [r4, #0]
 800931c:	07d2      	lsls	r2, r2, #31
 800931e:	d501      	bpl.n	8009324 <_printf_float+0x16c>
 8009320:	3301      	adds	r3, #1
 8009322:	6123      	str	r3, [r4, #16]
 8009324:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009328:	2b00      	cmp	r3, #0
 800932a:	d09c      	beq.n	8009266 <_printf_float+0xae>
 800932c:	232d      	movs	r3, #45	; 0x2d
 800932e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009332:	e798      	b.n	8009266 <_printf_float+0xae>
 8009334:	9a06      	ldr	r2, [sp, #24]
 8009336:	2a47      	cmp	r2, #71	; 0x47
 8009338:	d1be      	bne.n	80092b8 <_printf_float+0x100>
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1bc      	bne.n	80092b8 <_printf_float+0x100>
 800933e:	2301      	movs	r3, #1
 8009340:	e7b9      	b.n	80092b6 <_printf_float+0xfe>
 8009342:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009346:	d118      	bne.n	800937a <_printf_float+0x1c2>
 8009348:	2900      	cmp	r1, #0
 800934a:	6863      	ldr	r3, [r4, #4]
 800934c:	dd0b      	ble.n	8009366 <_printf_float+0x1ae>
 800934e:	6121      	str	r1, [r4, #16]
 8009350:	b913      	cbnz	r3, 8009358 <_printf_float+0x1a0>
 8009352:	6822      	ldr	r2, [r4, #0]
 8009354:	07d0      	lsls	r0, r2, #31
 8009356:	d502      	bpl.n	800935e <_printf_float+0x1a6>
 8009358:	3301      	adds	r3, #1
 800935a:	440b      	add	r3, r1
 800935c:	6123      	str	r3, [r4, #16]
 800935e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009360:	f04f 0900 	mov.w	r9, #0
 8009364:	e7de      	b.n	8009324 <_printf_float+0x16c>
 8009366:	b913      	cbnz	r3, 800936e <_printf_float+0x1b6>
 8009368:	6822      	ldr	r2, [r4, #0]
 800936a:	07d2      	lsls	r2, r2, #31
 800936c:	d501      	bpl.n	8009372 <_printf_float+0x1ba>
 800936e:	3302      	adds	r3, #2
 8009370:	e7f4      	b.n	800935c <_printf_float+0x1a4>
 8009372:	2301      	movs	r3, #1
 8009374:	e7f2      	b.n	800935c <_printf_float+0x1a4>
 8009376:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800937a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800937c:	4299      	cmp	r1, r3
 800937e:	db05      	blt.n	800938c <_printf_float+0x1d4>
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	6121      	str	r1, [r4, #16]
 8009384:	07d8      	lsls	r0, r3, #31
 8009386:	d5ea      	bpl.n	800935e <_printf_float+0x1a6>
 8009388:	1c4b      	adds	r3, r1, #1
 800938a:	e7e7      	b.n	800935c <_printf_float+0x1a4>
 800938c:	2900      	cmp	r1, #0
 800938e:	bfd4      	ite	le
 8009390:	f1c1 0202 	rsble	r2, r1, #2
 8009394:	2201      	movgt	r2, #1
 8009396:	4413      	add	r3, r2
 8009398:	e7e0      	b.n	800935c <_printf_float+0x1a4>
 800939a:	6823      	ldr	r3, [r4, #0]
 800939c:	055a      	lsls	r2, r3, #21
 800939e:	d407      	bmi.n	80093b0 <_printf_float+0x1f8>
 80093a0:	6923      	ldr	r3, [r4, #16]
 80093a2:	4642      	mov	r2, r8
 80093a4:	4631      	mov	r1, r6
 80093a6:	4628      	mov	r0, r5
 80093a8:	47b8      	blx	r7
 80093aa:	3001      	adds	r0, #1
 80093ac:	d12c      	bne.n	8009408 <_printf_float+0x250>
 80093ae:	e764      	b.n	800927a <_printf_float+0xc2>
 80093b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80093b4:	f240 80e0 	bls.w	8009578 <_printf_float+0x3c0>
 80093b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80093bc:	2200      	movs	r2, #0
 80093be:	2300      	movs	r3, #0
 80093c0:	f7f7 fba2 	bl	8000b08 <__aeabi_dcmpeq>
 80093c4:	2800      	cmp	r0, #0
 80093c6:	d034      	beq.n	8009432 <_printf_float+0x27a>
 80093c8:	4a37      	ldr	r2, [pc, #220]	; (80094a8 <_printf_float+0x2f0>)
 80093ca:	2301      	movs	r3, #1
 80093cc:	4631      	mov	r1, r6
 80093ce:	4628      	mov	r0, r5
 80093d0:	47b8      	blx	r7
 80093d2:	3001      	adds	r0, #1
 80093d4:	f43f af51 	beq.w	800927a <_printf_float+0xc2>
 80093d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80093dc:	429a      	cmp	r2, r3
 80093de:	db02      	blt.n	80093e6 <_printf_float+0x22e>
 80093e0:	6823      	ldr	r3, [r4, #0]
 80093e2:	07d8      	lsls	r0, r3, #31
 80093e4:	d510      	bpl.n	8009408 <_printf_float+0x250>
 80093e6:	ee18 3a10 	vmov	r3, s16
 80093ea:	4652      	mov	r2, sl
 80093ec:	4631      	mov	r1, r6
 80093ee:	4628      	mov	r0, r5
 80093f0:	47b8      	blx	r7
 80093f2:	3001      	adds	r0, #1
 80093f4:	f43f af41 	beq.w	800927a <_printf_float+0xc2>
 80093f8:	f04f 0800 	mov.w	r8, #0
 80093fc:	f104 091a 	add.w	r9, r4, #26
 8009400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009402:	3b01      	subs	r3, #1
 8009404:	4543      	cmp	r3, r8
 8009406:	dc09      	bgt.n	800941c <_printf_float+0x264>
 8009408:	6823      	ldr	r3, [r4, #0]
 800940a:	079b      	lsls	r3, r3, #30
 800940c:	f100 8105 	bmi.w	800961a <_printf_float+0x462>
 8009410:	68e0      	ldr	r0, [r4, #12]
 8009412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009414:	4298      	cmp	r0, r3
 8009416:	bfb8      	it	lt
 8009418:	4618      	movlt	r0, r3
 800941a:	e730      	b.n	800927e <_printf_float+0xc6>
 800941c:	2301      	movs	r3, #1
 800941e:	464a      	mov	r2, r9
 8009420:	4631      	mov	r1, r6
 8009422:	4628      	mov	r0, r5
 8009424:	47b8      	blx	r7
 8009426:	3001      	adds	r0, #1
 8009428:	f43f af27 	beq.w	800927a <_printf_float+0xc2>
 800942c:	f108 0801 	add.w	r8, r8, #1
 8009430:	e7e6      	b.n	8009400 <_printf_float+0x248>
 8009432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009434:	2b00      	cmp	r3, #0
 8009436:	dc39      	bgt.n	80094ac <_printf_float+0x2f4>
 8009438:	4a1b      	ldr	r2, [pc, #108]	; (80094a8 <_printf_float+0x2f0>)
 800943a:	2301      	movs	r3, #1
 800943c:	4631      	mov	r1, r6
 800943e:	4628      	mov	r0, r5
 8009440:	47b8      	blx	r7
 8009442:	3001      	adds	r0, #1
 8009444:	f43f af19 	beq.w	800927a <_printf_float+0xc2>
 8009448:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800944c:	4313      	orrs	r3, r2
 800944e:	d102      	bne.n	8009456 <_printf_float+0x29e>
 8009450:	6823      	ldr	r3, [r4, #0]
 8009452:	07d9      	lsls	r1, r3, #31
 8009454:	d5d8      	bpl.n	8009408 <_printf_float+0x250>
 8009456:	ee18 3a10 	vmov	r3, s16
 800945a:	4652      	mov	r2, sl
 800945c:	4631      	mov	r1, r6
 800945e:	4628      	mov	r0, r5
 8009460:	47b8      	blx	r7
 8009462:	3001      	adds	r0, #1
 8009464:	f43f af09 	beq.w	800927a <_printf_float+0xc2>
 8009468:	f04f 0900 	mov.w	r9, #0
 800946c:	f104 0a1a 	add.w	sl, r4, #26
 8009470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009472:	425b      	negs	r3, r3
 8009474:	454b      	cmp	r3, r9
 8009476:	dc01      	bgt.n	800947c <_printf_float+0x2c4>
 8009478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800947a:	e792      	b.n	80093a2 <_printf_float+0x1ea>
 800947c:	2301      	movs	r3, #1
 800947e:	4652      	mov	r2, sl
 8009480:	4631      	mov	r1, r6
 8009482:	4628      	mov	r0, r5
 8009484:	47b8      	blx	r7
 8009486:	3001      	adds	r0, #1
 8009488:	f43f aef7 	beq.w	800927a <_printf_float+0xc2>
 800948c:	f109 0901 	add.w	r9, r9, #1
 8009490:	e7ee      	b.n	8009470 <_printf_float+0x2b8>
 8009492:	bf00      	nop
 8009494:	7fefffff 	.word	0x7fefffff
 8009498:	0800cd6c 	.word	0x0800cd6c
 800949c:	0800cd70 	.word	0x0800cd70
 80094a0:	0800cd78 	.word	0x0800cd78
 80094a4:	0800cd74 	.word	0x0800cd74
 80094a8:	0800cd7c 	.word	0x0800cd7c
 80094ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80094b0:	429a      	cmp	r2, r3
 80094b2:	bfa8      	it	ge
 80094b4:	461a      	movge	r2, r3
 80094b6:	2a00      	cmp	r2, #0
 80094b8:	4691      	mov	r9, r2
 80094ba:	dc37      	bgt.n	800952c <_printf_float+0x374>
 80094bc:	f04f 0b00 	mov.w	fp, #0
 80094c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80094c4:	f104 021a 	add.w	r2, r4, #26
 80094c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80094ca:	9305      	str	r3, [sp, #20]
 80094cc:	eba3 0309 	sub.w	r3, r3, r9
 80094d0:	455b      	cmp	r3, fp
 80094d2:	dc33      	bgt.n	800953c <_printf_float+0x384>
 80094d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80094d8:	429a      	cmp	r2, r3
 80094da:	db3b      	blt.n	8009554 <_printf_float+0x39c>
 80094dc:	6823      	ldr	r3, [r4, #0]
 80094de:	07da      	lsls	r2, r3, #31
 80094e0:	d438      	bmi.n	8009554 <_printf_float+0x39c>
 80094e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094e4:	9b05      	ldr	r3, [sp, #20]
 80094e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094e8:	1ad3      	subs	r3, r2, r3
 80094ea:	eba2 0901 	sub.w	r9, r2, r1
 80094ee:	4599      	cmp	r9, r3
 80094f0:	bfa8      	it	ge
 80094f2:	4699      	movge	r9, r3
 80094f4:	f1b9 0f00 	cmp.w	r9, #0
 80094f8:	dc35      	bgt.n	8009566 <_printf_float+0x3ae>
 80094fa:	f04f 0800 	mov.w	r8, #0
 80094fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009502:	f104 0a1a 	add.w	sl, r4, #26
 8009506:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800950a:	1a9b      	subs	r3, r3, r2
 800950c:	eba3 0309 	sub.w	r3, r3, r9
 8009510:	4543      	cmp	r3, r8
 8009512:	f77f af79 	ble.w	8009408 <_printf_float+0x250>
 8009516:	2301      	movs	r3, #1
 8009518:	4652      	mov	r2, sl
 800951a:	4631      	mov	r1, r6
 800951c:	4628      	mov	r0, r5
 800951e:	47b8      	blx	r7
 8009520:	3001      	adds	r0, #1
 8009522:	f43f aeaa 	beq.w	800927a <_printf_float+0xc2>
 8009526:	f108 0801 	add.w	r8, r8, #1
 800952a:	e7ec      	b.n	8009506 <_printf_float+0x34e>
 800952c:	4613      	mov	r3, r2
 800952e:	4631      	mov	r1, r6
 8009530:	4642      	mov	r2, r8
 8009532:	4628      	mov	r0, r5
 8009534:	47b8      	blx	r7
 8009536:	3001      	adds	r0, #1
 8009538:	d1c0      	bne.n	80094bc <_printf_float+0x304>
 800953a:	e69e      	b.n	800927a <_printf_float+0xc2>
 800953c:	2301      	movs	r3, #1
 800953e:	4631      	mov	r1, r6
 8009540:	4628      	mov	r0, r5
 8009542:	9205      	str	r2, [sp, #20]
 8009544:	47b8      	blx	r7
 8009546:	3001      	adds	r0, #1
 8009548:	f43f ae97 	beq.w	800927a <_printf_float+0xc2>
 800954c:	9a05      	ldr	r2, [sp, #20]
 800954e:	f10b 0b01 	add.w	fp, fp, #1
 8009552:	e7b9      	b.n	80094c8 <_printf_float+0x310>
 8009554:	ee18 3a10 	vmov	r3, s16
 8009558:	4652      	mov	r2, sl
 800955a:	4631      	mov	r1, r6
 800955c:	4628      	mov	r0, r5
 800955e:	47b8      	blx	r7
 8009560:	3001      	adds	r0, #1
 8009562:	d1be      	bne.n	80094e2 <_printf_float+0x32a>
 8009564:	e689      	b.n	800927a <_printf_float+0xc2>
 8009566:	9a05      	ldr	r2, [sp, #20]
 8009568:	464b      	mov	r3, r9
 800956a:	4442      	add	r2, r8
 800956c:	4631      	mov	r1, r6
 800956e:	4628      	mov	r0, r5
 8009570:	47b8      	blx	r7
 8009572:	3001      	adds	r0, #1
 8009574:	d1c1      	bne.n	80094fa <_printf_float+0x342>
 8009576:	e680      	b.n	800927a <_printf_float+0xc2>
 8009578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800957a:	2a01      	cmp	r2, #1
 800957c:	dc01      	bgt.n	8009582 <_printf_float+0x3ca>
 800957e:	07db      	lsls	r3, r3, #31
 8009580:	d538      	bpl.n	80095f4 <_printf_float+0x43c>
 8009582:	2301      	movs	r3, #1
 8009584:	4642      	mov	r2, r8
 8009586:	4631      	mov	r1, r6
 8009588:	4628      	mov	r0, r5
 800958a:	47b8      	blx	r7
 800958c:	3001      	adds	r0, #1
 800958e:	f43f ae74 	beq.w	800927a <_printf_float+0xc2>
 8009592:	ee18 3a10 	vmov	r3, s16
 8009596:	4652      	mov	r2, sl
 8009598:	4631      	mov	r1, r6
 800959a:	4628      	mov	r0, r5
 800959c:	47b8      	blx	r7
 800959e:	3001      	adds	r0, #1
 80095a0:	f43f ae6b 	beq.w	800927a <_printf_float+0xc2>
 80095a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80095a8:	2200      	movs	r2, #0
 80095aa:	2300      	movs	r3, #0
 80095ac:	f7f7 faac 	bl	8000b08 <__aeabi_dcmpeq>
 80095b0:	b9d8      	cbnz	r0, 80095ea <_printf_float+0x432>
 80095b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095b4:	f108 0201 	add.w	r2, r8, #1
 80095b8:	3b01      	subs	r3, #1
 80095ba:	4631      	mov	r1, r6
 80095bc:	4628      	mov	r0, r5
 80095be:	47b8      	blx	r7
 80095c0:	3001      	adds	r0, #1
 80095c2:	d10e      	bne.n	80095e2 <_printf_float+0x42a>
 80095c4:	e659      	b.n	800927a <_printf_float+0xc2>
 80095c6:	2301      	movs	r3, #1
 80095c8:	4652      	mov	r2, sl
 80095ca:	4631      	mov	r1, r6
 80095cc:	4628      	mov	r0, r5
 80095ce:	47b8      	blx	r7
 80095d0:	3001      	adds	r0, #1
 80095d2:	f43f ae52 	beq.w	800927a <_printf_float+0xc2>
 80095d6:	f108 0801 	add.w	r8, r8, #1
 80095da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095dc:	3b01      	subs	r3, #1
 80095de:	4543      	cmp	r3, r8
 80095e0:	dcf1      	bgt.n	80095c6 <_printf_float+0x40e>
 80095e2:	464b      	mov	r3, r9
 80095e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80095e8:	e6dc      	b.n	80093a4 <_printf_float+0x1ec>
 80095ea:	f04f 0800 	mov.w	r8, #0
 80095ee:	f104 0a1a 	add.w	sl, r4, #26
 80095f2:	e7f2      	b.n	80095da <_printf_float+0x422>
 80095f4:	2301      	movs	r3, #1
 80095f6:	4642      	mov	r2, r8
 80095f8:	e7df      	b.n	80095ba <_printf_float+0x402>
 80095fa:	2301      	movs	r3, #1
 80095fc:	464a      	mov	r2, r9
 80095fe:	4631      	mov	r1, r6
 8009600:	4628      	mov	r0, r5
 8009602:	47b8      	blx	r7
 8009604:	3001      	adds	r0, #1
 8009606:	f43f ae38 	beq.w	800927a <_printf_float+0xc2>
 800960a:	f108 0801 	add.w	r8, r8, #1
 800960e:	68e3      	ldr	r3, [r4, #12]
 8009610:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009612:	1a5b      	subs	r3, r3, r1
 8009614:	4543      	cmp	r3, r8
 8009616:	dcf0      	bgt.n	80095fa <_printf_float+0x442>
 8009618:	e6fa      	b.n	8009410 <_printf_float+0x258>
 800961a:	f04f 0800 	mov.w	r8, #0
 800961e:	f104 0919 	add.w	r9, r4, #25
 8009622:	e7f4      	b.n	800960e <_printf_float+0x456>

08009624 <_printf_common>:
 8009624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009628:	4616      	mov	r6, r2
 800962a:	4699      	mov	r9, r3
 800962c:	688a      	ldr	r2, [r1, #8]
 800962e:	690b      	ldr	r3, [r1, #16]
 8009630:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009634:	4293      	cmp	r3, r2
 8009636:	bfb8      	it	lt
 8009638:	4613      	movlt	r3, r2
 800963a:	6033      	str	r3, [r6, #0]
 800963c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009640:	4607      	mov	r7, r0
 8009642:	460c      	mov	r4, r1
 8009644:	b10a      	cbz	r2, 800964a <_printf_common+0x26>
 8009646:	3301      	adds	r3, #1
 8009648:	6033      	str	r3, [r6, #0]
 800964a:	6823      	ldr	r3, [r4, #0]
 800964c:	0699      	lsls	r1, r3, #26
 800964e:	bf42      	ittt	mi
 8009650:	6833      	ldrmi	r3, [r6, #0]
 8009652:	3302      	addmi	r3, #2
 8009654:	6033      	strmi	r3, [r6, #0]
 8009656:	6825      	ldr	r5, [r4, #0]
 8009658:	f015 0506 	ands.w	r5, r5, #6
 800965c:	d106      	bne.n	800966c <_printf_common+0x48>
 800965e:	f104 0a19 	add.w	sl, r4, #25
 8009662:	68e3      	ldr	r3, [r4, #12]
 8009664:	6832      	ldr	r2, [r6, #0]
 8009666:	1a9b      	subs	r3, r3, r2
 8009668:	42ab      	cmp	r3, r5
 800966a:	dc26      	bgt.n	80096ba <_printf_common+0x96>
 800966c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009670:	1e13      	subs	r3, r2, #0
 8009672:	6822      	ldr	r2, [r4, #0]
 8009674:	bf18      	it	ne
 8009676:	2301      	movne	r3, #1
 8009678:	0692      	lsls	r2, r2, #26
 800967a:	d42b      	bmi.n	80096d4 <_printf_common+0xb0>
 800967c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009680:	4649      	mov	r1, r9
 8009682:	4638      	mov	r0, r7
 8009684:	47c0      	blx	r8
 8009686:	3001      	adds	r0, #1
 8009688:	d01e      	beq.n	80096c8 <_printf_common+0xa4>
 800968a:	6823      	ldr	r3, [r4, #0]
 800968c:	68e5      	ldr	r5, [r4, #12]
 800968e:	6832      	ldr	r2, [r6, #0]
 8009690:	f003 0306 	and.w	r3, r3, #6
 8009694:	2b04      	cmp	r3, #4
 8009696:	bf08      	it	eq
 8009698:	1aad      	subeq	r5, r5, r2
 800969a:	68a3      	ldr	r3, [r4, #8]
 800969c:	6922      	ldr	r2, [r4, #16]
 800969e:	bf0c      	ite	eq
 80096a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096a4:	2500      	movne	r5, #0
 80096a6:	4293      	cmp	r3, r2
 80096a8:	bfc4      	itt	gt
 80096aa:	1a9b      	subgt	r3, r3, r2
 80096ac:	18ed      	addgt	r5, r5, r3
 80096ae:	2600      	movs	r6, #0
 80096b0:	341a      	adds	r4, #26
 80096b2:	42b5      	cmp	r5, r6
 80096b4:	d11a      	bne.n	80096ec <_printf_common+0xc8>
 80096b6:	2000      	movs	r0, #0
 80096b8:	e008      	b.n	80096cc <_printf_common+0xa8>
 80096ba:	2301      	movs	r3, #1
 80096bc:	4652      	mov	r2, sl
 80096be:	4649      	mov	r1, r9
 80096c0:	4638      	mov	r0, r7
 80096c2:	47c0      	blx	r8
 80096c4:	3001      	adds	r0, #1
 80096c6:	d103      	bne.n	80096d0 <_printf_common+0xac>
 80096c8:	f04f 30ff 	mov.w	r0, #4294967295
 80096cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096d0:	3501      	adds	r5, #1
 80096d2:	e7c6      	b.n	8009662 <_printf_common+0x3e>
 80096d4:	18e1      	adds	r1, r4, r3
 80096d6:	1c5a      	adds	r2, r3, #1
 80096d8:	2030      	movs	r0, #48	; 0x30
 80096da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80096de:	4422      	add	r2, r4
 80096e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80096e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80096e8:	3302      	adds	r3, #2
 80096ea:	e7c7      	b.n	800967c <_printf_common+0x58>
 80096ec:	2301      	movs	r3, #1
 80096ee:	4622      	mov	r2, r4
 80096f0:	4649      	mov	r1, r9
 80096f2:	4638      	mov	r0, r7
 80096f4:	47c0      	blx	r8
 80096f6:	3001      	adds	r0, #1
 80096f8:	d0e6      	beq.n	80096c8 <_printf_common+0xa4>
 80096fa:	3601      	adds	r6, #1
 80096fc:	e7d9      	b.n	80096b2 <_printf_common+0x8e>
	...

08009700 <_printf_i>:
 8009700:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009704:	460c      	mov	r4, r1
 8009706:	4691      	mov	r9, r2
 8009708:	7e27      	ldrb	r7, [r4, #24]
 800970a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800970c:	2f78      	cmp	r7, #120	; 0x78
 800970e:	4680      	mov	r8, r0
 8009710:	469a      	mov	sl, r3
 8009712:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009716:	d807      	bhi.n	8009728 <_printf_i+0x28>
 8009718:	2f62      	cmp	r7, #98	; 0x62
 800971a:	d80a      	bhi.n	8009732 <_printf_i+0x32>
 800971c:	2f00      	cmp	r7, #0
 800971e:	f000 80d8 	beq.w	80098d2 <_printf_i+0x1d2>
 8009722:	2f58      	cmp	r7, #88	; 0x58
 8009724:	f000 80a3 	beq.w	800986e <_printf_i+0x16e>
 8009728:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800972c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009730:	e03a      	b.n	80097a8 <_printf_i+0xa8>
 8009732:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009736:	2b15      	cmp	r3, #21
 8009738:	d8f6      	bhi.n	8009728 <_printf_i+0x28>
 800973a:	a001      	add	r0, pc, #4	; (adr r0, 8009740 <_printf_i+0x40>)
 800973c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009740:	08009799 	.word	0x08009799
 8009744:	080097ad 	.word	0x080097ad
 8009748:	08009729 	.word	0x08009729
 800974c:	08009729 	.word	0x08009729
 8009750:	08009729 	.word	0x08009729
 8009754:	08009729 	.word	0x08009729
 8009758:	080097ad 	.word	0x080097ad
 800975c:	08009729 	.word	0x08009729
 8009760:	08009729 	.word	0x08009729
 8009764:	08009729 	.word	0x08009729
 8009768:	08009729 	.word	0x08009729
 800976c:	080098b9 	.word	0x080098b9
 8009770:	080097dd 	.word	0x080097dd
 8009774:	0800989b 	.word	0x0800989b
 8009778:	08009729 	.word	0x08009729
 800977c:	08009729 	.word	0x08009729
 8009780:	080098db 	.word	0x080098db
 8009784:	08009729 	.word	0x08009729
 8009788:	080097dd 	.word	0x080097dd
 800978c:	08009729 	.word	0x08009729
 8009790:	08009729 	.word	0x08009729
 8009794:	080098a3 	.word	0x080098a3
 8009798:	680b      	ldr	r3, [r1, #0]
 800979a:	1d1a      	adds	r2, r3, #4
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	600a      	str	r2, [r1, #0]
 80097a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80097a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80097a8:	2301      	movs	r3, #1
 80097aa:	e0a3      	b.n	80098f4 <_printf_i+0x1f4>
 80097ac:	6825      	ldr	r5, [r4, #0]
 80097ae:	6808      	ldr	r0, [r1, #0]
 80097b0:	062e      	lsls	r6, r5, #24
 80097b2:	f100 0304 	add.w	r3, r0, #4
 80097b6:	d50a      	bpl.n	80097ce <_printf_i+0xce>
 80097b8:	6805      	ldr	r5, [r0, #0]
 80097ba:	600b      	str	r3, [r1, #0]
 80097bc:	2d00      	cmp	r5, #0
 80097be:	da03      	bge.n	80097c8 <_printf_i+0xc8>
 80097c0:	232d      	movs	r3, #45	; 0x2d
 80097c2:	426d      	negs	r5, r5
 80097c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097c8:	485e      	ldr	r0, [pc, #376]	; (8009944 <_printf_i+0x244>)
 80097ca:	230a      	movs	r3, #10
 80097cc:	e019      	b.n	8009802 <_printf_i+0x102>
 80097ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 80097d2:	6805      	ldr	r5, [r0, #0]
 80097d4:	600b      	str	r3, [r1, #0]
 80097d6:	bf18      	it	ne
 80097d8:	b22d      	sxthne	r5, r5
 80097da:	e7ef      	b.n	80097bc <_printf_i+0xbc>
 80097dc:	680b      	ldr	r3, [r1, #0]
 80097de:	6825      	ldr	r5, [r4, #0]
 80097e0:	1d18      	adds	r0, r3, #4
 80097e2:	6008      	str	r0, [r1, #0]
 80097e4:	0628      	lsls	r0, r5, #24
 80097e6:	d501      	bpl.n	80097ec <_printf_i+0xec>
 80097e8:	681d      	ldr	r5, [r3, #0]
 80097ea:	e002      	b.n	80097f2 <_printf_i+0xf2>
 80097ec:	0669      	lsls	r1, r5, #25
 80097ee:	d5fb      	bpl.n	80097e8 <_printf_i+0xe8>
 80097f0:	881d      	ldrh	r5, [r3, #0]
 80097f2:	4854      	ldr	r0, [pc, #336]	; (8009944 <_printf_i+0x244>)
 80097f4:	2f6f      	cmp	r7, #111	; 0x6f
 80097f6:	bf0c      	ite	eq
 80097f8:	2308      	moveq	r3, #8
 80097fa:	230a      	movne	r3, #10
 80097fc:	2100      	movs	r1, #0
 80097fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009802:	6866      	ldr	r6, [r4, #4]
 8009804:	60a6      	str	r6, [r4, #8]
 8009806:	2e00      	cmp	r6, #0
 8009808:	bfa2      	ittt	ge
 800980a:	6821      	ldrge	r1, [r4, #0]
 800980c:	f021 0104 	bicge.w	r1, r1, #4
 8009810:	6021      	strge	r1, [r4, #0]
 8009812:	b90d      	cbnz	r5, 8009818 <_printf_i+0x118>
 8009814:	2e00      	cmp	r6, #0
 8009816:	d04d      	beq.n	80098b4 <_printf_i+0x1b4>
 8009818:	4616      	mov	r6, r2
 800981a:	fbb5 f1f3 	udiv	r1, r5, r3
 800981e:	fb03 5711 	mls	r7, r3, r1, r5
 8009822:	5dc7      	ldrb	r7, [r0, r7]
 8009824:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009828:	462f      	mov	r7, r5
 800982a:	42bb      	cmp	r3, r7
 800982c:	460d      	mov	r5, r1
 800982e:	d9f4      	bls.n	800981a <_printf_i+0x11a>
 8009830:	2b08      	cmp	r3, #8
 8009832:	d10b      	bne.n	800984c <_printf_i+0x14c>
 8009834:	6823      	ldr	r3, [r4, #0]
 8009836:	07df      	lsls	r7, r3, #31
 8009838:	d508      	bpl.n	800984c <_printf_i+0x14c>
 800983a:	6923      	ldr	r3, [r4, #16]
 800983c:	6861      	ldr	r1, [r4, #4]
 800983e:	4299      	cmp	r1, r3
 8009840:	bfde      	ittt	le
 8009842:	2330      	movle	r3, #48	; 0x30
 8009844:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009848:	f106 36ff 	addle.w	r6, r6, #4294967295
 800984c:	1b92      	subs	r2, r2, r6
 800984e:	6122      	str	r2, [r4, #16]
 8009850:	f8cd a000 	str.w	sl, [sp]
 8009854:	464b      	mov	r3, r9
 8009856:	aa03      	add	r2, sp, #12
 8009858:	4621      	mov	r1, r4
 800985a:	4640      	mov	r0, r8
 800985c:	f7ff fee2 	bl	8009624 <_printf_common>
 8009860:	3001      	adds	r0, #1
 8009862:	d14c      	bne.n	80098fe <_printf_i+0x1fe>
 8009864:	f04f 30ff 	mov.w	r0, #4294967295
 8009868:	b004      	add	sp, #16
 800986a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800986e:	4835      	ldr	r0, [pc, #212]	; (8009944 <_printf_i+0x244>)
 8009870:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009874:	6823      	ldr	r3, [r4, #0]
 8009876:	680e      	ldr	r6, [r1, #0]
 8009878:	061f      	lsls	r7, r3, #24
 800987a:	f856 5b04 	ldr.w	r5, [r6], #4
 800987e:	600e      	str	r6, [r1, #0]
 8009880:	d514      	bpl.n	80098ac <_printf_i+0x1ac>
 8009882:	07d9      	lsls	r1, r3, #31
 8009884:	bf44      	itt	mi
 8009886:	f043 0320 	orrmi.w	r3, r3, #32
 800988a:	6023      	strmi	r3, [r4, #0]
 800988c:	b91d      	cbnz	r5, 8009896 <_printf_i+0x196>
 800988e:	6823      	ldr	r3, [r4, #0]
 8009890:	f023 0320 	bic.w	r3, r3, #32
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	2310      	movs	r3, #16
 8009898:	e7b0      	b.n	80097fc <_printf_i+0xfc>
 800989a:	6823      	ldr	r3, [r4, #0]
 800989c:	f043 0320 	orr.w	r3, r3, #32
 80098a0:	6023      	str	r3, [r4, #0]
 80098a2:	2378      	movs	r3, #120	; 0x78
 80098a4:	4828      	ldr	r0, [pc, #160]	; (8009948 <_printf_i+0x248>)
 80098a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80098aa:	e7e3      	b.n	8009874 <_printf_i+0x174>
 80098ac:	065e      	lsls	r6, r3, #25
 80098ae:	bf48      	it	mi
 80098b0:	b2ad      	uxthmi	r5, r5
 80098b2:	e7e6      	b.n	8009882 <_printf_i+0x182>
 80098b4:	4616      	mov	r6, r2
 80098b6:	e7bb      	b.n	8009830 <_printf_i+0x130>
 80098b8:	680b      	ldr	r3, [r1, #0]
 80098ba:	6826      	ldr	r6, [r4, #0]
 80098bc:	6960      	ldr	r0, [r4, #20]
 80098be:	1d1d      	adds	r5, r3, #4
 80098c0:	600d      	str	r5, [r1, #0]
 80098c2:	0635      	lsls	r5, r6, #24
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	d501      	bpl.n	80098cc <_printf_i+0x1cc>
 80098c8:	6018      	str	r0, [r3, #0]
 80098ca:	e002      	b.n	80098d2 <_printf_i+0x1d2>
 80098cc:	0671      	lsls	r1, r6, #25
 80098ce:	d5fb      	bpl.n	80098c8 <_printf_i+0x1c8>
 80098d0:	8018      	strh	r0, [r3, #0]
 80098d2:	2300      	movs	r3, #0
 80098d4:	6123      	str	r3, [r4, #16]
 80098d6:	4616      	mov	r6, r2
 80098d8:	e7ba      	b.n	8009850 <_printf_i+0x150>
 80098da:	680b      	ldr	r3, [r1, #0]
 80098dc:	1d1a      	adds	r2, r3, #4
 80098de:	600a      	str	r2, [r1, #0]
 80098e0:	681e      	ldr	r6, [r3, #0]
 80098e2:	6862      	ldr	r2, [r4, #4]
 80098e4:	2100      	movs	r1, #0
 80098e6:	4630      	mov	r0, r6
 80098e8:	f7f6 fc9a 	bl	8000220 <memchr>
 80098ec:	b108      	cbz	r0, 80098f2 <_printf_i+0x1f2>
 80098ee:	1b80      	subs	r0, r0, r6
 80098f0:	6060      	str	r0, [r4, #4]
 80098f2:	6863      	ldr	r3, [r4, #4]
 80098f4:	6123      	str	r3, [r4, #16]
 80098f6:	2300      	movs	r3, #0
 80098f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098fc:	e7a8      	b.n	8009850 <_printf_i+0x150>
 80098fe:	6923      	ldr	r3, [r4, #16]
 8009900:	4632      	mov	r2, r6
 8009902:	4649      	mov	r1, r9
 8009904:	4640      	mov	r0, r8
 8009906:	47d0      	blx	sl
 8009908:	3001      	adds	r0, #1
 800990a:	d0ab      	beq.n	8009864 <_printf_i+0x164>
 800990c:	6823      	ldr	r3, [r4, #0]
 800990e:	079b      	lsls	r3, r3, #30
 8009910:	d413      	bmi.n	800993a <_printf_i+0x23a>
 8009912:	68e0      	ldr	r0, [r4, #12]
 8009914:	9b03      	ldr	r3, [sp, #12]
 8009916:	4298      	cmp	r0, r3
 8009918:	bfb8      	it	lt
 800991a:	4618      	movlt	r0, r3
 800991c:	e7a4      	b.n	8009868 <_printf_i+0x168>
 800991e:	2301      	movs	r3, #1
 8009920:	4632      	mov	r2, r6
 8009922:	4649      	mov	r1, r9
 8009924:	4640      	mov	r0, r8
 8009926:	47d0      	blx	sl
 8009928:	3001      	adds	r0, #1
 800992a:	d09b      	beq.n	8009864 <_printf_i+0x164>
 800992c:	3501      	adds	r5, #1
 800992e:	68e3      	ldr	r3, [r4, #12]
 8009930:	9903      	ldr	r1, [sp, #12]
 8009932:	1a5b      	subs	r3, r3, r1
 8009934:	42ab      	cmp	r3, r5
 8009936:	dcf2      	bgt.n	800991e <_printf_i+0x21e>
 8009938:	e7eb      	b.n	8009912 <_printf_i+0x212>
 800993a:	2500      	movs	r5, #0
 800993c:	f104 0619 	add.w	r6, r4, #25
 8009940:	e7f5      	b.n	800992e <_printf_i+0x22e>
 8009942:	bf00      	nop
 8009944:	0800cd7e 	.word	0x0800cd7e
 8009948:	0800cd8f 	.word	0x0800cd8f

0800994c <siprintf>:
 800994c:	b40e      	push	{r1, r2, r3}
 800994e:	b500      	push	{lr}
 8009950:	b09c      	sub	sp, #112	; 0x70
 8009952:	ab1d      	add	r3, sp, #116	; 0x74
 8009954:	9002      	str	r0, [sp, #8]
 8009956:	9006      	str	r0, [sp, #24]
 8009958:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800995c:	4809      	ldr	r0, [pc, #36]	; (8009984 <siprintf+0x38>)
 800995e:	9107      	str	r1, [sp, #28]
 8009960:	9104      	str	r1, [sp, #16]
 8009962:	4909      	ldr	r1, [pc, #36]	; (8009988 <siprintf+0x3c>)
 8009964:	f853 2b04 	ldr.w	r2, [r3], #4
 8009968:	9105      	str	r1, [sp, #20]
 800996a:	6800      	ldr	r0, [r0, #0]
 800996c:	9301      	str	r3, [sp, #4]
 800996e:	a902      	add	r1, sp, #8
 8009970:	f001 fb34 	bl	800afdc <_svfiprintf_r>
 8009974:	9b02      	ldr	r3, [sp, #8]
 8009976:	2200      	movs	r2, #0
 8009978:	701a      	strb	r2, [r3, #0]
 800997a:	b01c      	add	sp, #112	; 0x70
 800997c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009980:	b003      	add	sp, #12
 8009982:	4770      	bx	lr
 8009984:	2000002c 	.word	0x2000002c
 8009988:	ffff0208 	.word	0xffff0208

0800998c <quorem>:
 800998c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009990:	6903      	ldr	r3, [r0, #16]
 8009992:	690c      	ldr	r4, [r1, #16]
 8009994:	42a3      	cmp	r3, r4
 8009996:	4607      	mov	r7, r0
 8009998:	f2c0 8081 	blt.w	8009a9e <quorem+0x112>
 800999c:	3c01      	subs	r4, #1
 800999e:	f101 0814 	add.w	r8, r1, #20
 80099a2:	f100 0514 	add.w	r5, r0, #20
 80099a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80099aa:	9301      	str	r3, [sp, #4]
 80099ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80099b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80099b4:	3301      	adds	r3, #1
 80099b6:	429a      	cmp	r2, r3
 80099b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80099bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80099c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80099c4:	d331      	bcc.n	8009a2a <quorem+0x9e>
 80099c6:	f04f 0e00 	mov.w	lr, #0
 80099ca:	4640      	mov	r0, r8
 80099cc:	46ac      	mov	ip, r5
 80099ce:	46f2      	mov	sl, lr
 80099d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80099d4:	b293      	uxth	r3, r2
 80099d6:	fb06 e303 	mla	r3, r6, r3, lr
 80099da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80099de:	b29b      	uxth	r3, r3
 80099e0:	ebaa 0303 	sub.w	r3, sl, r3
 80099e4:	0c12      	lsrs	r2, r2, #16
 80099e6:	f8dc a000 	ldr.w	sl, [ip]
 80099ea:	fb06 e202 	mla	r2, r6, r2, lr
 80099ee:	fa13 f38a 	uxtah	r3, r3, sl
 80099f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80099f6:	fa1f fa82 	uxth.w	sl, r2
 80099fa:	f8dc 2000 	ldr.w	r2, [ip]
 80099fe:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009a02:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a0c:	4581      	cmp	r9, r0
 8009a0e:	f84c 3b04 	str.w	r3, [ip], #4
 8009a12:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009a16:	d2db      	bcs.n	80099d0 <quorem+0x44>
 8009a18:	f855 300b 	ldr.w	r3, [r5, fp]
 8009a1c:	b92b      	cbnz	r3, 8009a2a <quorem+0x9e>
 8009a1e:	9b01      	ldr	r3, [sp, #4]
 8009a20:	3b04      	subs	r3, #4
 8009a22:	429d      	cmp	r5, r3
 8009a24:	461a      	mov	r2, r3
 8009a26:	d32e      	bcc.n	8009a86 <quorem+0xfa>
 8009a28:	613c      	str	r4, [r7, #16]
 8009a2a:	4638      	mov	r0, r7
 8009a2c:	f001 f8c0 	bl	800abb0 <__mcmp>
 8009a30:	2800      	cmp	r0, #0
 8009a32:	db24      	blt.n	8009a7e <quorem+0xf2>
 8009a34:	3601      	adds	r6, #1
 8009a36:	4628      	mov	r0, r5
 8009a38:	f04f 0c00 	mov.w	ip, #0
 8009a3c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009a40:	f8d0 e000 	ldr.w	lr, [r0]
 8009a44:	b293      	uxth	r3, r2
 8009a46:	ebac 0303 	sub.w	r3, ip, r3
 8009a4a:	0c12      	lsrs	r2, r2, #16
 8009a4c:	fa13 f38e 	uxtah	r3, r3, lr
 8009a50:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009a54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a58:	b29b      	uxth	r3, r3
 8009a5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a5e:	45c1      	cmp	r9, r8
 8009a60:	f840 3b04 	str.w	r3, [r0], #4
 8009a64:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009a68:	d2e8      	bcs.n	8009a3c <quorem+0xb0>
 8009a6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a72:	b922      	cbnz	r2, 8009a7e <quorem+0xf2>
 8009a74:	3b04      	subs	r3, #4
 8009a76:	429d      	cmp	r5, r3
 8009a78:	461a      	mov	r2, r3
 8009a7a:	d30a      	bcc.n	8009a92 <quorem+0x106>
 8009a7c:	613c      	str	r4, [r7, #16]
 8009a7e:	4630      	mov	r0, r6
 8009a80:	b003      	add	sp, #12
 8009a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a86:	6812      	ldr	r2, [r2, #0]
 8009a88:	3b04      	subs	r3, #4
 8009a8a:	2a00      	cmp	r2, #0
 8009a8c:	d1cc      	bne.n	8009a28 <quorem+0x9c>
 8009a8e:	3c01      	subs	r4, #1
 8009a90:	e7c7      	b.n	8009a22 <quorem+0x96>
 8009a92:	6812      	ldr	r2, [r2, #0]
 8009a94:	3b04      	subs	r3, #4
 8009a96:	2a00      	cmp	r2, #0
 8009a98:	d1f0      	bne.n	8009a7c <quorem+0xf0>
 8009a9a:	3c01      	subs	r4, #1
 8009a9c:	e7eb      	b.n	8009a76 <quorem+0xea>
 8009a9e:	2000      	movs	r0, #0
 8009aa0:	e7ee      	b.n	8009a80 <quorem+0xf4>
 8009aa2:	0000      	movs	r0, r0
 8009aa4:	0000      	movs	r0, r0
	...

08009aa8 <_dtoa_r>:
 8009aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aac:	ed2d 8b02 	vpush	{d8}
 8009ab0:	ec57 6b10 	vmov	r6, r7, d0
 8009ab4:	b095      	sub	sp, #84	; 0x54
 8009ab6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009ab8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009abc:	9105      	str	r1, [sp, #20]
 8009abe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009ac2:	4604      	mov	r4, r0
 8009ac4:	9209      	str	r2, [sp, #36]	; 0x24
 8009ac6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ac8:	b975      	cbnz	r5, 8009ae8 <_dtoa_r+0x40>
 8009aca:	2010      	movs	r0, #16
 8009acc:	f000 fddc 	bl	800a688 <malloc>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	6260      	str	r0, [r4, #36]	; 0x24
 8009ad4:	b920      	cbnz	r0, 8009ae0 <_dtoa_r+0x38>
 8009ad6:	4bb2      	ldr	r3, [pc, #712]	; (8009da0 <_dtoa_r+0x2f8>)
 8009ad8:	21ea      	movs	r1, #234	; 0xea
 8009ada:	48b2      	ldr	r0, [pc, #712]	; (8009da4 <_dtoa_r+0x2fc>)
 8009adc:	f001 fb8e 	bl	800b1fc <__assert_func>
 8009ae0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009ae4:	6005      	str	r5, [r0, #0]
 8009ae6:	60c5      	str	r5, [r0, #12]
 8009ae8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009aea:	6819      	ldr	r1, [r3, #0]
 8009aec:	b151      	cbz	r1, 8009b04 <_dtoa_r+0x5c>
 8009aee:	685a      	ldr	r2, [r3, #4]
 8009af0:	604a      	str	r2, [r1, #4]
 8009af2:	2301      	movs	r3, #1
 8009af4:	4093      	lsls	r3, r2
 8009af6:	608b      	str	r3, [r1, #8]
 8009af8:	4620      	mov	r0, r4
 8009afa:	f000 fe1b 	bl	800a734 <_Bfree>
 8009afe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b00:	2200      	movs	r2, #0
 8009b02:	601a      	str	r2, [r3, #0]
 8009b04:	1e3b      	subs	r3, r7, #0
 8009b06:	bfb9      	ittee	lt
 8009b08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009b0c:	9303      	strlt	r3, [sp, #12]
 8009b0e:	2300      	movge	r3, #0
 8009b10:	f8c8 3000 	strge.w	r3, [r8]
 8009b14:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009b18:	4ba3      	ldr	r3, [pc, #652]	; (8009da8 <_dtoa_r+0x300>)
 8009b1a:	bfbc      	itt	lt
 8009b1c:	2201      	movlt	r2, #1
 8009b1e:	f8c8 2000 	strlt.w	r2, [r8]
 8009b22:	ea33 0309 	bics.w	r3, r3, r9
 8009b26:	d11b      	bne.n	8009b60 <_dtoa_r+0xb8>
 8009b28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8009b2e:	6013      	str	r3, [r2, #0]
 8009b30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b34:	4333      	orrs	r3, r6
 8009b36:	f000 857a 	beq.w	800a62e <_dtoa_r+0xb86>
 8009b3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b3c:	b963      	cbnz	r3, 8009b58 <_dtoa_r+0xb0>
 8009b3e:	4b9b      	ldr	r3, [pc, #620]	; (8009dac <_dtoa_r+0x304>)
 8009b40:	e024      	b.n	8009b8c <_dtoa_r+0xe4>
 8009b42:	4b9b      	ldr	r3, [pc, #620]	; (8009db0 <_dtoa_r+0x308>)
 8009b44:	9300      	str	r3, [sp, #0]
 8009b46:	3308      	adds	r3, #8
 8009b48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009b4a:	6013      	str	r3, [r2, #0]
 8009b4c:	9800      	ldr	r0, [sp, #0]
 8009b4e:	b015      	add	sp, #84	; 0x54
 8009b50:	ecbd 8b02 	vpop	{d8}
 8009b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b58:	4b94      	ldr	r3, [pc, #592]	; (8009dac <_dtoa_r+0x304>)
 8009b5a:	9300      	str	r3, [sp, #0]
 8009b5c:	3303      	adds	r3, #3
 8009b5e:	e7f3      	b.n	8009b48 <_dtoa_r+0xa0>
 8009b60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009b64:	2200      	movs	r2, #0
 8009b66:	ec51 0b17 	vmov	r0, r1, d7
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009b70:	f7f6 ffca 	bl	8000b08 <__aeabi_dcmpeq>
 8009b74:	4680      	mov	r8, r0
 8009b76:	b158      	cbz	r0, 8009b90 <_dtoa_r+0xe8>
 8009b78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	6013      	str	r3, [r2, #0]
 8009b7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	f000 8551 	beq.w	800a628 <_dtoa_r+0xb80>
 8009b86:	488b      	ldr	r0, [pc, #556]	; (8009db4 <_dtoa_r+0x30c>)
 8009b88:	6018      	str	r0, [r3, #0]
 8009b8a:	1e43      	subs	r3, r0, #1
 8009b8c:	9300      	str	r3, [sp, #0]
 8009b8e:	e7dd      	b.n	8009b4c <_dtoa_r+0xa4>
 8009b90:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009b94:	aa12      	add	r2, sp, #72	; 0x48
 8009b96:	a913      	add	r1, sp, #76	; 0x4c
 8009b98:	4620      	mov	r0, r4
 8009b9a:	f001 f8ad 	bl	800acf8 <__d2b>
 8009b9e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ba2:	4683      	mov	fp, r0
 8009ba4:	2d00      	cmp	r5, #0
 8009ba6:	d07c      	beq.n	8009ca2 <_dtoa_r+0x1fa>
 8009ba8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009baa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009bae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bb2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009bb6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009bba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009bbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009bc2:	4b7d      	ldr	r3, [pc, #500]	; (8009db8 <_dtoa_r+0x310>)
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	4630      	mov	r0, r6
 8009bc8:	4639      	mov	r1, r7
 8009bca:	f7f6 fb7d 	bl	80002c8 <__aeabi_dsub>
 8009bce:	a36e      	add	r3, pc, #440	; (adr r3, 8009d88 <_dtoa_r+0x2e0>)
 8009bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd4:	f7f6 fd30 	bl	8000638 <__aeabi_dmul>
 8009bd8:	a36d      	add	r3, pc, #436	; (adr r3, 8009d90 <_dtoa_r+0x2e8>)
 8009bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bde:	f7f6 fb75 	bl	80002cc <__adddf3>
 8009be2:	4606      	mov	r6, r0
 8009be4:	4628      	mov	r0, r5
 8009be6:	460f      	mov	r7, r1
 8009be8:	f7f6 fcbc 	bl	8000564 <__aeabi_i2d>
 8009bec:	a36a      	add	r3, pc, #424	; (adr r3, 8009d98 <_dtoa_r+0x2f0>)
 8009bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf2:	f7f6 fd21 	bl	8000638 <__aeabi_dmul>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	4630      	mov	r0, r6
 8009bfc:	4639      	mov	r1, r7
 8009bfe:	f7f6 fb65 	bl	80002cc <__adddf3>
 8009c02:	4606      	mov	r6, r0
 8009c04:	460f      	mov	r7, r1
 8009c06:	f7f6 ffc7 	bl	8000b98 <__aeabi_d2iz>
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	4682      	mov	sl, r0
 8009c0e:	2300      	movs	r3, #0
 8009c10:	4630      	mov	r0, r6
 8009c12:	4639      	mov	r1, r7
 8009c14:	f7f6 ff82 	bl	8000b1c <__aeabi_dcmplt>
 8009c18:	b148      	cbz	r0, 8009c2e <_dtoa_r+0x186>
 8009c1a:	4650      	mov	r0, sl
 8009c1c:	f7f6 fca2 	bl	8000564 <__aeabi_i2d>
 8009c20:	4632      	mov	r2, r6
 8009c22:	463b      	mov	r3, r7
 8009c24:	f7f6 ff70 	bl	8000b08 <__aeabi_dcmpeq>
 8009c28:	b908      	cbnz	r0, 8009c2e <_dtoa_r+0x186>
 8009c2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c2e:	f1ba 0f16 	cmp.w	sl, #22
 8009c32:	d854      	bhi.n	8009cde <_dtoa_r+0x236>
 8009c34:	4b61      	ldr	r3, [pc, #388]	; (8009dbc <_dtoa_r+0x314>)
 8009c36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009c42:	f7f6 ff6b 	bl	8000b1c <__aeabi_dcmplt>
 8009c46:	2800      	cmp	r0, #0
 8009c48:	d04b      	beq.n	8009ce2 <_dtoa_r+0x23a>
 8009c4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c4e:	2300      	movs	r3, #0
 8009c50:	930e      	str	r3, [sp, #56]	; 0x38
 8009c52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c54:	1b5d      	subs	r5, r3, r5
 8009c56:	1e6b      	subs	r3, r5, #1
 8009c58:	9304      	str	r3, [sp, #16]
 8009c5a:	bf43      	ittte	mi
 8009c5c:	2300      	movmi	r3, #0
 8009c5e:	f1c5 0801 	rsbmi	r8, r5, #1
 8009c62:	9304      	strmi	r3, [sp, #16]
 8009c64:	f04f 0800 	movpl.w	r8, #0
 8009c68:	f1ba 0f00 	cmp.w	sl, #0
 8009c6c:	db3b      	blt.n	8009ce6 <_dtoa_r+0x23e>
 8009c6e:	9b04      	ldr	r3, [sp, #16]
 8009c70:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009c74:	4453      	add	r3, sl
 8009c76:	9304      	str	r3, [sp, #16]
 8009c78:	2300      	movs	r3, #0
 8009c7a:	9306      	str	r3, [sp, #24]
 8009c7c:	9b05      	ldr	r3, [sp, #20]
 8009c7e:	2b09      	cmp	r3, #9
 8009c80:	d869      	bhi.n	8009d56 <_dtoa_r+0x2ae>
 8009c82:	2b05      	cmp	r3, #5
 8009c84:	bfc4      	itt	gt
 8009c86:	3b04      	subgt	r3, #4
 8009c88:	9305      	strgt	r3, [sp, #20]
 8009c8a:	9b05      	ldr	r3, [sp, #20]
 8009c8c:	f1a3 0302 	sub.w	r3, r3, #2
 8009c90:	bfcc      	ite	gt
 8009c92:	2500      	movgt	r5, #0
 8009c94:	2501      	movle	r5, #1
 8009c96:	2b03      	cmp	r3, #3
 8009c98:	d869      	bhi.n	8009d6e <_dtoa_r+0x2c6>
 8009c9a:	e8df f003 	tbb	[pc, r3]
 8009c9e:	4e2c      	.short	0x4e2c
 8009ca0:	5a4c      	.short	0x5a4c
 8009ca2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009ca6:	441d      	add	r5, r3
 8009ca8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009cac:	2b20      	cmp	r3, #32
 8009cae:	bfc1      	itttt	gt
 8009cb0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009cb4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009cb8:	fa09 f303 	lslgt.w	r3, r9, r3
 8009cbc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009cc0:	bfda      	itte	le
 8009cc2:	f1c3 0320 	rsble	r3, r3, #32
 8009cc6:	fa06 f003 	lslle.w	r0, r6, r3
 8009cca:	4318      	orrgt	r0, r3
 8009ccc:	f7f6 fc3a 	bl	8000544 <__aeabi_ui2d>
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	4606      	mov	r6, r0
 8009cd4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009cd8:	3d01      	subs	r5, #1
 8009cda:	9310      	str	r3, [sp, #64]	; 0x40
 8009cdc:	e771      	b.n	8009bc2 <_dtoa_r+0x11a>
 8009cde:	2301      	movs	r3, #1
 8009ce0:	e7b6      	b.n	8009c50 <_dtoa_r+0x1a8>
 8009ce2:	900e      	str	r0, [sp, #56]	; 0x38
 8009ce4:	e7b5      	b.n	8009c52 <_dtoa_r+0x1aa>
 8009ce6:	f1ca 0300 	rsb	r3, sl, #0
 8009cea:	9306      	str	r3, [sp, #24]
 8009cec:	2300      	movs	r3, #0
 8009cee:	eba8 080a 	sub.w	r8, r8, sl
 8009cf2:	930d      	str	r3, [sp, #52]	; 0x34
 8009cf4:	e7c2      	b.n	8009c7c <_dtoa_r+0x1d4>
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	9308      	str	r3, [sp, #32]
 8009cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	dc39      	bgt.n	8009d74 <_dtoa_r+0x2cc>
 8009d00:	f04f 0901 	mov.w	r9, #1
 8009d04:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d08:	464b      	mov	r3, r9
 8009d0a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009d0e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009d10:	2200      	movs	r2, #0
 8009d12:	6042      	str	r2, [r0, #4]
 8009d14:	2204      	movs	r2, #4
 8009d16:	f102 0614 	add.w	r6, r2, #20
 8009d1a:	429e      	cmp	r6, r3
 8009d1c:	6841      	ldr	r1, [r0, #4]
 8009d1e:	d92f      	bls.n	8009d80 <_dtoa_r+0x2d8>
 8009d20:	4620      	mov	r0, r4
 8009d22:	f000 fcc7 	bl	800a6b4 <_Balloc>
 8009d26:	9000      	str	r0, [sp, #0]
 8009d28:	2800      	cmp	r0, #0
 8009d2a:	d14b      	bne.n	8009dc4 <_dtoa_r+0x31c>
 8009d2c:	4b24      	ldr	r3, [pc, #144]	; (8009dc0 <_dtoa_r+0x318>)
 8009d2e:	4602      	mov	r2, r0
 8009d30:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009d34:	e6d1      	b.n	8009ada <_dtoa_r+0x32>
 8009d36:	2301      	movs	r3, #1
 8009d38:	e7de      	b.n	8009cf8 <_dtoa_r+0x250>
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	9308      	str	r3, [sp, #32]
 8009d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d40:	eb0a 0903 	add.w	r9, sl, r3
 8009d44:	f109 0301 	add.w	r3, r9, #1
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	9301      	str	r3, [sp, #4]
 8009d4c:	bfb8      	it	lt
 8009d4e:	2301      	movlt	r3, #1
 8009d50:	e7dd      	b.n	8009d0e <_dtoa_r+0x266>
 8009d52:	2301      	movs	r3, #1
 8009d54:	e7f2      	b.n	8009d3c <_dtoa_r+0x294>
 8009d56:	2501      	movs	r5, #1
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9305      	str	r3, [sp, #20]
 8009d5c:	9508      	str	r5, [sp, #32]
 8009d5e:	f04f 39ff 	mov.w	r9, #4294967295
 8009d62:	2200      	movs	r2, #0
 8009d64:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d68:	2312      	movs	r3, #18
 8009d6a:	9209      	str	r2, [sp, #36]	; 0x24
 8009d6c:	e7cf      	b.n	8009d0e <_dtoa_r+0x266>
 8009d6e:	2301      	movs	r3, #1
 8009d70:	9308      	str	r3, [sp, #32]
 8009d72:	e7f4      	b.n	8009d5e <_dtoa_r+0x2b6>
 8009d74:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009d78:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d7c:	464b      	mov	r3, r9
 8009d7e:	e7c6      	b.n	8009d0e <_dtoa_r+0x266>
 8009d80:	3101      	adds	r1, #1
 8009d82:	6041      	str	r1, [r0, #4]
 8009d84:	0052      	lsls	r2, r2, #1
 8009d86:	e7c6      	b.n	8009d16 <_dtoa_r+0x26e>
 8009d88:	636f4361 	.word	0x636f4361
 8009d8c:	3fd287a7 	.word	0x3fd287a7
 8009d90:	8b60c8b3 	.word	0x8b60c8b3
 8009d94:	3fc68a28 	.word	0x3fc68a28
 8009d98:	509f79fb 	.word	0x509f79fb
 8009d9c:	3fd34413 	.word	0x3fd34413
 8009da0:	0800cdad 	.word	0x0800cdad
 8009da4:	0800cdc4 	.word	0x0800cdc4
 8009da8:	7ff00000 	.word	0x7ff00000
 8009dac:	0800cda9 	.word	0x0800cda9
 8009db0:	0800cda0 	.word	0x0800cda0
 8009db4:	0800cd7d 	.word	0x0800cd7d
 8009db8:	3ff80000 	.word	0x3ff80000
 8009dbc:	0800cec0 	.word	0x0800cec0
 8009dc0:	0800ce23 	.word	0x0800ce23
 8009dc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009dc6:	9a00      	ldr	r2, [sp, #0]
 8009dc8:	601a      	str	r2, [r3, #0]
 8009dca:	9b01      	ldr	r3, [sp, #4]
 8009dcc:	2b0e      	cmp	r3, #14
 8009dce:	f200 80ad 	bhi.w	8009f2c <_dtoa_r+0x484>
 8009dd2:	2d00      	cmp	r5, #0
 8009dd4:	f000 80aa 	beq.w	8009f2c <_dtoa_r+0x484>
 8009dd8:	f1ba 0f00 	cmp.w	sl, #0
 8009ddc:	dd36      	ble.n	8009e4c <_dtoa_r+0x3a4>
 8009dde:	4ac3      	ldr	r2, [pc, #780]	; (800a0ec <_dtoa_r+0x644>)
 8009de0:	f00a 030f 	and.w	r3, sl, #15
 8009de4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009de8:	ed93 7b00 	vldr	d7, [r3]
 8009dec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009df0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8009df4:	eeb0 8a47 	vmov.f32	s16, s14
 8009df8:	eef0 8a67 	vmov.f32	s17, s15
 8009dfc:	d016      	beq.n	8009e2c <_dtoa_r+0x384>
 8009dfe:	4bbc      	ldr	r3, [pc, #752]	; (800a0f0 <_dtoa_r+0x648>)
 8009e00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009e04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009e08:	f7f6 fd40 	bl	800088c <__aeabi_ddiv>
 8009e0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e10:	f007 070f 	and.w	r7, r7, #15
 8009e14:	2503      	movs	r5, #3
 8009e16:	4eb6      	ldr	r6, [pc, #728]	; (800a0f0 <_dtoa_r+0x648>)
 8009e18:	b957      	cbnz	r7, 8009e30 <_dtoa_r+0x388>
 8009e1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e1e:	ec53 2b18 	vmov	r2, r3, d8
 8009e22:	f7f6 fd33 	bl	800088c <__aeabi_ddiv>
 8009e26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e2a:	e029      	b.n	8009e80 <_dtoa_r+0x3d8>
 8009e2c:	2502      	movs	r5, #2
 8009e2e:	e7f2      	b.n	8009e16 <_dtoa_r+0x36e>
 8009e30:	07f9      	lsls	r1, r7, #31
 8009e32:	d508      	bpl.n	8009e46 <_dtoa_r+0x39e>
 8009e34:	ec51 0b18 	vmov	r0, r1, d8
 8009e38:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009e3c:	f7f6 fbfc 	bl	8000638 <__aeabi_dmul>
 8009e40:	ec41 0b18 	vmov	d8, r0, r1
 8009e44:	3501      	adds	r5, #1
 8009e46:	107f      	asrs	r7, r7, #1
 8009e48:	3608      	adds	r6, #8
 8009e4a:	e7e5      	b.n	8009e18 <_dtoa_r+0x370>
 8009e4c:	f000 80a6 	beq.w	8009f9c <_dtoa_r+0x4f4>
 8009e50:	f1ca 0600 	rsb	r6, sl, #0
 8009e54:	4ba5      	ldr	r3, [pc, #660]	; (800a0ec <_dtoa_r+0x644>)
 8009e56:	4fa6      	ldr	r7, [pc, #664]	; (800a0f0 <_dtoa_r+0x648>)
 8009e58:	f006 020f 	and.w	r2, r6, #15
 8009e5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e64:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009e68:	f7f6 fbe6 	bl	8000638 <__aeabi_dmul>
 8009e6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e70:	1136      	asrs	r6, r6, #4
 8009e72:	2300      	movs	r3, #0
 8009e74:	2502      	movs	r5, #2
 8009e76:	2e00      	cmp	r6, #0
 8009e78:	f040 8085 	bne.w	8009f86 <_dtoa_r+0x4de>
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1d2      	bne.n	8009e26 <_dtoa_r+0x37e>
 8009e80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f000 808c 	beq.w	8009fa0 <_dtoa_r+0x4f8>
 8009e88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009e8c:	4b99      	ldr	r3, [pc, #612]	; (800a0f4 <_dtoa_r+0x64c>)
 8009e8e:	2200      	movs	r2, #0
 8009e90:	4630      	mov	r0, r6
 8009e92:	4639      	mov	r1, r7
 8009e94:	f7f6 fe42 	bl	8000b1c <__aeabi_dcmplt>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	f000 8081 	beq.w	8009fa0 <_dtoa_r+0x4f8>
 8009e9e:	9b01      	ldr	r3, [sp, #4]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d07d      	beq.n	8009fa0 <_dtoa_r+0x4f8>
 8009ea4:	f1b9 0f00 	cmp.w	r9, #0
 8009ea8:	dd3c      	ble.n	8009f24 <_dtoa_r+0x47c>
 8009eaa:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009eae:	9307      	str	r3, [sp, #28]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	4b91      	ldr	r3, [pc, #580]	; (800a0f8 <_dtoa_r+0x650>)
 8009eb4:	4630      	mov	r0, r6
 8009eb6:	4639      	mov	r1, r7
 8009eb8:	f7f6 fbbe 	bl	8000638 <__aeabi_dmul>
 8009ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ec0:	3501      	adds	r5, #1
 8009ec2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009ec6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009eca:	4628      	mov	r0, r5
 8009ecc:	f7f6 fb4a 	bl	8000564 <__aeabi_i2d>
 8009ed0:	4632      	mov	r2, r6
 8009ed2:	463b      	mov	r3, r7
 8009ed4:	f7f6 fbb0 	bl	8000638 <__aeabi_dmul>
 8009ed8:	4b88      	ldr	r3, [pc, #544]	; (800a0fc <_dtoa_r+0x654>)
 8009eda:	2200      	movs	r2, #0
 8009edc:	f7f6 f9f6 	bl	80002cc <__adddf3>
 8009ee0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009ee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ee8:	9303      	str	r3, [sp, #12]
 8009eea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d15c      	bne.n	8009faa <_dtoa_r+0x502>
 8009ef0:	4b83      	ldr	r3, [pc, #524]	; (800a100 <_dtoa_r+0x658>)
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	4639      	mov	r1, r7
 8009ef8:	f7f6 f9e6 	bl	80002c8 <__aeabi_dsub>
 8009efc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f00:	4606      	mov	r6, r0
 8009f02:	460f      	mov	r7, r1
 8009f04:	f7f6 fe28 	bl	8000b58 <__aeabi_dcmpgt>
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	f040 8296 	bne.w	800a43a <_dtoa_r+0x992>
 8009f0e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009f12:	4630      	mov	r0, r6
 8009f14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f18:	4639      	mov	r1, r7
 8009f1a:	f7f6 fdff 	bl	8000b1c <__aeabi_dcmplt>
 8009f1e:	2800      	cmp	r0, #0
 8009f20:	f040 8288 	bne.w	800a434 <_dtoa_r+0x98c>
 8009f24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009f28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f2c0 8158 	blt.w	800a1e4 <_dtoa_r+0x73c>
 8009f34:	f1ba 0f0e 	cmp.w	sl, #14
 8009f38:	f300 8154 	bgt.w	800a1e4 <_dtoa_r+0x73c>
 8009f3c:	4b6b      	ldr	r3, [pc, #428]	; (800a0ec <_dtoa_r+0x644>)
 8009f3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009f42:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f280 80e3 	bge.w	800a114 <_dtoa_r+0x66c>
 8009f4e:	9b01      	ldr	r3, [sp, #4]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f300 80df 	bgt.w	800a114 <_dtoa_r+0x66c>
 8009f56:	f040 826d 	bne.w	800a434 <_dtoa_r+0x98c>
 8009f5a:	4b69      	ldr	r3, [pc, #420]	; (800a100 <_dtoa_r+0x658>)
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	4640      	mov	r0, r8
 8009f60:	4649      	mov	r1, r9
 8009f62:	f7f6 fb69 	bl	8000638 <__aeabi_dmul>
 8009f66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f6a:	f7f6 fdeb 	bl	8000b44 <__aeabi_dcmpge>
 8009f6e:	9e01      	ldr	r6, [sp, #4]
 8009f70:	4637      	mov	r7, r6
 8009f72:	2800      	cmp	r0, #0
 8009f74:	f040 8243 	bne.w	800a3fe <_dtoa_r+0x956>
 8009f78:	9d00      	ldr	r5, [sp, #0]
 8009f7a:	2331      	movs	r3, #49	; 0x31
 8009f7c:	f805 3b01 	strb.w	r3, [r5], #1
 8009f80:	f10a 0a01 	add.w	sl, sl, #1
 8009f84:	e23f      	b.n	800a406 <_dtoa_r+0x95e>
 8009f86:	07f2      	lsls	r2, r6, #31
 8009f88:	d505      	bpl.n	8009f96 <_dtoa_r+0x4ee>
 8009f8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f8e:	f7f6 fb53 	bl	8000638 <__aeabi_dmul>
 8009f92:	3501      	adds	r5, #1
 8009f94:	2301      	movs	r3, #1
 8009f96:	1076      	asrs	r6, r6, #1
 8009f98:	3708      	adds	r7, #8
 8009f9a:	e76c      	b.n	8009e76 <_dtoa_r+0x3ce>
 8009f9c:	2502      	movs	r5, #2
 8009f9e:	e76f      	b.n	8009e80 <_dtoa_r+0x3d8>
 8009fa0:	9b01      	ldr	r3, [sp, #4]
 8009fa2:	f8cd a01c 	str.w	sl, [sp, #28]
 8009fa6:	930c      	str	r3, [sp, #48]	; 0x30
 8009fa8:	e78d      	b.n	8009ec6 <_dtoa_r+0x41e>
 8009faa:	9900      	ldr	r1, [sp, #0]
 8009fac:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009fae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fb0:	4b4e      	ldr	r3, [pc, #312]	; (800a0ec <_dtoa_r+0x644>)
 8009fb2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009fb6:	4401      	add	r1, r0
 8009fb8:	9102      	str	r1, [sp, #8]
 8009fba:	9908      	ldr	r1, [sp, #32]
 8009fbc:	eeb0 8a47 	vmov.f32	s16, s14
 8009fc0:	eef0 8a67 	vmov.f32	s17, s15
 8009fc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fc8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009fcc:	2900      	cmp	r1, #0
 8009fce:	d045      	beq.n	800a05c <_dtoa_r+0x5b4>
 8009fd0:	494c      	ldr	r1, [pc, #304]	; (800a104 <_dtoa_r+0x65c>)
 8009fd2:	2000      	movs	r0, #0
 8009fd4:	f7f6 fc5a 	bl	800088c <__aeabi_ddiv>
 8009fd8:	ec53 2b18 	vmov	r2, r3, d8
 8009fdc:	f7f6 f974 	bl	80002c8 <__aeabi_dsub>
 8009fe0:	9d00      	ldr	r5, [sp, #0]
 8009fe2:	ec41 0b18 	vmov	d8, r0, r1
 8009fe6:	4639      	mov	r1, r7
 8009fe8:	4630      	mov	r0, r6
 8009fea:	f7f6 fdd5 	bl	8000b98 <__aeabi_d2iz>
 8009fee:	900c      	str	r0, [sp, #48]	; 0x30
 8009ff0:	f7f6 fab8 	bl	8000564 <__aeabi_i2d>
 8009ff4:	4602      	mov	r2, r0
 8009ff6:	460b      	mov	r3, r1
 8009ff8:	4630      	mov	r0, r6
 8009ffa:	4639      	mov	r1, r7
 8009ffc:	f7f6 f964 	bl	80002c8 <__aeabi_dsub>
 800a000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a002:	3330      	adds	r3, #48	; 0x30
 800a004:	f805 3b01 	strb.w	r3, [r5], #1
 800a008:	ec53 2b18 	vmov	r2, r3, d8
 800a00c:	4606      	mov	r6, r0
 800a00e:	460f      	mov	r7, r1
 800a010:	f7f6 fd84 	bl	8000b1c <__aeabi_dcmplt>
 800a014:	2800      	cmp	r0, #0
 800a016:	d165      	bne.n	800a0e4 <_dtoa_r+0x63c>
 800a018:	4632      	mov	r2, r6
 800a01a:	463b      	mov	r3, r7
 800a01c:	4935      	ldr	r1, [pc, #212]	; (800a0f4 <_dtoa_r+0x64c>)
 800a01e:	2000      	movs	r0, #0
 800a020:	f7f6 f952 	bl	80002c8 <__aeabi_dsub>
 800a024:	ec53 2b18 	vmov	r2, r3, d8
 800a028:	f7f6 fd78 	bl	8000b1c <__aeabi_dcmplt>
 800a02c:	2800      	cmp	r0, #0
 800a02e:	f040 80b9 	bne.w	800a1a4 <_dtoa_r+0x6fc>
 800a032:	9b02      	ldr	r3, [sp, #8]
 800a034:	429d      	cmp	r5, r3
 800a036:	f43f af75 	beq.w	8009f24 <_dtoa_r+0x47c>
 800a03a:	4b2f      	ldr	r3, [pc, #188]	; (800a0f8 <_dtoa_r+0x650>)
 800a03c:	ec51 0b18 	vmov	r0, r1, d8
 800a040:	2200      	movs	r2, #0
 800a042:	f7f6 faf9 	bl	8000638 <__aeabi_dmul>
 800a046:	4b2c      	ldr	r3, [pc, #176]	; (800a0f8 <_dtoa_r+0x650>)
 800a048:	ec41 0b18 	vmov	d8, r0, r1
 800a04c:	2200      	movs	r2, #0
 800a04e:	4630      	mov	r0, r6
 800a050:	4639      	mov	r1, r7
 800a052:	f7f6 faf1 	bl	8000638 <__aeabi_dmul>
 800a056:	4606      	mov	r6, r0
 800a058:	460f      	mov	r7, r1
 800a05a:	e7c4      	b.n	8009fe6 <_dtoa_r+0x53e>
 800a05c:	ec51 0b17 	vmov	r0, r1, d7
 800a060:	f7f6 faea 	bl	8000638 <__aeabi_dmul>
 800a064:	9b02      	ldr	r3, [sp, #8]
 800a066:	9d00      	ldr	r5, [sp, #0]
 800a068:	930c      	str	r3, [sp, #48]	; 0x30
 800a06a:	ec41 0b18 	vmov	d8, r0, r1
 800a06e:	4639      	mov	r1, r7
 800a070:	4630      	mov	r0, r6
 800a072:	f7f6 fd91 	bl	8000b98 <__aeabi_d2iz>
 800a076:	9011      	str	r0, [sp, #68]	; 0x44
 800a078:	f7f6 fa74 	bl	8000564 <__aeabi_i2d>
 800a07c:	4602      	mov	r2, r0
 800a07e:	460b      	mov	r3, r1
 800a080:	4630      	mov	r0, r6
 800a082:	4639      	mov	r1, r7
 800a084:	f7f6 f920 	bl	80002c8 <__aeabi_dsub>
 800a088:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a08a:	3330      	adds	r3, #48	; 0x30
 800a08c:	f805 3b01 	strb.w	r3, [r5], #1
 800a090:	9b02      	ldr	r3, [sp, #8]
 800a092:	429d      	cmp	r5, r3
 800a094:	4606      	mov	r6, r0
 800a096:	460f      	mov	r7, r1
 800a098:	f04f 0200 	mov.w	r2, #0
 800a09c:	d134      	bne.n	800a108 <_dtoa_r+0x660>
 800a09e:	4b19      	ldr	r3, [pc, #100]	; (800a104 <_dtoa_r+0x65c>)
 800a0a0:	ec51 0b18 	vmov	r0, r1, d8
 800a0a4:	f7f6 f912 	bl	80002cc <__adddf3>
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	460b      	mov	r3, r1
 800a0ac:	4630      	mov	r0, r6
 800a0ae:	4639      	mov	r1, r7
 800a0b0:	f7f6 fd52 	bl	8000b58 <__aeabi_dcmpgt>
 800a0b4:	2800      	cmp	r0, #0
 800a0b6:	d175      	bne.n	800a1a4 <_dtoa_r+0x6fc>
 800a0b8:	ec53 2b18 	vmov	r2, r3, d8
 800a0bc:	4911      	ldr	r1, [pc, #68]	; (800a104 <_dtoa_r+0x65c>)
 800a0be:	2000      	movs	r0, #0
 800a0c0:	f7f6 f902 	bl	80002c8 <__aeabi_dsub>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	4639      	mov	r1, r7
 800a0cc:	f7f6 fd26 	bl	8000b1c <__aeabi_dcmplt>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	f43f af27 	beq.w	8009f24 <_dtoa_r+0x47c>
 800a0d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a0d8:	1e6b      	subs	r3, r5, #1
 800a0da:	930c      	str	r3, [sp, #48]	; 0x30
 800a0dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a0e0:	2b30      	cmp	r3, #48	; 0x30
 800a0e2:	d0f8      	beq.n	800a0d6 <_dtoa_r+0x62e>
 800a0e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a0e8:	e04a      	b.n	800a180 <_dtoa_r+0x6d8>
 800a0ea:	bf00      	nop
 800a0ec:	0800cec0 	.word	0x0800cec0
 800a0f0:	0800ce98 	.word	0x0800ce98
 800a0f4:	3ff00000 	.word	0x3ff00000
 800a0f8:	40240000 	.word	0x40240000
 800a0fc:	401c0000 	.word	0x401c0000
 800a100:	40140000 	.word	0x40140000
 800a104:	3fe00000 	.word	0x3fe00000
 800a108:	4baf      	ldr	r3, [pc, #700]	; (800a3c8 <_dtoa_r+0x920>)
 800a10a:	f7f6 fa95 	bl	8000638 <__aeabi_dmul>
 800a10e:	4606      	mov	r6, r0
 800a110:	460f      	mov	r7, r1
 800a112:	e7ac      	b.n	800a06e <_dtoa_r+0x5c6>
 800a114:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a118:	9d00      	ldr	r5, [sp, #0]
 800a11a:	4642      	mov	r2, r8
 800a11c:	464b      	mov	r3, r9
 800a11e:	4630      	mov	r0, r6
 800a120:	4639      	mov	r1, r7
 800a122:	f7f6 fbb3 	bl	800088c <__aeabi_ddiv>
 800a126:	f7f6 fd37 	bl	8000b98 <__aeabi_d2iz>
 800a12a:	9002      	str	r0, [sp, #8]
 800a12c:	f7f6 fa1a 	bl	8000564 <__aeabi_i2d>
 800a130:	4642      	mov	r2, r8
 800a132:	464b      	mov	r3, r9
 800a134:	f7f6 fa80 	bl	8000638 <__aeabi_dmul>
 800a138:	4602      	mov	r2, r0
 800a13a:	460b      	mov	r3, r1
 800a13c:	4630      	mov	r0, r6
 800a13e:	4639      	mov	r1, r7
 800a140:	f7f6 f8c2 	bl	80002c8 <__aeabi_dsub>
 800a144:	9e02      	ldr	r6, [sp, #8]
 800a146:	9f01      	ldr	r7, [sp, #4]
 800a148:	3630      	adds	r6, #48	; 0x30
 800a14a:	f805 6b01 	strb.w	r6, [r5], #1
 800a14e:	9e00      	ldr	r6, [sp, #0]
 800a150:	1bae      	subs	r6, r5, r6
 800a152:	42b7      	cmp	r7, r6
 800a154:	4602      	mov	r2, r0
 800a156:	460b      	mov	r3, r1
 800a158:	d137      	bne.n	800a1ca <_dtoa_r+0x722>
 800a15a:	f7f6 f8b7 	bl	80002cc <__adddf3>
 800a15e:	4642      	mov	r2, r8
 800a160:	464b      	mov	r3, r9
 800a162:	4606      	mov	r6, r0
 800a164:	460f      	mov	r7, r1
 800a166:	f7f6 fcf7 	bl	8000b58 <__aeabi_dcmpgt>
 800a16a:	b9c8      	cbnz	r0, 800a1a0 <_dtoa_r+0x6f8>
 800a16c:	4642      	mov	r2, r8
 800a16e:	464b      	mov	r3, r9
 800a170:	4630      	mov	r0, r6
 800a172:	4639      	mov	r1, r7
 800a174:	f7f6 fcc8 	bl	8000b08 <__aeabi_dcmpeq>
 800a178:	b110      	cbz	r0, 800a180 <_dtoa_r+0x6d8>
 800a17a:	9b02      	ldr	r3, [sp, #8]
 800a17c:	07d9      	lsls	r1, r3, #31
 800a17e:	d40f      	bmi.n	800a1a0 <_dtoa_r+0x6f8>
 800a180:	4620      	mov	r0, r4
 800a182:	4659      	mov	r1, fp
 800a184:	f000 fad6 	bl	800a734 <_Bfree>
 800a188:	2300      	movs	r3, #0
 800a18a:	702b      	strb	r3, [r5, #0]
 800a18c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a18e:	f10a 0001 	add.w	r0, sl, #1
 800a192:	6018      	str	r0, [r3, #0]
 800a194:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a196:	2b00      	cmp	r3, #0
 800a198:	f43f acd8 	beq.w	8009b4c <_dtoa_r+0xa4>
 800a19c:	601d      	str	r5, [r3, #0]
 800a19e:	e4d5      	b.n	8009b4c <_dtoa_r+0xa4>
 800a1a0:	f8cd a01c 	str.w	sl, [sp, #28]
 800a1a4:	462b      	mov	r3, r5
 800a1a6:	461d      	mov	r5, r3
 800a1a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a1ac:	2a39      	cmp	r2, #57	; 0x39
 800a1ae:	d108      	bne.n	800a1c2 <_dtoa_r+0x71a>
 800a1b0:	9a00      	ldr	r2, [sp, #0]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d1f7      	bne.n	800a1a6 <_dtoa_r+0x6fe>
 800a1b6:	9a07      	ldr	r2, [sp, #28]
 800a1b8:	9900      	ldr	r1, [sp, #0]
 800a1ba:	3201      	adds	r2, #1
 800a1bc:	9207      	str	r2, [sp, #28]
 800a1be:	2230      	movs	r2, #48	; 0x30
 800a1c0:	700a      	strb	r2, [r1, #0]
 800a1c2:	781a      	ldrb	r2, [r3, #0]
 800a1c4:	3201      	adds	r2, #1
 800a1c6:	701a      	strb	r2, [r3, #0]
 800a1c8:	e78c      	b.n	800a0e4 <_dtoa_r+0x63c>
 800a1ca:	4b7f      	ldr	r3, [pc, #508]	; (800a3c8 <_dtoa_r+0x920>)
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f7f6 fa33 	bl	8000638 <__aeabi_dmul>
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	4606      	mov	r6, r0
 800a1d8:	460f      	mov	r7, r1
 800a1da:	f7f6 fc95 	bl	8000b08 <__aeabi_dcmpeq>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d09b      	beq.n	800a11a <_dtoa_r+0x672>
 800a1e2:	e7cd      	b.n	800a180 <_dtoa_r+0x6d8>
 800a1e4:	9a08      	ldr	r2, [sp, #32]
 800a1e6:	2a00      	cmp	r2, #0
 800a1e8:	f000 80c4 	beq.w	800a374 <_dtoa_r+0x8cc>
 800a1ec:	9a05      	ldr	r2, [sp, #20]
 800a1ee:	2a01      	cmp	r2, #1
 800a1f0:	f300 80a8 	bgt.w	800a344 <_dtoa_r+0x89c>
 800a1f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a1f6:	2a00      	cmp	r2, #0
 800a1f8:	f000 80a0 	beq.w	800a33c <_dtoa_r+0x894>
 800a1fc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a200:	9e06      	ldr	r6, [sp, #24]
 800a202:	4645      	mov	r5, r8
 800a204:	9a04      	ldr	r2, [sp, #16]
 800a206:	2101      	movs	r1, #1
 800a208:	441a      	add	r2, r3
 800a20a:	4620      	mov	r0, r4
 800a20c:	4498      	add	r8, r3
 800a20e:	9204      	str	r2, [sp, #16]
 800a210:	f000 fb4c 	bl	800a8ac <__i2b>
 800a214:	4607      	mov	r7, r0
 800a216:	2d00      	cmp	r5, #0
 800a218:	dd0b      	ble.n	800a232 <_dtoa_r+0x78a>
 800a21a:	9b04      	ldr	r3, [sp, #16]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	dd08      	ble.n	800a232 <_dtoa_r+0x78a>
 800a220:	42ab      	cmp	r3, r5
 800a222:	9a04      	ldr	r2, [sp, #16]
 800a224:	bfa8      	it	ge
 800a226:	462b      	movge	r3, r5
 800a228:	eba8 0803 	sub.w	r8, r8, r3
 800a22c:	1aed      	subs	r5, r5, r3
 800a22e:	1ad3      	subs	r3, r2, r3
 800a230:	9304      	str	r3, [sp, #16]
 800a232:	9b06      	ldr	r3, [sp, #24]
 800a234:	b1fb      	cbz	r3, 800a276 <_dtoa_r+0x7ce>
 800a236:	9b08      	ldr	r3, [sp, #32]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	f000 809f 	beq.w	800a37c <_dtoa_r+0x8d4>
 800a23e:	2e00      	cmp	r6, #0
 800a240:	dd11      	ble.n	800a266 <_dtoa_r+0x7be>
 800a242:	4639      	mov	r1, r7
 800a244:	4632      	mov	r2, r6
 800a246:	4620      	mov	r0, r4
 800a248:	f000 fbec 	bl	800aa24 <__pow5mult>
 800a24c:	465a      	mov	r2, fp
 800a24e:	4601      	mov	r1, r0
 800a250:	4607      	mov	r7, r0
 800a252:	4620      	mov	r0, r4
 800a254:	f000 fb40 	bl	800a8d8 <__multiply>
 800a258:	4659      	mov	r1, fp
 800a25a:	9007      	str	r0, [sp, #28]
 800a25c:	4620      	mov	r0, r4
 800a25e:	f000 fa69 	bl	800a734 <_Bfree>
 800a262:	9b07      	ldr	r3, [sp, #28]
 800a264:	469b      	mov	fp, r3
 800a266:	9b06      	ldr	r3, [sp, #24]
 800a268:	1b9a      	subs	r2, r3, r6
 800a26a:	d004      	beq.n	800a276 <_dtoa_r+0x7ce>
 800a26c:	4659      	mov	r1, fp
 800a26e:	4620      	mov	r0, r4
 800a270:	f000 fbd8 	bl	800aa24 <__pow5mult>
 800a274:	4683      	mov	fp, r0
 800a276:	2101      	movs	r1, #1
 800a278:	4620      	mov	r0, r4
 800a27a:	f000 fb17 	bl	800a8ac <__i2b>
 800a27e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a280:	2b00      	cmp	r3, #0
 800a282:	4606      	mov	r6, r0
 800a284:	dd7c      	ble.n	800a380 <_dtoa_r+0x8d8>
 800a286:	461a      	mov	r2, r3
 800a288:	4601      	mov	r1, r0
 800a28a:	4620      	mov	r0, r4
 800a28c:	f000 fbca 	bl	800aa24 <__pow5mult>
 800a290:	9b05      	ldr	r3, [sp, #20]
 800a292:	2b01      	cmp	r3, #1
 800a294:	4606      	mov	r6, r0
 800a296:	dd76      	ble.n	800a386 <_dtoa_r+0x8de>
 800a298:	2300      	movs	r3, #0
 800a29a:	9306      	str	r3, [sp, #24]
 800a29c:	6933      	ldr	r3, [r6, #16]
 800a29e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a2a2:	6918      	ldr	r0, [r3, #16]
 800a2a4:	f000 fab2 	bl	800a80c <__hi0bits>
 800a2a8:	f1c0 0020 	rsb	r0, r0, #32
 800a2ac:	9b04      	ldr	r3, [sp, #16]
 800a2ae:	4418      	add	r0, r3
 800a2b0:	f010 001f 	ands.w	r0, r0, #31
 800a2b4:	f000 8086 	beq.w	800a3c4 <_dtoa_r+0x91c>
 800a2b8:	f1c0 0320 	rsb	r3, r0, #32
 800a2bc:	2b04      	cmp	r3, #4
 800a2be:	dd7f      	ble.n	800a3c0 <_dtoa_r+0x918>
 800a2c0:	f1c0 001c 	rsb	r0, r0, #28
 800a2c4:	9b04      	ldr	r3, [sp, #16]
 800a2c6:	4403      	add	r3, r0
 800a2c8:	4480      	add	r8, r0
 800a2ca:	4405      	add	r5, r0
 800a2cc:	9304      	str	r3, [sp, #16]
 800a2ce:	f1b8 0f00 	cmp.w	r8, #0
 800a2d2:	dd05      	ble.n	800a2e0 <_dtoa_r+0x838>
 800a2d4:	4659      	mov	r1, fp
 800a2d6:	4642      	mov	r2, r8
 800a2d8:	4620      	mov	r0, r4
 800a2da:	f000 fbfd 	bl	800aad8 <__lshift>
 800a2de:	4683      	mov	fp, r0
 800a2e0:	9b04      	ldr	r3, [sp, #16]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	dd05      	ble.n	800a2f2 <_dtoa_r+0x84a>
 800a2e6:	4631      	mov	r1, r6
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	f000 fbf4 	bl	800aad8 <__lshift>
 800a2f0:	4606      	mov	r6, r0
 800a2f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d069      	beq.n	800a3cc <_dtoa_r+0x924>
 800a2f8:	4631      	mov	r1, r6
 800a2fa:	4658      	mov	r0, fp
 800a2fc:	f000 fc58 	bl	800abb0 <__mcmp>
 800a300:	2800      	cmp	r0, #0
 800a302:	da63      	bge.n	800a3cc <_dtoa_r+0x924>
 800a304:	2300      	movs	r3, #0
 800a306:	4659      	mov	r1, fp
 800a308:	220a      	movs	r2, #10
 800a30a:	4620      	mov	r0, r4
 800a30c:	f000 fa34 	bl	800a778 <__multadd>
 800a310:	9b08      	ldr	r3, [sp, #32]
 800a312:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a316:	4683      	mov	fp, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	f000 818f 	beq.w	800a63c <_dtoa_r+0xb94>
 800a31e:	4639      	mov	r1, r7
 800a320:	2300      	movs	r3, #0
 800a322:	220a      	movs	r2, #10
 800a324:	4620      	mov	r0, r4
 800a326:	f000 fa27 	bl	800a778 <__multadd>
 800a32a:	f1b9 0f00 	cmp.w	r9, #0
 800a32e:	4607      	mov	r7, r0
 800a330:	f300 808e 	bgt.w	800a450 <_dtoa_r+0x9a8>
 800a334:	9b05      	ldr	r3, [sp, #20]
 800a336:	2b02      	cmp	r3, #2
 800a338:	dc50      	bgt.n	800a3dc <_dtoa_r+0x934>
 800a33a:	e089      	b.n	800a450 <_dtoa_r+0x9a8>
 800a33c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a33e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a342:	e75d      	b.n	800a200 <_dtoa_r+0x758>
 800a344:	9b01      	ldr	r3, [sp, #4]
 800a346:	1e5e      	subs	r6, r3, #1
 800a348:	9b06      	ldr	r3, [sp, #24]
 800a34a:	42b3      	cmp	r3, r6
 800a34c:	bfbf      	itttt	lt
 800a34e:	9b06      	ldrlt	r3, [sp, #24]
 800a350:	9606      	strlt	r6, [sp, #24]
 800a352:	1af2      	sublt	r2, r6, r3
 800a354:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a356:	bfb6      	itet	lt
 800a358:	189b      	addlt	r3, r3, r2
 800a35a:	1b9e      	subge	r6, r3, r6
 800a35c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a35e:	9b01      	ldr	r3, [sp, #4]
 800a360:	bfb8      	it	lt
 800a362:	2600      	movlt	r6, #0
 800a364:	2b00      	cmp	r3, #0
 800a366:	bfb5      	itete	lt
 800a368:	eba8 0503 	sublt.w	r5, r8, r3
 800a36c:	9b01      	ldrge	r3, [sp, #4]
 800a36e:	2300      	movlt	r3, #0
 800a370:	4645      	movge	r5, r8
 800a372:	e747      	b.n	800a204 <_dtoa_r+0x75c>
 800a374:	9e06      	ldr	r6, [sp, #24]
 800a376:	9f08      	ldr	r7, [sp, #32]
 800a378:	4645      	mov	r5, r8
 800a37a:	e74c      	b.n	800a216 <_dtoa_r+0x76e>
 800a37c:	9a06      	ldr	r2, [sp, #24]
 800a37e:	e775      	b.n	800a26c <_dtoa_r+0x7c4>
 800a380:	9b05      	ldr	r3, [sp, #20]
 800a382:	2b01      	cmp	r3, #1
 800a384:	dc18      	bgt.n	800a3b8 <_dtoa_r+0x910>
 800a386:	9b02      	ldr	r3, [sp, #8]
 800a388:	b9b3      	cbnz	r3, 800a3b8 <_dtoa_r+0x910>
 800a38a:	9b03      	ldr	r3, [sp, #12]
 800a38c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a390:	b9a3      	cbnz	r3, 800a3bc <_dtoa_r+0x914>
 800a392:	9b03      	ldr	r3, [sp, #12]
 800a394:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a398:	0d1b      	lsrs	r3, r3, #20
 800a39a:	051b      	lsls	r3, r3, #20
 800a39c:	b12b      	cbz	r3, 800a3aa <_dtoa_r+0x902>
 800a39e:	9b04      	ldr	r3, [sp, #16]
 800a3a0:	3301      	adds	r3, #1
 800a3a2:	9304      	str	r3, [sp, #16]
 800a3a4:	f108 0801 	add.w	r8, r8, #1
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	9306      	str	r3, [sp, #24]
 800a3ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	f47f af74 	bne.w	800a29c <_dtoa_r+0x7f4>
 800a3b4:	2001      	movs	r0, #1
 800a3b6:	e779      	b.n	800a2ac <_dtoa_r+0x804>
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	e7f6      	b.n	800a3aa <_dtoa_r+0x902>
 800a3bc:	9b02      	ldr	r3, [sp, #8]
 800a3be:	e7f4      	b.n	800a3aa <_dtoa_r+0x902>
 800a3c0:	d085      	beq.n	800a2ce <_dtoa_r+0x826>
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	301c      	adds	r0, #28
 800a3c6:	e77d      	b.n	800a2c4 <_dtoa_r+0x81c>
 800a3c8:	40240000 	.word	0x40240000
 800a3cc:	9b01      	ldr	r3, [sp, #4]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	dc38      	bgt.n	800a444 <_dtoa_r+0x99c>
 800a3d2:	9b05      	ldr	r3, [sp, #20]
 800a3d4:	2b02      	cmp	r3, #2
 800a3d6:	dd35      	ble.n	800a444 <_dtoa_r+0x99c>
 800a3d8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a3dc:	f1b9 0f00 	cmp.w	r9, #0
 800a3e0:	d10d      	bne.n	800a3fe <_dtoa_r+0x956>
 800a3e2:	4631      	mov	r1, r6
 800a3e4:	464b      	mov	r3, r9
 800a3e6:	2205      	movs	r2, #5
 800a3e8:	4620      	mov	r0, r4
 800a3ea:	f000 f9c5 	bl	800a778 <__multadd>
 800a3ee:	4601      	mov	r1, r0
 800a3f0:	4606      	mov	r6, r0
 800a3f2:	4658      	mov	r0, fp
 800a3f4:	f000 fbdc 	bl	800abb0 <__mcmp>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	f73f adbd 	bgt.w	8009f78 <_dtoa_r+0x4d0>
 800a3fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a400:	9d00      	ldr	r5, [sp, #0]
 800a402:	ea6f 0a03 	mvn.w	sl, r3
 800a406:	f04f 0800 	mov.w	r8, #0
 800a40a:	4631      	mov	r1, r6
 800a40c:	4620      	mov	r0, r4
 800a40e:	f000 f991 	bl	800a734 <_Bfree>
 800a412:	2f00      	cmp	r7, #0
 800a414:	f43f aeb4 	beq.w	800a180 <_dtoa_r+0x6d8>
 800a418:	f1b8 0f00 	cmp.w	r8, #0
 800a41c:	d005      	beq.n	800a42a <_dtoa_r+0x982>
 800a41e:	45b8      	cmp	r8, r7
 800a420:	d003      	beq.n	800a42a <_dtoa_r+0x982>
 800a422:	4641      	mov	r1, r8
 800a424:	4620      	mov	r0, r4
 800a426:	f000 f985 	bl	800a734 <_Bfree>
 800a42a:	4639      	mov	r1, r7
 800a42c:	4620      	mov	r0, r4
 800a42e:	f000 f981 	bl	800a734 <_Bfree>
 800a432:	e6a5      	b.n	800a180 <_dtoa_r+0x6d8>
 800a434:	2600      	movs	r6, #0
 800a436:	4637      	mov	r7, r6
 800a438:	e7e1      	b.n	800a3fe <_dtoa_r+0x956>
 800a43a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a43c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a440:	4637      	mov	r7, r6
 800a442:	e599      	b.n	8009f78 <_dtoa_r+0x4d0>
 800a444:	9b08      	ldr	r3, [sp, #32]
 800a446:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	f000 80fd 	beq.w	800a64a <_dtoa_r+0xba2>
 800a450:	2d00      	cmp	r5, #0
 800a452:	dd05      	ble.n	800a460 <_dtoa_r+0x9b8>
 800a454:	4639      	mov	r1, r7
 800a456:	462a      	mov	r2, r5
 800a458:	4620      	mov	r0, r4
 800a45a:	f000 fb3d 	bl	800aad8 <__lshift>
 800a45e:	4607      	mov	r7, r0
 800a460:	9b06      	ldr	r3, [sp, #24]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d05c      	beq.n	800a520 <_dtoa_r+0xa78>
 800a466:	6879      	ldr	r1, [r7, #4]
 800a468:	4620      	mov	r0, r4
 800a46a:	f000 f923 	bl	800a6b4 <_Balloc>
 800a46e:	4605      	mov	r5, r0
 800a470:	b928      	cbnz	r0, 800a47e <_dtoa_r+0x9d6>
 800a472:	4b80      	ldr	r3, [pc, #512]	; (800a674 <_dtoa_r+0xbcc>)
 800a474:	4602      	mov	r2, r0
 800a476:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a47a:	f7ff bb2e 	b.w	8009ada <_dtoa_r+0x32>
 800a47e:	693a      	ldr	r2, [r7, #16]
 800a480:	3202      	adds	r2, #2
 800a482:	0092      	lsls	r2, r2, #2
 800a484:	f107 010c 	add.w	r1, r7, #12
 800a488:	300c      	adds	r0, #12
 800a48a:	f000 f905 	bl	800a698 <memcpy>
 800a48e:	2201      	movs	r2, #1
 800a490:	4629      	mov	r1, r5
 800a492:	4620      	mov	r0, r4
 800a494:	f000 fb20 	bl	800aad8 <__lshift>
 800a498:	9b00      	ldr	r3, [sp, #0]
 800a49a:	3301      	adds	r3, #1
 800a49c:	9301      	str	r3, [sp, #4]
 800a49e:	9b00      	ldr	r3, [sp, #0]
 800a4a0:	444b      	add	r3, r9
 800a4a2:	9307      	str	r3, [sp, #28]
 800a4a4:	9b02      	ldr	r3, [sp, #8]
 800a4a6:	f003 0301 	and.w	r3, r3, #1
 800a4aa:	46b8      	mov	r8, r7
 800a4ac:	9306      	str	r3, [sp, #24]
 800a4ae:	4607      	mov	r7, r0
 800a4b0:	9b01      	ldr	r3, [sp, #4]
 800a4b2:	4631      	mov	r1, r6
 800a4b4:	3b01      	subs	r3, #1
 800a4b6:	4658      	mov	r0, fp
 800a4b8:	9302      	str	r3, [sp, #8]
 800a4ba:	f7ff fa67 	bl	800998c <quorem>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	3330      	adds	r3, #48	; 0x30
 800a4c2:	9004      	str	r0, [sp, #16]
 800a4c4:	4641      	mov	r1, r8
 800a4c6:	4658      	mov	r0, fp
 800a4c8:	9308      	str	r3, [sp, #32]
 800a4ca:	f000 fb71 	bl	800abb0 <__mcmp>
 800a4ce:	463a      	mov	r2, r7
 800a4d0:	4681      	mov	r9, r0
 800a4d2:	4631      	mov	r1, r6
 800a4d4:	4620      	mov	r0, r4
 800a4d6:	f000 fb87 	bl	800abe8 <__mdiff>
 800a4da:	68c2      	ldr	r2, [r0, #12]
 800a4dc:	9b08      	ldr	r3, [sp, #32]
 800a4de:	4605      	mov	r5, r0
 800a4e0:	bb02      	cbnz	r2, 800a524 <_dtoa_r+0xa7c>
 800a4e2:	4601      	mov	r1, r0
 800a4e4:	4658      	mov	r0, fp
 800a4e6:	f000 fb63 	bl	800abb0 <__mcmp>
 800a4ea:	9b08      	ldr	r3, [sp, #32]
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	4629      	mov	r1, r5
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a4f6:	f000 f91d 	bl	800a734 <_Bfree>
 800a4fa:	9b05      	ldr	r3, [sp, #20]
 800a4fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4fe:	9d01      	ldr	r5, [sp, #4]
 800a500:	ea43 0102 	orr.w	r1, r3, r2
 800a504:	9b06      	ldr	r3, [sp, #24]
 800a506:	430b      	orrs	r3, r1
 800a508:	9b08      	ldr	r3, [sp, #32]
 800a50a:	d10d      	bne.n	800a528 <_dtoa_r+0xa80>
 800a50c:	2b39      	cmp	r3, #57	; 0x39
 800a50e:	d029      	beq.n	800a564 <_dtoa_r+0xabc>
 800a510:	f1b9 0f00 	cmp.w	r9, #0
 800a514:	dd01      	ble.n	800a51a <_dtoa_r+0xa72>
 800a516:	9b04      	ldr	r3, [sp, #16]
 800a518:	3331      	adds	r3, #49	; 0x31
 800a51a:	9a02      	ldr	r2, [sp, #8]
 800a51c:	7013      	strb	r3, [r2, #0]
 800a51e:	e774      	b.n	800a40a <_dtoa_r+0x962>
 800a520:	4638      	mov	r0, r7
 800a522:	e7b9      	b.n	800a498 <_dtoa_r+0x9f0>
 800a524:	2201      	movs	r2, #1
 800a526:	e7e2      	b.n	800a4ee <_dtoa_r+0xa46>
 800a528:	f1b9 0f00 	cmp.w	r9, #0
 800a52c:	db06      	blt.n	800a53c <_dtoa_r+0xa94>
 800a52e:	9905      	ldr	r1, [sp, #20]
 800a530:	ea41 0909 	orr.w	r9, r1, r9
 800a534:	9906      	ldr	r1, [sp, #24]
 800a536:	ea59 0101 	orrs.w	r1, r9, r1
 800a53a:	d120      	bne.n	800a57e <_dtoa_r+0xad6>
 800a53c:	2a00      	cmp	r2, #0
 800a53e:	ddec      	ble.n	800a51a <_dtoa_r+0xa72>
 800a540:	4659      	mov	r1, fp
 800a542:	2201      	movs	r2, #1
 800a544:	4620      	mov	r0, r4
 800a546:	9301      	str	r3, [sp, #4]
 800a548:	f000 fac6 	bl	800aad8 <__lshift>
 800a54c:	4631      	mov	r1, r6
 800a54e:	4683      	mov	fp, r0
 800a550:	f000 fb2e 	bl	800abb0 <__mcmp>
 800a554:	2800      	cmp	r0, #0
 800a556:	9b01      	ldr	r3, [sp, #4]
 800a558:	dc02      	bgt.n	800a560 <_dtoa_r+0xab8>
 800a55a:	d1de      	bne.n	800a51a <_dtoa_r+0xa72>
 800a55c:	07da      	lsls	r2, r3, #31
 800a55e:	d5dc      	bpl.n	800a51a <_dtoa_r+0xa72>
 800a560:	2b39      	cmp	r3, #57	; 0x39
 800a562:	d1d8      	bne.n	800a516 <_dtoa_r+0xa6e>
 800a564:	9a02      	ldr	r2, [sp, #8]
 800a566:	2339      	movs	r3, #57	; 0x39
 800a568:	7013      	strb	r3, [r2, #0]
 800a56a:	462b      	mov	r3, r5
 800a56c:	461d      	mov	r5, r3
 800a56e:	3b01      	subs	r3, #1
 800a570:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a574:	2a39      	cmp	r2, #57	; 0x39
 800a576:	d050      	beq.n	800a61a <_dtoa_r+0xb72>
 800a578:	3201      	adds	r2, #1
 800a57a:	701a      	strb	r2, [r3, #0]
 800a57c:	e745      	b.n	800a40a <_dtoa_r+0x962>
 800a57e:	2a00      	cmp	r2, #0
 800a580:	dd03      	ble.n	800a58a <_dtoa_r+0xae2>
 800a582:	2b39      	cmp	r3, #57	; 0x39
 800a584:	d0ee      	beq.n	800a564 <_dtoa_r+0xabc>
 800a586:	3301      	adds	r3, #1
 800a588:	e7c7      	b.n	800a51a <_dtoa_r+0xa72>
 800a58a:	9a01      	ldr	r2, [sp, #4]
 800a58c:	9907      	ldr	r1, [sp, #28]
 800a58e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a592:	428a      	cmp	r2, r1
 800a594:	d02a      	beq.n	800a5ec <_dtoa_r+0xb44>
 800a596:	4659      	mov	r1, fp
 800a598:	2300      	movs	r3, #0
 800a59a:	220a      	movs	r2, #10
 800a59c:	4620      	mov	r0, r4
 800a59e:	f000 f8eb 	bl	800a778 <__multadd>
 800a5a2:	45b8      	cmp	r8, r7
 800a5a4:	4683      	mov	fp, r0
 800a5a6:	f04f 0300 	mov.w	r3, #0
 800a5aa:	f04f 020a 	mov.w	r2, #10
 800a5ae:	4641      	mov	r1, r8
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	d107      	bne.n	800a5c4 <_dtoa_r+0xb1c>
 800a5b4:	f000 f8e0 	bl	800a778 <__multadd>
 800a5b8:	4680      	mov	r8, r0
 800a5ba:	4607      	mov	r7, r0
 800a5bc:	9b01      	ldr	r3, [sp, #4]
 800a5be:	3301      	adds	r3, #1
 800a5c0:	9301      	str	r3, [sp, #4]
 800a5c2:	e775      	b.n	800a4b0 <_dtoa_r+0xa08>
 800a5c4:	f000 f8d8 	bl	800a778 <__multadd>
 800a5c8:	4639      	mov	r1, r7
 800a5ca:	4680      	mov	r8, r0
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	220a      	movs	r2, #10
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	f000 f8d1 	bl	800a778 <__multadd>
 800a5d6:	4607      	mov	r7, r0
 800a5d8:	e7f0      	b.n	800a5bc <_dtoa_r+0xb14>
 800a5da:	f1b9 0f00 	cmp.w	r9, #0
 800a5de:	9a00      	ldr	r2, [sp, #0]
 800a5e0:	bfcc      	ite	gt
 800a5e2:	464d      	movgt	r5, r9
 800a5e4:	2501      	movle	r5, #1
 800a5e6:	4415      	add	r5, r2
 800a5e8:	f04f 0800 	mov.w	r8, #0
 800a5ec:	4659      	mov	r1, fp
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	4620      	mov	r0, r4
 800a5f2:	9301      	str	r3, [sp, #4]
 800a5f4:	f000 fa70 	bl	800aad8 <__lshift>
 800a5f8:	4631      	mov	r1, r6
 800a5fa:	4683      	mov	fp, r0
 800a5fc:	f000 fad8 	bl	800abb0 <__mcmp>
 800a600:	2800      	cmp	r0, #0
 800a602:	dcb2      	bgt.n	800a56a <_dtoa_r+0xac2>
 800a604:	d102      	bne.n	800a60c <_dtoa_r+0xb64>
 800a606:	9b01      	ldr	r3, [sp, #4]
 800a608:	07db      	lsls	r3, r3, #31
 800a60a:	d4ae      	bmi.n	800a56a <_dtoa_r+0xac2>
 800a60c:	462b      	mov	r3, r5
 800a60e:	461d      	mov	r5, r3
 800a610:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a614:	2a30      	cmp	r2, #48	; 0x30
 800a616:	d0fa      	beq.n	800a60e <_dtoa_r+0xb66>
 800a618:	e6f7      	b.n	800a40a <_dtoa_r+0x962>
 800a61a:	9a00      	ldr	r2, [sp, #0]
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d1a5      	bne.n	800a56c <_dtoa_r+0xac4>
 800a620:	f10a 0a01 	add.w	sl, sl, #1
 800a624:	2331      	movs	r3, #49	; 0x31
 800a626:	e779      	b.n	800a51c <_dtoa_r+0xa74>
 800a628:	4b13      	ldr	r3, [pc, #76]	; (800a678 <_dtoa_r+0xbd0>)
 800a62a:	f7ff baaf 	b.w	8009b8c <_dtoa_r+0xe4>
 800a62e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a630:	2b00      	cmp	r3, #0
 800a632:	f47f aa86 	bne.w	8009b42 <_dtoa_r+0x9a>
 800a636:	4b11      	ldr	r3, [pc, #68]	; (800a67c <_dtoa_r+0xbd4>)
 800a638:	f7ff baa8 	b.w	8009b8c <_dtoa_r+0xe4>
 800a63c:	f1b9 0f00 	cmp.w	r9, #0
 800a640:	dc03      	bgt.n	800a64a <_dtoa_r+0xba2>
 800a642:	9b05      	ldr	r3, [sp, #20]
 800a644:	2b02      	cmp	r3, #2
 800a646:	f73f aec9 	bgt.w	800a3dc <_dtoa_r+0x934>
 800a64a:	9d00      	ldr	r5, [sp, #0]
 800a64c:	4631      	mov	r1, r6
 800a64e:	4658      	mov	r0, fp
 800a650:	f7ff f99c 	bl	800998c <quorem>
 800a654:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a658:	f805 3b01 	strb.w	r3, [r5], #1
 800a65c:	9a00      	ldr	r2, [sp, #0]
 800a65e:	1aaa      	subs	r2, r5, r2
 800a660:	4591      	cmp	r9, r2
 800a662:	ddba      	ble.n	800a5da <_dtoa_r+0xb32>
 800a664:	4659      	mov	r1, fp
 800a666:	2300      	movs	r3, #0
 800a668:	220a      	movs	r2, #10
 800a66a:	4620      	mov	r0, r4
 800a66c:	f000 f884 	bl	800a778 <__multadd>
 800a670:	4683      	mov	fp, r0
 800a672:	e7eb      	b.n	800a64c <_dtoa_r+0xba4>
 800a674:	0800ce23 	.word	0x0800ce23
 800a678:	0800cd7c 	.word	0x0800cd7c
 800a67c:	0800cda0 	.word	0x0800cda0

0800a680 <_localeconv_r>:
 800a680:	4800      	ldr	r0, [pc, #0]	; (800a684 <_localeconv_r+0x4>)
 800a682:	4770      	bx	lr
 800a684:	20000180 	.word	0x20000180

0800a688 <malloc>:
 800a688:	4b02      	ldr	r3, [pc, #8]	; (800a694 <malloc+0xc>)
 800a68a:	4601      	mov	r1, r0
 800a68c:	6818      	ldr	r0, [r3, #0]
 800a68e:	f000 bbef 	b.w	800ae70 <_malloc_r>
 800a692:	bf00      	nop
 800a694:	2000002c 	.word	0x2000002c

0800a698 <memcpy>:
 800a698:	440a      	add	r2, r1
 800a69a:	4291      	cmp	r1, r2
 800a69c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6a0:	d100      	bne.n	800a6a4 <memcpy+0xc>
 800a6a2:	4770      	bx	lr
 800a6a4:	b510      	push	{r4, lr}
 800a6a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6ae:	4291      	cmp	r1, r2
 800a6b0:	d1f9      	bne.n	800a6a6 <memcpy+0xe>
 800a6b2:	bd10      	pop	{r4, pc}

0800a6b4 <_Balloc>:
 800a6b4:	b570      	push	{r4, r5, r6, lr}
 800a6b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a6b8:	4604      	mov	r4, r0
 800a6ba:	460d      	mov	r5, r1
 800a6bc:	b976      	cbnz	r6, 800a6dc <_Balloc+0x28>
 800a6be:	2010      	movs	r0, #16
 800a6c0:	f7ff ffe2 	bl	800a688 <malloc>
 800a6c4:	4602      	mov	r2, r0
 800a6c6:	6260      	str	r0, [r4, #36]	; 0x24
 800a6c8:	b920      	cbnz	r0, 800a6d4 <_Balloc+0x20>
 800a6ca:	4b18      	ldr	r3, [pc, #96]	; (800a72c <_Balloc+0x78>)
 800a6cc:	4818      	ldr	r0, [pc, #96]	; (800a730 <_Balloc+0x7c>)
 800a6ce:	2166      	movs	r1, #102	; 0x66
 800a6d0:	f000 fd94 	bl	800b1fc <__assert_func>
 800a6d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6d8:	6006      	str	r6, [r0, #0]
 800a6da:	60c6      	str	r6, [r0, #12]
 800a6dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6de:	68f3      	ldr	r3, [r6, #12]
 800a6e0:	b183      	cbz	r3, 800a704 <_Balloc+0x50>
 800a6e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6e4:	68db      	ldr	r3, [r3, #12]
 800a6e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6ea:	b9b8      	cbnz	r0, 800a71c <_Balloc+0x68>
 800a6ec:	2101      	movs	r1, #1
 800a6ee:	fa01 f605 	lsl.w	r6, r1, r5
 800a6f2:	1d72      	adds	r2, r6, #5
 800a6f4:	0092      	lsls	r2, r2, #2
 800a6f6:	4620      	mov	r0, r4
 800a6f8:	f000 fb5a 	bl	800adb0 <_calloc_r>
 800a6fc:	b160      	cbz	r0, 800a718 <_Balloc+0x64>
 800a6fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a702:	e00e      	b.n	800a722 <_Balloc+0x6e>
 800a704:	2221      	movs	r2, #33	; 0x21
 800a706:	2104      	movs	r1, #4
 800a708:	4620      	mov	r0, r4
 800a70a:	f000 fb51 	bl	800adb0 <_calloc_r>
 800a70e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a710:	60f0      	str	r0, [r6, #12]
 800a712:	68db      	ldr	r3, [r3, #12]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d1e4      	bne.n	800a6e2 <_Balloc+0x2e>
 800a718:	2000      	movs	r0, #0
 800a71a:	bd70      	pop	{r4, r5, r6, pc}
 800a71c:	6802      	ldr	r2, [r0, #0]
 800a71e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a722:	2300      	movs	r3, #0
 800a724:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a728:	e7f7      	b.n	800a71a <_Balloc+0x66>
 800a72a:	bf00      	nop
 800a72c:	0800cdad 	.word	0x0800cdad
 800a730:	0800ce34 	.word	0x0800ce34

0800a734 <_Bfree>:
 800a734:	b570      	push	{r4, r5, r6, lr}
 800a736:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a738:	4605      	mov	r5, r0
 800a73a:	460c      	mov	r4, r1
 800a73c:	b976      	cbnz	r6, 800a75c <_Bfree+0x28>
 800a73e:	2010      	movs	r0, #16
 800a740:	f7ff ffa2 	bl	800a688 <malloc>
 800a744:	4602      	mov	r2, r0
 800a746:	6268      	str	r0, [r5, #36]	; 0x24
 800a748:	b920      	cbnz	r0, 800a754 <_Bfree+0x20>
 800a74a:	4b09      	ldr	r3, [pc, #36]	; (800a770 <_Bfree+0x3c>)
 800a74c:	4809      	ldr	r0, [pc, #36]	; (800a774 <_Bfree+0x40>)
 800a74e:	218a      	movs	r1, #138	; 0x8a
 800a750:	f000 fd54 	bl	800b1fc <__assert_func>
 800a754:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a758:	6006      	str	r6, [r0, #0]
 800a75a:	60c6      	str	r6, [r0, #12]
 800a75c:	b13c      	cbz	r4, 800a76e <_Bfree+0x3a>
 800a75e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a760:	6862      	ldr	r2, [r4, #4]
 800a762:	68db      	ldr	r3, [r3, #12]
 800a764:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a768:	6021      	str	r1, [r4, #0]
 800a76a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a76e:	bd70      	pop	{r4, r5, r6, pc}
 800a770:	0800cdad 	.word	0x0800cdad
 800a774:	0800ce34 	.word	0x0800ce34

0800a778 <__multadd>:
 800a778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a77c:	690e      	ldr	r6, [r1, #16]
 800a77e:	4607      	mov	r7, r0
 800a780:	4698      	mov	r8, r3
 800a782:	460c      	mov	r4, r1
 800a784:	f101 0014 	add.w	r0, r1, #20
 800a788:	2300      	movs	r3, #0
 800a78a:	6805      	ldr	r5, [r0, #0]
 800a78c:	b2a9      	uxth	r1, r5
 800a78e:	fb02 8101 	mla	r1, r2, r1, r8
 800a792:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a796:	0c2d      	lsrs	r5, r5, #16
 800a798:	fb02 c505 	mla	r5, r2, r5, ip
 800a79c:	b289      	uxth	r1, r1
 800a79e:	3301      	adds	r3, #1
 800a7a0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a7a4:	429e      	cmp	r6, r3
 800a7a6:	f840 1b04 	str.w	r1, [r0], #4
 800a7aa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a7ae:	dcec      	bgt.n	800a78a <__multadd+0x12>
 800a7b0:	f1b8 0f00 	cmp.w	r8, #0
 800a7b4:	d022      	beq.n	800a7fc <__multadd+0x84>
 800a7b6:	68a3      	ldr	r3, [r4, #8]
 800a7b8:	42b3      	cmp	r3, r6
 800a7ba:	dc19      	bgt.n	800a7f0 <__multadd+0x78>
 800a7bc:	6861      	ldr	r1, [r4, #4]
 800a7be:	4638      	mov	r0, r7
 800a7c0:	3101      	adds	r1, #1
 800a7c2:	f7ff ff77 	bl	800a6b4 <_Balloc>
 800a7c6:	4605      	mov	r5, r0
 800a7c8:	b928      	cbnz	r0, 800a7d6 <__multadd+0x5e>
 800a7ca:	4602      	mov	r2, r0
 800a7cc:	4b0d      	ldr	r3, [pc, #52]	; (800a804 <__multadd+0x8c>)
 800a7ce:	480e      	ldr	r0, [pc, #56]	; (800a808 <__multadd+0x90>)
 800a7d0:	21b5      	movs	r1, #181	; 0xb5
 800a7d2:	f000 fd13 	bl	800b1fc <__assert_func>
 800a7d6:	6922      	ldr	r2, [r4, #16]
 800a7d8:	3202      	adds	r2, #2
 800a7da:	f104 010c 	add.w	r1, r4, #12
 800a7de:	0092      	lsls	r2, r2, #2
 800a7e0:	300c      	adds	r0, #12
 800a7e2:	f7ff ff59 	bl	800a698 <memcpy>
 800a7e6:	4621      	mov	r1, r4
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	f7ff ffa3 	bl	800a734 <_Bfree>
 800a7ee:	462c      	mov	r4, r5
 800a7f0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a7f4:	3601      	adds	r6, #1
 800a7f6:	f8c3 8014 	str.w	r8, [r3, #20]
 800a7fa:	6126      	str	r6, [r4, #16]
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a802:	bf00      	nop
 800a804:	0800ce23 	.word	0x0800ce23
 800a808:	0800ce34 	.word	0x0800ce34

0800a80c <__hi0bits>:
 800a80c:	0c03      	lsrs	r3, r0, #16
 800a80e:	041b      	lsls	r3, r3, #16
 800a810:	b9d3      	cbnz	r3, 800a848 <__hi0bits+0x3c>
 800a812:	0400      	lsls	r0, r0, #16
 800a814:	2310      	movs	r3, #16
 800a816:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a81a:	bf04      	itt	eq
 800a81c:	0200      	lsleq	r0, r0, #8
 800a81e:	3308      	addeq	r3, #8
 800a820:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a824:	bf04      	itt	eq
 800a826:	0100      	lsleq	r0, r0, #4
 800a828:	3304      	addeq	r3, #4
 800a82a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a82e:	bf04      	itt	eq
 800a830:	0080      	lsleq	r0, r0, #2
 800a832:	3302      	addeq	r3, #2
 800a834:	2800      	cmp	r0, #0
 800a836:	db05      	blt.n	800a844 <__hi0bits+0x38>
 800a838:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a83c:	f103 0301 	add.w	r3, r3, #1
 800a840:	bf08      	it	eq
 800a842:	2320      	moveq	r3, #32
 800a844:	4618      	mov	r0, r3
 800a846:	4770      	bx	lr
 800a848:	2300      	movs	r3, #0
 800a84a:	e7e4      	b.n	800a816 <__hi0bits+0xa>

0800a84c <__lo0bits>:
 800a84c:	6803      	ldr	r3, [r0, #0]
 800a84e:	f013 0207 	ands.w	r2, r3, #7
 800a852:	4601      	mov	r1, r0
 800a854:	d00b      	beq.n	800a86e <__lo0bits+0x22>
 800a856:	07da      	lsls	r2, r3, #31
 800a858:	d424      	bmi.n	800a8a4 <__lo0bits+0x58>
 800a85a:	0798      	lsls	r0, r3, #30
 800a85c:	bf49      	itett	mi
 800a85e:	085b      	lsrmi	r3, r3, #1
 800a860:	089b      	lsrpl	r3, r3, #2
 800a862:	2001      	movmi	r0, #1
 800a864:	600b      	strmi	r3, [r1, #0]
 800a866:	bf5c      	itt	pl
 800a868:	600b      	strpl	r3, [r1, #0]
 800a86a:	2002      	movpl	r0, #2
 800a86c:	4770      	bx	lr
 800a86e:	b298      	uxth	r0, r3
 800a870:	b9b0      	cbnz	r0, 800a8a0 <__lo0bits+0x54>
 800a872:	0c1b      	lsrs	r3, r3, #16
 800a874:	2010      	movs	r0, #16
 800a876:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a87a:	bf04      	itt	eq
 800a87c:	0a1b      	lsreq	r3, r3, #8
 800a87e:	3008      	addeq	r0, #8
 800a880:	071a      	lsls	r2, r3, #28
 800a882:	bf04      	itt	eq
 800a884:	091b      	lsreq	r3, r3, #4
 800a886:	3004      	addeq	r0, #4
 800a888:	079a      	lsls	r2, r3, #30
 800a88a:	bf04      	itt	eq
 800a88c:	089b      	lsreq	r3, r3, #2
 800a88e:	3002      	addeq	r0, #2
 800a890:	07da      	lsls	r2, r3, #31
 800a892:	d403      	bmi.n	800a89c <__lo0bits+0x50>
 800a894:	085b      	lsrs	r3, r3, #1
 800a896:	f100 0001 	add.w	r0, r0, #1
 800a89a:	d005      	beq.n	800a8a8 <__lo0bits+0x5c>
 800a89c:	600b      	str	r3, [r1, #0]
 800a89e:	4770      	bx	lr
 800a8a0:	4610      	mov	r0, r2
 800a8a2:	e7e8      	b.n	800a876 <__lo0bits+0x2a>
 800a8a4:	2000      	movs	r0, #0
 800a8a6:	4770      	bx	lr
 800a8a8:	2020      	movs	r0, #32
 800a8aa:	4770      	bx	lr

0800a8ac <__i2b>:
 800a8ac:	b510      	push	{r4, lr}
 800a8ae:	460c      	mov	r4, r1
 800a8b0:	2101      	movs	r1, #1
 800a8b2:	f7ff feff 	bl	800a6b4 <_Balloc>
 800a8b6:	4602      	mov	r2, r0
 800a8b8:	b928      	cbnz	r0, 800a8c6 <__i2b+0x1a>
 800a8ba:	4b05      	ldr	r3, [pc, #20]	; (800a8d0 <__i2b+0x24>)
 800a8bc:	4805      	ldr	r0, [pc, #20]	; (800a8d4 <__i2b+0x28>)
 800a8be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a8c2:	f000 fc9b 	bl	800b1fc <__assert_func>
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	6144      	str	r4, [r0, #20]
 800a8ca:	6103      	str	r3, [r0, #16]
 800a8cc:	bd10      	pop	{r4, pc}
 800a8ce:	bf00      	nop
 800a8d0:	0800ce23 	.word	0x0800ce23
 800a8d4:	0800ce34 	.word	0x0800ce34

0800a8d8 <__multiply>:
 800a8d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8dc:	4614      	mov	r4, r2
 800a8de:	690a      	ldr	r2, [r1, #16]
 800a8e0:	6923      	ldr	r3, [r4, #16]
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	bfb8      	it	lt
 800a8e6:	460b      	movlt	r3, r1
 800a8e8:	460d      	mov	r5, r1
 800a8ea:	bfbc      	itt	lt
 800a8ec:	4625      	movlt	r5, r4
 800a8ee:	461c      	movlt	r4, r3
 800a8f0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a8f4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a8f8:	68ab      	ldr	r3, [r5, #8]
 800a8fa:	6869      	ldr	r1, [r5, #4]
 800a8fc:	eb0a 0709 	add.w	r7, sl, r9
 800a900:	42bb      	cmp	r3, r7
 800a902:	b085      	sub	sp, #20
 800a904:	bfb8      	it	lt
 800a906:	3101      	addlt	r1, #1
 800a908:	f7ff fed4 	bl	800a6b4 <_Balloc>
 800a90c:	b930      	cbnz	r0, 800a91c <__multiply+0x44>
 800a90e:	4602      	mov	r2, r0
 800a910:	4b42      	ldr	r3, [pc, #264]	; (800aa1c <__multiply+0x144>)
 800a912:	4843      	ldr	r0, [pc, #268]	; (800aa20 <__multiply+0x148>)
 800a914:	f240 115d 	movw	r1, #349	; 0x15d
 800a918:	f000 fc70 	bl	800b1fc <__assert_func>
 800a91c:	f100 0614 	add.w	r6, r0, #20
 800a920:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a924:	4633      	mov	r3, r6
 800a926:	2200      	movs	r2, #0
 800a928:	4543      	cmp	r3, r8
 800a92a:	d31e      	bcc.n	800a96a <__multiply+0x92>
 800a92c:	f105 0c14 	add.w	ip, r5, #20
 800a930:	f104 0314 	add.w	r3, r4, #20
 800a934:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a938:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a93c:	9202      	str	r2, [sp, #8]
 800a93e:	ebac 0205 	sub.w	r2, ip, r5
 800a942:	3a15      	subs	r2, #21
 800a944:	f022 0203 	bic.w	r2, r2, #3
 800a948:	3204      	adds	r2, #4
 800a94a:	f105 0115 	add.w	r1, r5, #21
 800a94e:	458c      	cmp	ip, r1
 800a950:	bf38      	it	cc
 800a952:	2204      	movcc	r2, #4
 800a954:	9201      	str	r2, [sp, #4]
 800a956:	9a02      	ldr	r2, [sp, #8]
 800a958:	9303      	str	r3, [sp, #12]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d808      	bhi.n	800a970 <__multiply+0x98>
 800a95e:	2f00      	cmp	r7, #0
 800a960:	dc55      	bgt.n	800aa0e <__multiply+0x136>
 800a962:	6107      	str	r7, [r0, #16]
 800a964:	b005      	add	sp, #20
 800a966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a96a:	f843 2b04 	str.w	r2, [r3], #4
 800a96e:	e7db      	b.n	800a928 <__multiply+0x50>
 800a970:	f8b3 a000 	ldrh.w	sl, [r3]
 800a974:	f1ba 0f00 	cmp.w	sl, #0
 800a978:	d020      	beq.n	800a9bc <__multiply+0xe4>
 800a97a:	f105 0e14 	add.w	lr, r5, #20
 800a97e:	46b1      	mov	r9, r6
 800a980:	2200      	movs	r2, #0
 800a982:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a986:	f8d9 b000 	ldr.w	fp, [r9]
 800a98a:	b2a1      	uxth	r1, r4
 800a98c:	fa1f fb8b 	uxth.w	fp, fp
 800a990:	fb0a b101 	mla	r1, sl, r1, fp
 800a994:	4411      	add	r1, r2
 800a996:	f8d9 2000 	ldr.w	r2, [r9]
 800a99a:	0c24      	lsrs	r4, r4, #16
 800a99c:	0c12      	lsrs	r2, r2, #16
 800a99e:	fb0a 2404 	mla	r4, sl, r4, r2
 800a9a2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a9a6:	b289      	uxth	r1, r1
 800a9a8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a9ac:	45f4      	cmp	ip, lr
 800a9ae:	f849 1b04 	str.w	r1, [r9], #4
 800a9b2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a9b6:	d8e4      	bhi.n	800a982 <__multiply+0xaa>
 800a9b8:	9901      	ldr	r1, [sp, #4]
 800a9ba:	5072      	str	r2, [r6, r1]
 800a9bc:	9a03      	ldr	r2, [sp, #12]
 800a9be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a9c2:	3304      	adds	r3, #4
 800a9c4:	f1b9 0f00 	cmp.w	r9, #0
 800a9c8:	d01f      	beq.n	800aa0a <__multiply+0x132>
 800a9ca:	6834      	ldr	r4, [r6, #0]
 800a9cc:	f105 0114 	add.w	r1, r5, #20
 800a9d0:	46b6      	mov	lr, r6
 800a9d2:	f04f 0a00 	mov.w	sl, #0
 800a9d6:	880a      	ldrh	r2, [r1, #0]
 800a9d8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a9dc:	fb09 b202 	mla	r2, r9, r2, fp
 800a9e0:	4492      	add	sl, r2
 800a9e2:	b2a4      	uxth	r4, r4
 800a9e4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a9e8:	f84e 4b04 	str.w	r4, [lr], #4
 800a9ec:	f851 4b04 	ldr.w	r4, [r1], #4
 800a9f0:	f8be 2000 	ldrh.w	r2, [lr]
 800a9f4:	0c24      	lsrs	r4, r4, #16
 800a9f6:	fb09 2404 	mla	r4, r9, r4, r2
 800a9fa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a9fe:	458c      	cmp	ip, r1
 800aa00:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800aa04:	d8e7      	bhi.n	800a9d6 <__multiply+0xfe>
 800aa06:	9a01      	ldr	r2, [sp, #4]
 800aa08:	50b4      	str	r4, [r6, r2]
 800aa0a:	3604      	adds	r6, #4
 800aa0c:	e7a3      	b.n	800a956 <__multiply+0x7e>
 800aa0e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d1a5      	bne.n	800a962 <__multiply+0x8a>
 800aa16:	3f01      	subs	r7, #1
 800aa18:	e7a1      	b.n	800a95e <__multiply+0x86>
 800aa1a:	bf00      	nop
 800aa1c:	0800ce23 	.word	0x0800ce23
 800aa20:	0800ce34 	.word	0x0800ce34

0800aa24 <__pow5mult>:
 800aa24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa28:	4615      	mov	r5, r2
 800aa2a:	f012 0203 	ands.w	r2, r2, #3
 800aa2e:	4606      	mov	r6, r0
 800aa30:	460f      	mov	r7, r1
 800aa32:	d007      	beq.n	800aa44 <__pow5mult+0x20>
 800aa34:	4c25      	ldr	r4, [pc, #148]	; (800aacc <__pow5mult+0xa8>)
 800aa36:	3a01      	subs	r2, #1
 800aa38:	2300      	movs	r3, #0
 800aa3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa3e:	f7ff fe9b 	bl	800a778 <__multadd>
 800aa42:	4607      	mov	r7, r0
 800aa44:	10ad      	asrs	r5, r5, #2
 800aa46:	d03d      	beq.n	800aac4 <__pow5mult+0xa0>
 800aa48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aa4a:	b97c      	cbnz	r4, 800aa6c <__pow5mult+0x48>
 800aa4c:	2010      	movs	r0, #16
 800aa4e:	f7ff fe1b 	bl	800a688 <malloc>
 800aa52:	4602      	mov	r2, r0
 800aa54:	6270      	str	r0, [r6, #36]	; 0x24
 800aa56:	b928      	cbnz	r0, 800aa64 <__pow5mult+0x40>
 800aa58:	4b1d      	ldr	r3, [pc, #116]	; (800aad0 <__pow5mult+0xac>)
 800aa5a:	481e      	ldr	r0, [pc, #120]	; (800aad4 <__pow5mult+0xb0>)
 800aa5c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aa60:	f000 fbcc 	bl	800b1fc <__assert_func>
 800aa64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa68:	6004      	str	r4, [r0, #0]
 800aa6a:	60c4      	str	r4, [r0, #12]
 800aa6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aa70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa74:	b94c      	cbnz	r4, 800aa8a <__pow5mult+0x66>
 800aa76:	f240 2171 	movw	r1, #625	; 0x271
 800aa7a:	4630      	mov	r0, r6
 800aa7c:	f7ff ff16 	bl	800a8ac <__i2b>
 800aa80:	2300      	movs	r3, #0
 800aa82:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa86:	4604      	mov	r4, r0
 800aa88:	6003      	str	r3, [r0, #0]
 800aa8a:	f04f 0900 	mov.w	r9, #0
 800aa8e:	07eb      	lsls	r3, r5, #31
 800aa90:	d50a      	bpl.n	800aaa8 <__pow5mult+0x84>
 800aa92:	4639      	mov	r1, r7
 800aa94:	4622      	mov	r2, r4
 800aa96:	4630      	mov	r0, r6
 800aa98:	f7ff ff1e 	bl	800a8d8 <__multiply>
 800aa9c:	4639      	mov	r1, r7
 800aa9e:	4680      	mov	r8, r0
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	f7ff fe47 	bl	800a734 <_Bfree>
 800aaa6:	4647      	mov	r7, r8
 800aaa8:	106d      	asrs	r5, r5, #1
 800aaaa:	d00b      	beq.n	800aac4 <__pow5mult+0xa0>
 800aaac:	6820      	ldr	r0, [r4, #0]
 800aaae:	b938      	cbnz	r0, 800aac0 <__pow5mult+0x9c>
 800aab0:	4622      	mov	r2, r4
 800aab2:	4621      	mov	r1, r4
 800aab4:	4630      	mov	r0, r6
 800aab6:	f7ff ff0f 	bl	800a8d8 <__multiply>
 800aaba:	6020      	str	r0, [r4, #0]
 800aabc:	f8c0 9000 	str.w	r9, [r0]
 800aac0:	4604      	mov	r4, r0
 800aac2:	e7e4      	b.n	800aa8e <__pow5mult+0x6a>
 800aac4:	4638      	mov	r0, r7
 800aac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaca:	bf00      	nop
 800aacc:	0800cf88 	.word	0x0800cf88
 800aad0:	0800cdad 	.word	0x0800cdad
 800aad4:	0800ce34 	.word	0x0800ce34

0800aad8 <__lshift>:
 800aad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aadc:	460c      	mov	r4, r1
 800aade:	6849      	ldr	r1, [r1, #4]
 800aae0:	6923      	ldr	r3, [r4, #16]
 800aae2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aae6:	68a3      	ldr	r3, [r4, #8]
 800aae8:	4607      	mov	r7, r0
 800aaea:	4691      	mov	r9, r2
 800aaec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aaf0:	f108 0601 	add.w	r6, r8, #1
 800aaf4:	42b3      	cmp	r3, r6
 800aaf6:	db0b      	blt.n	800ab10 <__lshift+0x38>
 800aaf8:	4638      	mov	r0, r7
 800aafa:	f7ff fddb 	bl	800a6b4 <_Balloc>
 800aafe:	4605      	mov	r5, r0
 800ab00:	b948      	cbnz	r0, 800ab16 <__lshift+0x3e>
 800ab02:	4602      	mov	r2, r0
 800ab04:	4b28      	ldr	r3, [pc, #160]	; (800aba8 <__lshift+0xd0>)
 800ab06:	4829      	ldr	r0, [pc, #164]	; (800abac <__lshift+0xd4>)
 800ab08:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ab0c:	f000 fb76 	bl	800b1fc <__assert_func>
 800ab10:	3101      	adds	r1, #1
 800ab12:	005b      	lsls	r3, r3, #1
 800ab14:	e7ee      	b.n	800aaf4 <__lshift+0x1c>
 800ab16:	2300      	movs	r3, #0
 800ab18:	f100 0114 	add.w	r1, r0, #20
 800ab1c:	f100 0210 	add.w	r2, r0, #16
 800ab20:	4618      	mov	r0, r3
 800ab22:	4553      	cmp	r3, sl
 800ab24:	db33      	blt.n	800ab8e <__lshift+0xb6>
 800ab26:	6920      	ldr	r0, [r4, #16]
 800ab28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab2c:	f104 0314 	add.w	r3, r4, #20
 800ab30:	f019 091f 	ands.w	r9, r9, #31
 800ab34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ab3c:	d02b      	beq.n	800ab96 <__lshift+0xbe>
 800ab3e:	f1c9 0e20 	rsb	lr, r9, #32
 800ab42:	468a      	mov	sl, r1
 800ab44:	2200      	movs	r2, #0
 800ab46:	6818      	ldr	r0, [r3, #0]
 800ab48:	fa00 f009 	lsl.w	r0, r0, r9
 800ab4c:	4302      	orrs	r2, r0
 800ab4e:	f84a 2b04 	str.w	r2, [sl], #4
 800ab52:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab56:	459c      	cmp	ip, r3
 800ab58:	fa22 f20e 	lsr.w	r2, r2, lr
 800ab5c:	d8f3      	bhi.n	800ab46 <__lshift+0x6e>
 800ab5e:	ebac 0304 	sub.w	r3, ip, r4
 800ab62:	3b15      	subs	r3, #21
 800ab64:	f023 0303 	bic.w	r3, r3, #3
 800ab68:	3304      	adds	r3, #4
 800ab6a:	f104 0015 	add.w	r0, r4, #21
 800ab6e:	4584      	cmp	ip, r0
 800ab70:	bf38      	it	cc
 800ab72:	2304      	movcc	r3, #4
 800ab74:	50ca      	str	r2, [r1, r3]
 800ab76:	b10a      	cbz	r2, 800ab7c <__lshift+0xa4>
 800ab78:	f108 0602 	add.w	r6, r8, #2
 800ab7c:	3e01      	subs	r6, #1
 800ab7e:	4638      	mov	r0, r7
 800ab80:	612e      	str	r6, [r5, #16]
 800ab82:	4621      	mov	r1, r4
 800ab84:	f7ff fdd6 	bl	800a734 <_Bfree>
 800ab88:	4628      	mov	r0, r5
 800ab8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab8e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ab92:	3301      	adds	r3, #1
 800ab94:	e7c5      	b.n	800ab22 <__lshift+0x4a>
 800ab96:	3904      	subs	r1, #4
 800ab98:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab9c:	f841 2f04 	str.w	r2, [r1, #4]!
 800aba0:	459c      	cmp	ip, r3
 800aba2:	d8f9      	bhi.n	800ab98 <__lshift+0xc0>
 800aba4:	e7ea      	b.n	800ab7c <__lshift+0xa4>
 800aba6:	bf00      	nop
 800aba8:	0800ce23 	.word	0x0800ce23
 800abac:	0800ce34 	.word	0x0800ce34

0800abb0 <__mcmp>:
 800abb0:	b530      	push	{r4, r5, lr}
 800abb2:	6902      	ldr	r2, [r0, #16]
 800abb4:	690c      	ldr	r4, [r1, #16]
 800abb6:	1b12      	subs	r2, r2, r4
 800abb8:	d10e      	bne.n	800abd8 <__mcmp+0x28>
 800abba:	f100 0314 	add.w	r3, r0, #20
 800abbe:	3114      	adds	r1, #20
 800abc0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800abc4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800abc8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800abcc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800abd0:	42a5      	cmp	r5, r4
 800abd2:	d003      	beq.n	800abdc <__mcmp+0x2c>
 800abd4:	d305      	bcc.n	800abe2 <__mcmp+0x32>
 800abd6:	2201      	movs	r2, #1
 800abd8:	4610      	mov	r0, r2
 800abda:	bd30      	pop	{r4, r5, pc}
 800abdc:	4283      	cmp	r3, r0
 800abde:	d3f3      	bcc.n	800abc8 <__mcmp+0x18>
 800abe0:	e7fa      	b.n	800abd8 <__mcmp+0x28>
 800abe2:	f04f 32ff 	mov.w	r2, #4294967295
 800abe6:	e7f7      	b.n	800abd8 <__mcmp+0x28>

0800abe8 <__mdiff>:
 800abe8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abec:	460c      	mov	r4, r1
 800abee:	4606      	mov	r6, r0
 800abf0:	4611      	mov	r1, r2
 800abf2:	4620      	mov	r0, r4
 800abf4:	4617      	mov	r7, r2
 800abf6:	f7ff ffdb 	bl	800abb0 <__mcmp>
 800abfa:	1e05      	subs	r5, r0, #0
 800abfc:	d110      	bne.n	800ac20 <__mdiff+0x38>
 800abfe:	4629      	mov	r1, r5
 800ac00:	4630      	mov	r0, r6
 800ac02:	f7ff fd57 	bl	800a6b4 <_Balloc>
 800ac06:	b930      	cbnz	r0, 800ac16 <__mdiff+0x2e>
 800ac08:	4b39      	ldr	r3, [pc, #228]	; (800acf0 <__mdiff+0x108>)
 800ac0a:	4602      	mov	r2, r0
 800ac0c:	f240 2132 	movw	r1, #562	; 0x232
 800ac10:	4838      	ldr	r0, [pc, #224]	; (800acf4 <__mdiff+0x10c>)
 800ac12:	f000 faf3 	bl	800b1fc <__assert_func>
 800ac16:	2301      	movs	r3, #1
 800ac18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ac1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac20:	bfa4      	itt	ge
 800ac22:	463b      	movge	r3, r7
 800ac24:	4627      	movge	r7, r4
 800ac26:	4630      	mov	r0, r6
 800ac28:	6879      	ldr	r1, [r7, #4]
 800ac2a:	bfa6      	itte	ge
 800ac2c:	461c      	movge	r4, r3
 800ac2e:	2500      	movge	r5, #0
 800ac30:	2501      	movlt	r5, #1
 800ac32:	f7ff fd3f 	bl	800a6b4 <_Balloc>
 800ac36:	b920      	cbnz	r0, 800ac42 <__mdiff+0x5a>
 800ac38:	4b2d      	ldr	r3, [pc, #180]	; (800acf0 <__mdiff+0x108>)
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ac40:	e7e6      	b.n	800ac10 <__mdiff+0x28>
 800ac42:	693e      	ldr	r6, [r7, #16]
 800ac44:	60c5      	str	r5, [r0, #12]
 800ac46:	6925      	ldr	r5, [r4, #16]
 800ac48:	f107 0114 	add.w	r1, r7, #20
 800ac4c:	f104 0914 	add.w	r9, r4, #20
 800ac50:	f100 0e14 	add.w	lr, r0, #20
 800ac54:	f107 0210 	add.w	r2, r7, #16
 800ac58:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ac5c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ac60:	46f2      	mov	sl, lr
 800ac62:	2700      	movs	r7, #0
 800ac64:	f859 3b04 	ldr.w	r3, [r9], #4
 800ac68:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ac6c:	fa1f f883 	uxth.w	r8, r3
 800ac70:	fa17 f78b 	uxtah	r7, r7, fp
 800ac74:	0c1b      	lsrs	r3, r3, #16
 800ac76:	eba7 0808 	sub.w	r8, r7, r8
 800ac7a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ac7e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ac82:	fa1f f888 	uxth.w	r8, r8
 800ac86:	141f      	asrs	r7, r3, #16
 800ac88:	454d      	cmp	r5, r9
 800ac8a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ac8e:	f84a 3b04 	str.w	r3, [sl], #4
 800ac92:	d8e7      	bhi.n	800ac64 <__mdiff+0x7c>
 800ac94:	1b2b      	subs	r3, r5, r4
 800ac96:	3b15      	subs	r3, #21
 800ac98:	f023 0303 	bic.w	r3, r3, #3
 800ac9c:	3304      	adds	r3, #4
 800ac9e:	3415      	adds	r4, #21
 800aca0:	42a5      	cmp	r5, r4
 800aca2:	bf38      	it	cc
 800aca4:	2304      	movcc	r3, #4
 800aca6:	4419      	add	r1, r3
 800aca8:	4473      	add	r3, lr
 800acaa:	469e      	mov	lr, r3
 800acac:	460d      	mov	r5, r1
 800acae:	4565      	cmp	r5, ip
 800acb0:	d30e      	bcc.n	800acd0 <__mdiff+0xe8>
 800acb2:	f10c 0203 	add.w	r2, ip, #3
 800acb6:	1a52      	subs	r2, r2, r1
 800acb8:	f022 0203 	bic.w	r2, r2, #3
 800acbc:	3903      	subs	r1, #3
 800acbe:	458c      	cmp	ip, r1
 800acc0:	bf38      	it	cc
 800acc2:	2200      	movcc	r2, #0
 800acc4:	441a      	add	r2, r3
 800acc6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800acca:	b17b      	cbz	r3, 800acec <__mdiff+0x104>
 800accc:	6106      	str	r6, [r0, #16]
 800acce:	e7a5      	b.n	800ac1c <__mdiff+0x34>
 800acd0:	f855 8b04 	ldr.w	r8, [r5], #4
 800acd4:	fa17 f488 	uxtah	r4, r7, r8
 800acd8:	1422      	asrs	r2, r4, #16
 800acda:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800acde:	b2a4      	uxth	r4, r4
 800ace0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ace4:	f84e 4b04 	str.w	r4, [lr], #4
 800ace8:	1417      	asrs	r7, r2, #16
 800acea:	e7e0      	b.n	800acae <__mdiff+0xc6>
 800acec:	3e01      	subs	r6, #1
 800acee:	e7ea      	b.n	800acc6 <__mdiff+0xde>
 800acf0:	0800ce23 	.word	0x0800ce23
 800acf4:	0800ce34 	.word	0x0800ce34

0800acf8 <__d2b>:
 800acf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800acfc:	4689      	mov	r9, r1
 800acfe:	2101      	movs	r1, #1
 800ad00:	ec57 6b10 	vmov	r6, r7, d0
 800ad04:	4690      	mov	r8, r2
 800ad06:	f7ff fcd5 	bl	800a6b4 <_Balloc>
 800ad0a:	4604      	mov	r4, r0
 800ad0c:	b930      	cbnz	r0, 800ad1c <__d2b+0x24>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	4b25      	ldr	r3, [pc, #148]	; (800ada8 <__d2b+0xb0>)
 800ad12:	4826      	ldr	r0, [pc, #152]	; (800adac <__d2b+0xb4>)
 800ad14:	f240 310a 	movw	r1, #778	; 0x30a
 800ad18:	f000 fa70 	bl	800b1fc <__assert_func>
 800ad1c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ad20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ad24:	bb35      	cbnz	r5, 800ad74 <__d2b+0x7c>
 800ad26:	2e00      	cmp	r6, #0
 800ad28:	9301      	str	r3, [sp, #4]
 800ad2a:	d028      	beq.n	800ad7e <__d2b+0x86>
 800ad2c:	4668      	mov	r0, sp
 800ad2e:	9600      	str	r6, [sp, #0]
 800ad30:	f7ff fd8c 	bl	800a84c <__lo0bits>
 800ad34:	9900      	ldr	r1, [sp, #0]
 800ad36:	b300      	cbz	r0, 800ad7a <__d2b+0x82>
 800ad38:	9a01      	ldr	r2, [sp, #4]
 800ad3a:	f1c0 0320 	rsb	r3, r0, #32
 800ad3e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad42:	430b      	orrs	r3, r1
 800ad44:	40c2      	lsrs	r2, r0
 800ad46:	6163      	str	r3, [r4, #20]
 800ad48:	9201      	str	r2, [sp, #4]
 800ad4a:	9b01      	ldr	r3, [sp, #4]
 800ad4c:	61a3      	str	r3, [r4, #24]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	bf14      	ite	ne
 800ad52:	2202      	movne	r2, #2
 800ad54:	2201      	moveq	r2, #1
 800ad56:	6122      	str	r2, [r4, #16]
 800ad58:	b1d5      	cbz	r5, 800ad90 <__d2b+0x98>
 800ad5a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ad5e:	4405      	add	r5, r0
 800ad60:	f8c9 5000 	str.w	r5, [r9]
 800ad64:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ad68:	f8c8 0000 	str.w	r0, [r8]
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	b003      	add	sp, #12
 800ad70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad78:	e7d5      	b.n	800ad26 <__d2b+0x2e>
 800ad7a:	6161      	str	r1, [r4, #20]
 800ad7c:	e7e5      	b.n	800ad4a <__d2b+0x52>
 800ad7e:	a801      	add	r0, sp, #4
 800ad80:	f7ff fd64 	bl	800a84c <__lo0bits>
 800ad84:	9b01      	ldr	r3, [sp, #4]
 800ad86:	6163      	str	r3, [r4, #20]
 800ad88:	2201      	movs	r2, #1
 800ad8a:	6122      	str	r2, [r4, #16]
 800ad8c:	3020      	adds	r0, #32
 800ad8e:	e7e3      	b.n	800ad58 <__d2b+0x60>
 800ad90:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad94:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ad98:	f8c9 0000 	str.w	r0, [r9]
 800ad9c:	6918      	ldr	r0, [r3, #16]
 800ad9e:	f7ff fd35 	bl	800a80c <__hi0bits>
 800ada2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ada6:	e7df      	b.n	800ad68 <__d2b+0x70>
 800ada8:	0800ce23 	.word	0x0800ce23
 800adac:	0800ce34 	.word	0x0800ce34

0800adb0 <_calloc_r>:
 800adb0:	b513      	push	{r0, r1, r4, lr}
 800adb2:	434a      	muls	r2, r1
 800adb4:	4611      	mov	r1, r2
 800adb6:	9201      	str	r2, [sp, #4]
 800adb8:	f000 f85a 	bl	800ae70 <_malloc_r>
 800adbc:	4604      	mov	r4, r0
 800adbe:	b118      	cbz	r0, 800adc8 <_calloc_r+0x18>
 800adc0:	9a01      	ldr	r2, [sp, #4]
 800adc2:	2100      	movs	r1, #0
 800adc4:	f7fe f950 	bl	8009068 <memset>
 800adc8:	4620      	mov	r0, r4
 800adca:	b002      	add	sp, #8
 800adcc:	bd10      	pop	{r4, pc}
	...

0800add0 <_free_r>:
 800add0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800add2:	2900      	cmp	r1, #0
 800add4:	d048      	beq.n	800ae68 <_free_r+0x98>
 800add6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adda:	9001      	str	r0, [sp, #4]
 800addc:	2b00      	cmp	r3, #0
 800adde:	f1a1 0404 	sub.w	r4, r1, #4
 800ade2:	bfb8      	it	lt
 800ade4:	18e4      	addlt	r4, r4, r3
 800ade6:	f000 fa65 	bl	800b2b4 <__malloc_lock>
 800adea:	4a20      	ldr	r2, [pc, #128]	; (800ae6c <_free_r+0x9c>)
 800adec:	9801      	ldr	r0, [sp, #4]
 800adee:	6813      	ldr	r3, [r2, #0]
 800adf0:	4615      	mov	r5, r2
 800adf2:	b933      	cbnz	r3, 800ae02 <_free_r+0x32>
 800adf4:	6063      	str	r3, [r4, #4]
 800adf6:	6014      	str	r4, [r2, #0]
 800adf8:	b003      	add	sp, #12
 800adfa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800adfe:	f000 ba5f 	b.w	800b2c0 <__malloc_unlock>
 800ae02:	42a3      	cmp	r3, r4
 800ae04:	d90b      	bls.n	800ae1e <_free_r+0x4e>
 800ae06:	6821      	ldr	r1, [r4, #0]
 800ae08:	1862      	adds	r2, r4, r1
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	bf04      	itt	eq
 800ae0e:	681a      	ldreq	r2, [r3, #0]
 800ae10:	685b      	ldreq	r3, [r3, #4]
 800ae12:	6063      	str	r3, [r4, #4]
 800ae14:	bf04      	itt	eq
 800ae16:	1852      	addeq	r2, r2, r1
 800ae18:	6022      	streq	r2, [r4, #0]
 800ae1a:	602c      	str	r4, [r5, #0]
 800ae1c:	e7ec      	b.n	800adf8 <_free_r+0x28>
 800ae1e:	461a      	mov	r2, r3
 800ae20:	685b      	ldr	r3, [r3, #4]
 800ae22:	b10b      	cbz	r3, 800ae28 <_free_r+0x58>
 800ae24:	42a3      	cmp	r3, r4
 800ae26:	d9fa      	bls.n	800ae1e <_free_r+0x4e>
 800ae28:	6811      	ldr	r1, [r2, #0]
 800ae2a:	1855      	adds	r5, r2, r1
 800ae2c:	42a5      	cmp	r5, r4
 800ae2e:	d10b      	bne.n	800ae48 <_free_r+0x78>
 800ae30:	6824      	ldr	r4, [r4, #0]
 800ae32:	4421      	add	r1, r4
 800ae34:	1854      	adds	r4, r2, r1
 800ae36:	42a3      	cmp	r3, r4
 800ae38:	6011      	str	r1, [r2, #0]
 800ae3a:	d1dd      	bne.n	800adf8 <_free_r+0x28>
 800ae3c:	681c      	ldr	r4, [r3, #0]
 800ae3e:	685b      	ldr	r3, [r3, #4]
 800ae40:	6053      	str	r3, [r2, #4]
 800ae42:	4421      	add	r1, r4
 800ae44:	6011      	str	r1, [r2, #0]
 800ae46:	e7d7      	b.n	800adf8 <_free_r+0x28>
 800ae48:	d902      	bls.n	800ae50 <_free_r+0x80>
 800ae4a:	230c      	movs	r3, #12
 800ae4c:	6003      	str	r3, [r0, #0]
 800ae4e:	e7d3      	b.n	800adf8 <_free_r+0x28>
 800ae50:	6825      	ldr	r5, [r4, #0]
 800ae52:	1961      	adds	r1, r4, r5
 800ae54:	428b      	cmp	r3, r1
 800ae56:	bf04      	itt	eq
 800ae58:	6819      	ldreq	r1, [r3, #0]
 800ae5a:	685b      	ldreq	r3, [r3, #4]
 800ae5c:	6063      	str	r3, [r4, #4]
 800ae5e:	bf04      	itt	eq
 800ae60:	1949      	addeq	r1, r1, r5
 800ae62:	6021      	streq	r1, [r4, #0]
 800ae64:	6054      	str	r4, [r2, #4]
 800ae66:	e7c7      	b.n	800adf8 <_free_r+0x28>
 800ae68:	b003      	add	sp, #12
 800ae6a:	bd30      	pop	{r4, r5, pc}
 800ae6c:	20000230 	.word	0x20000230

0800ae70 <_malloc_r>:
 800ae70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae72:	1ccd      	adds	r5, r1, #3
 800ae74:	f025 0503 	bic.w	r5, r5, #3
 800ae78:	3508      	adds	r5, #8
 800ae7a:	2d0c      	cmp	r5, #12
 800ae7c:	bf38      	it	cc
 800ae7e:	250c      	movcc	r5, #12
 800ae80:	2d00      	cmp	r5, #0
 800ae82:	4606      	mov	r6, r0
 800ae84:	db01      	blt.n	800ae8a <_malloc_r+0x1a>
 800ae86:	42a9      	cmp	r1, r5
 800ae88:	d903      	bls.n	800ae92 <_malloc_r+0x22>
 800ae8a:	230c      	movs	r3, #12
 800ae8c:	6033      	str	r3, [r6, #0]
 800ae8e:	2000      	movs	r0, #0
 800ae90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae92:	f000 fa0f 	bl	800b2b4 <__malloc_lock>
 800ae96:	4921      	ldr	r1, [pc, #132]	; (800af1c <_malloc_r+0xac>)
 800ae98:	680a      	ldr	r2, [r1, #0]
 800ae9a:	4614      	mov	r4, r2
 800ae9c:	b99c      	cbnz	r4, 800aec6 <_malloc_r+0x56>
 800ae9e:	4f20      	ldr	r7, [pc, #128]	; (800af20 <_malloc_r+0xb0>)
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	b923      	cbnz	r3, 800aeae <_malloc_r+0x3e>
 800aea4:	4621      	mov	r1, r4
 800aea6:	4630      	mov	r0, r6
 800aea8:	f000 f998 	bl	800b1dc <_sbrk_r>
 800aeac:	6038      	str	r0, [r7, #0]
 800aeae:	4629      	mov	r1, r5
 800aeb0:	4630      	mov	r0, r6
 800aeb2:	f000 f993 	bl	800b1dc <_sbrk_r>
 800aeb6:	1c43      	adds	r3, r0, #1
 800aeb8:	d123      	bne.n	800af02 <_malloc_r+0x92>
 800aeba:	230c      	movs	r3, #12
 800aebc:	6033      	str	r3, [r6, #0]
 800aebe:	4630      	mov	r0, r6
 800aec0:	f000 f9fe 	bl	800b2c0 <__malloc_unlock>
 800aec4:	e7e3      	b.n	800ae8e <_malloc_r+0x1e>
 800aec6:	6823      	ldr	r3, [r4, #0]
 800aec8:	1b5b      	subs	r3, r3, r5
 800aeca:	d417      	bmi.n	800aefc <_malloc_r+0x8c>
 800aecc:	2b0b      	cmp	r3, #11
 800aece:	d903      	bls.n	800aed8 <_malloc_r+0x68>
 800aed0:	6023      	str	r3, [r4, #0]
 800aed2:	441c      	add	r4, r3
 800aed4:	6025      	str	r5, [r4, #0]
 800aed6:	e004      	b.n	800aee2 <_malloc_r+0x72>
 800aed8:	6863      	ldr	r3, [r4, #4]
 800aeda:	42a2      	cmp	r2, r4
 800aedc:	bf0c      	ite	eq
 800aede:	600b      	streq	r3, [r1, #0]
 800aee0:	6053      	strne	r3, [r2, #4]
 800aee2:	4630      	mov	r0, r6
 800aee4:	f000 f9ec 	bl	800b2c0 <__malloc_unlock>
 800aee8:	f104 000b 	add.w	r0, r4, #11
 800aeec:	1d23      	adds	r3, r4, #4
 800aeee:	f020 0007 	bic.w	r0, r0, #7
 800aef2:	1ac2      	subs	r2, r0, r3
 800aef4:	d0cc      	beq.n	800ae90 <_malloc_r+0x20>
 800aef6:	1a1b      	subs	r3, r3, r0
 800aef8:	50a3      	str	r3, [r4, r2]
 800aefa:	e7c9      	b.n	800ae90 <_malloc_r+0x20>
 800aefc:	4622      	mov	r2, r4
 800aefe:	6864      	ldr	r4, [r4, #4]
 800af00:	e7cc      	b.n	800ae9c <_malloc_r+0x2c>
 800af02:	1cc4      	adds	r4, r0, #3
 800af04:	f024 0403 	bic.w	r4, r4, #3
 800af08:	42a0      	cmp	r0, r4
 800af0a:	d0e3      	beq.n	800aed4 <_malloc_r+0x64>
 800af0c:	1a21      	subs	r1, r4, r0
 800af0e:	4630      	mov	r0, r6
 800af10:	f000 f964 	bl	800b1dc <_sbrk_r>
 800af14:	3001      	adds	r0, #1
 800af16:	d1dd      	bne.n	800aed4 <_malloc_r+0x64>
 800af18:	e7cf      	b.n	800aeba <_malloc_r+0x4a>
 800af1a:	bf00      	nop
 800af1c:	20000230 	.word	0x20000230
 800af20:	20000234 	.word	0x20000234

0800af24 <__ssputs_r>:
 800af24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af28:	688e      	ldr	r6, [r1, #8]
 800af2a:	429e      	cmp	r6, r3
 800af2c:	4682      	mov	sl, r0
 800af2e:	460c      	mov	r4, r1
 800af30:	4690      	mov	r8, r2
 800af32:	461f      	mov	r7, r3
 800af34:	d838      	bhi.n	800afa8 <__ssputs_r+0x84>
 800af36:	898a      	ldrh	r2, [r1, #12]
 800af38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800af3c:	d032      	beq.n	800afa4 <__ssputs_r+0x80>
 800af3e:	6825      	ldr	r5, [r4, #0]
 800af40:	6909      	ldr	r1, [r1, #16]
 800af42:	eba5 0901 	sub.w	r9, r5, r1
 800af46:	6965      	ldr	r5, [r4, #20]
 800af48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af50:	3301      	adds	r3, #1
 800af52:	444b      	add	r3, r9
 800af54:	106d      	asrs	r5, r5, #1
 800af56:	429d      	cmp	r5, r3
 800af58:	bf38      	it	cc
 800af5a:	461d      	movcc	r5, r3
 800af5c:	0553      	lsls	r3, r2, #21
 800af5e:	d531      	bpl.n	800afc4 <__ssputs_r+0xa0>
 800af60:	4629      	mov	r1, r5
 800af62:	f7ff ff85 	bl	800ae70 <_malloc_r>
 800af66:	4606      	mov	r6, r0
 800af68:	b950      	cbnz	r0, 800af80 <__ssputs_r+0x5c>
 800af6a:	230c      	movs	r3, #12
 800af6c:	f8ca 3000 	str.w	r3, [sl]
 800af70:	89a3      	ldrh	r3, [r4, #12]
 800af72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af76:	81a3      	strh	r3, [r4, #12]
 800af78:	f04f 30ff 	mov.w	r0, #4294967295
 800af7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af80:	6921      	ldr	r1, [r4, #16]
 800af82:	464a      	mov	r2, r9
 800af84:	f7ff fb88 	bl	800a698 <memcpy>
 800af88:	89a3      	ldrh	r3, [r4, #12]
 800af8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800af8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af92:	81a3      	strh	r3, [r4, #12]
 800af94:	6126      	str	r6, [r4, #16]
 800af96:	6165      	str	r5, [r4, #20]
 800af98:	444e      	add	r6, r9
 800af9a:	eba5 0509 	sub.w	r5, r5, r9
 800af9e:	6026      	str	r6, [r4, #0]
 800afa0:	60a5      	str	r5, [r4, #8]
 800afa2:	463e      	mov	r6, r7
 800afa4:	42be      	cmp	r6, r7
 800afa6:	d900      	bls.n	800afaa <__ssputs_r+0x86>
 800afa8:	463e      	mov	r6, r7
 800afaa:	4632      	mov	r2, r6
 800afac:	6820      	ldr	r0, [r4, #0]
 800afae:	4641      	mov	r1, r8
 800afb0:	f000 f966 	bl	800b280 <memmove>
 800afb4:	68a3      	ldr	r3, [r4, #8]
 800afb6:	6822      	ldr	r2, [r4, #0]
 800afb8:	1b9b      	subs	r3, r3, r6
 800afba:	4432      	add	r2, r6
 800afbc:	60a3      	str	r3, [r4, #8]
 800afbe:	6022      	str	r2, [r4, #0]
 800afc0:	2000      	movs	r0, #0
 800afc2:	e7db      	b.n	800af7c <__ssputs_r+0x58>
 800afc4:	462a      	mov	r2, r5
 800afc6:	f000 f981 	bl	800b2cc <_realloc_r>
 800afca:	4606      	mov	r6, r0
 800afcc:	2800      	cmp	r0, #0
 800afce:	d1e1      	bne.n	800af94 <__ssputs_r+0x70>
 800afd0:	6921      	ldr	r1, [r4, #16]
 800afd2:	4650      	mov	r0, sl
 800afd4:	f7ff fefc 	bl	800add0 <_free_r>
 800afd8:	e7c7      	b.n	800af6a <__ssputs_r+0x46>
	...

0800afdc <_svfiprintf_r>:
 800afdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afe0:	4698      	mov	r8, r3
 800afe2:	898b      	ldrh	r3, [r1, #12]
 800afe4:	061b      	lsls	r3, r3, #24
 800afe6:	b09d      	sub	sp, #116	; 0x74
 800afe8:	4607      	mov	r7, r0
 800afea:	460d      	mov	r5, r1
 800afec:	4614      	mov	r4, r2
 800afee:	d50e      	bpl.n	800b00e <_svfiprintf_r+0x32>
 800aff0:	690b      	ldr	r3, [r1, #16]
 800aff2:	b963      	cbnz	r3, 800b00e <_svfiprintf_r+0x32>
 800aff4:	2140      	movs	r1, #64	; 0x40
 800aff6:	f7ff ff3b 	bl	800ae70 <_malloc_r>
 800affa:	6028      	str	r0, [r5, #0]
 800affc:	6128      	str	r0, [r5, #16]
 800affe:	b920      	cbnz	r0, 800b00a <_svfiprintf_r+0x2e>
 800b000:	230c      	movs	r3, #12
 800b002:	603b      	str	r3, [r7, #0]
 800b004:	f04f 30ff 	mov.w	r0, #4294967295
 800b008:	e0d1      	b.n	800b1ae <_svfiprintf_r+0x1d2>
 800b00a:	2340      	movs	r3, #64	; 0x40
 800b00c:	616b      	str	r3, [r5, #20]
 800b00e:	2300      	movs	r3, #0
 800b010:	9309      	str	r3, [sp, #36]	; 0x24
 800b012:	2320      	movs	r3, #32
 800b014:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b018:	f8cd 800c 	str.w	r8, [sp, #12]
 800b01c:	2330      	movs	r3, #48	; 0x30
 800b01e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b1c8 <_svfiprintf_r+0x1ec>
 800b022:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b026:	f04f 0901 	mov.w	r9, #1
 800b02a:	4623      	mov	r3, r4
 800b02c:	469a      	mov	sl, r3
 800b02e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b032:	b10a      	cbz	r2, 800b038 <_svfiprintf_r+0x5c>
 800b034:	2a25      	cmp	r2, #37	; 0x25
 800b036:	d1f9      	bne.n	800b02c <_svfiprintf_r+0x50>
 800b038:	ebba 0b04 	subs.w	fp, sl, r4
 800b03c:	d00b      	beq.n	800b056 <_svfiprintf_r+0x7a>
 800b03e:	465b      	mov	r3, fp
 800b040:	4622      	mov	r2, r4
 800b042:	4629      	mov	r1, r5
 800b044:	4638      	mov	r0, r7
 800b046:	f7ff ff6d 	bl	800af24 <__ssputs_r>
 800b04a:	3001      	adds	r0, #1
 800b04c:	f000 80aa 	beq.w	800b1a4 <_svfiprintf_r+0x1c8>
 800b050:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b052:	445a      	add	r2, fp
 800b054:	9209      	str	r2, [sp, #36]	; 0x24
 800b056:	f89a 3000 	ldrb.w	r3, [sl]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	f000 80a2 	beq.w	800b1a4 <_svfiprintf_r+0x1c8>
 800b060:	2300      	movs	r3, #0
 800b062:	f04f 32ff 	mov.w	r2, #4294967295
 800b066:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b06a:	f10a 0a01 	add.w	sl, sl, #1
 800b06e:	9304      	str	r3, [sp, #16]
 800b070:	9307      	str	r3, [sp, #28]
 800b072:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b076:	931a      	str	r3, [sp, #104]	; 0x68
 800b078:	4654      	mov	r4, sl
 800b07a:	2205      	movs	r2, #5
 800b07c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b080:	4851      	ldr	r0, [pc, #324]	; (800b1c8 <_svfiprintf_r+0x1ec>)
 800b082:	f7f5 f8cd 	bl	8000220 <memchr>
 800b086:	9a04      	ldr	r2, [sp, #16]
 800b088:	b9d8      	cbnz	r0, 800b0c2 <_svfiprintf_r+0xe6>
 800b08a:	06d0      	lsls	r0, r2, #27
 800b08c:	bf44      	itt	mi
 800b08e:	2320      	movmi	r3, #32
 800b090:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b094:	0711      	lsls	r1, r2, #28
 800b096:	bf44      	itt	mi
 800b098:	232b      	movmi	r3, #43	; 0x2b
 800b09a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b09e:	f89a 3000 	ldrb.w	r3, [sl]
 800b0a2:	2b2a      	cmp	r3, #42	; 0x2a
 800b0a4:	d015      	beq.n	800b0d2 <_svfiprintf_r+0xf6>
 800b0a6:	9a07      	ldr	r2, [sp, #28]
 800b0a8:	4654      	mov	r4, sl
 800b0aa:	2000      	movs	r0, #0
 800b0ac:	f04f 0c0a 	mov.w	ip, #10
 800b0b0:	4621      	mov	r1, r4
 800b0b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0b6:	3b30      	subs	r3, #48	; 0x30
 800b0b8:	2b09      	cmp	r3, #9
 800b0ba:	d94e      	bls.n	800b15a <_svfiprintf_r+0x17e>
 800b0bc:	b1b0      	cbz	r0, 800b0ec <_svfiprintf_r+0x110>
 800b0be:	9207      	str	r2, [sp, #28]
 800b0c0:	e014      	b.n	800b0ec <_svfiprintf_r+0x110>
 800b0c2:	eba0 0308 	sub.w	r3, r0, r8
 800b0c6:	fa09 f303 	lsl.w	r3, r9, r3
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	9304      	str	r3, [sp, #16]
 800b0ce:	46a2      	mov	sl, r4
 800b0d0:	e7d2      	b.n	800b078 <_svfiprintf_r+0x9c>
 800b0d2:	9b03      	ldr	r3, [sp, #12]
 800b0d4:	1d19      	adds	r1, r3, #4
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	9103      	str	r1, [sp, #12]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	bfbb      	ittet	lt
 800b0de:	425b      	neglt	r3, r3
 800b0e0:	f042 0202 	orrlt.w	r2, r2, #2
 800b0e4:	9307      	strge	r3, [sp, #28]
 800b0e6:	9307      	strlt	r3, [sp, #28]
 800b0e8:	bfb8      	it	lt
 800b0ea:	9204      	strlt	r2, [sp, #16]
 800b0ec:	7823      	ldrb	r3, [r4, #0]
 800b0ee:	2b2e      	cmp	r3, #46	; 0x2e
 800b0f0:	d10c      	bne.n	800b10c <_svfiprintf_r+0x130>
 800b0f2:	7863      	ldrb	r3, [r4, #1]
 800b0f4:	2b2a      	cmp	r3, #42	; 0x2a
 800b0f6:	d135      	bne.n	800b164 <_svfiprintf_r+0x188>
 800b0f8:	9b03      	ldr	r3, [sp, #12]
 800b0fa:	1d1a      	adds	r2, r3, #4
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	9203      	str	r2, [sp, #12]
 800b100:	2b00      	cmp	r3, #0
 800b102:	bfb8      	it	lt
 800b104:	f04f 33ff 	movlt.w	r3, #4294967295
 800b108:	3402      	adds	r4, #2
 800b10a:	9305      	str	r3, [sp, #20]
 800b10c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b1d8 <_svfiprintf_r+0x1fc>
 800b110:	7821      	ldrb	r1, [r4, #0]
 800b112:	2203      	movs	r2, #3
 800b114:	4650      	mov	r0, sl
 800b116:	f7f5 f883 	bl	8000220 <memchr>
 800b11a:	b140      	cbz	r0, 800b12e <_svfiprintf_r+0x152>
 800b11c:	2340      	movs	r3, #64	; 0x40
 800b11e:	eba0 000a 	sub.w	r0, r0, sl
 800b122:	fa03 f000 	lsl.w	r0, r3, r0
 800b126:	9b04      	ldr	r3, [sp, #16]
 800b128:	4303      	orrs	r3, r0
 800b12a:	3401      	adds	r4, #1
 800b12c:	9304      	str	r3, [sp, #16]
 800b12e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b132:	4826      	ldr	r0, [pc, #152]	; (800b1cc <_svfiprintf_r+0x1f0>)
 800b134:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b138:	2206      	movs	r2, #6
 800b13a:	f7f5 f871 	bl	8000220 <memchr>
 800b13e:	2800      	cmp	r0, #0
 800b140:	d038      	beq.n	800b1b4 <_svfiprintf_r+0x1d8>
 800b142:	4b23      	ldr	r3, [pc, #140]	; (800b1d0 <_svfiprintf_r+0x1f4>)
 800b144:	bb1b      	cbnz	r3, 800b18e <_svfiprintf_r+0x1b2>
 800b146:	9b03      	ldr	r3, [sp, #12]
 800b148:	3307      	adds	r3, #7
 800b14a:	f023 0307 	bic.w	r3, r3, #7
 800b14e:	3308      	adds	r3, #8
 800b150:	9303      	str	r3, [sp, #12]
 800b152:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b154:	4433      	add	r3, r6
 800b156:	9309      	str	r3, [sp, #36]	; 0x24
 800b158:	e767      	b.n	800b02a <_svfiprintf_r+0x4e>
 800b15a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b15e:	460c      	mov	r4, r1
 800b160:	2001      	movs	r0, #1
 800b162:	e7a5      	b.n	800b0b0 <_svfiprintf_r+0xd4>
 800b164:	2300      	movs	r3, #0
 800b166:	3401      	adds	r4, #1
 800b168:	9305      	str	r3, [sp, #20]
 800b16a:	4619      	mov	r1, r3
 800b16c:	f04f 0c0a 	mov.w	ip, #10
 800b170:	4620      	mov	r0, r4
 800b172:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b176:	3a30      	subs	r2, #48	; 0x30
 800b178:	2a09      	cmp	r2, #9
 800b17a:	d903      	bls.n	800b184 <_svfiprintf_r+0x1a8>
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d0c5      	beq.n	800b10c <_svfiprintf_r+0x130>
 800b180:	9105      	str	r1, [sp, #20]
 800b182:	e7c3      	b.n	800b10c <_svfiprintf_r+0x130>
 800b184:	fb0c 2101 	mla	r1, ip, r1, r2
 800b188:	4604      	mov	r4, r0
 800b18a:	2301      	movs	r3, #1
 800b18c:	e7f0      	b.n	800b170 <_svfiprintf_r+0x194>
 800b18e:	ab03      	add	r3, sp, #12
 800b190:	9300      	str	r3, [sp, #0]
 800b192:	462a      	mov	r2, r5
 800b194:	4b0f      	ldr	r3, [pc, #60]	; (800b1d4 <_svfiprintf_r+0x1f8>)
 800b196:	a904      	add	r1, sp, #16
 800b198:	4638      	mov	r0, r7
 800b19a:	f7fe f80d 	bl	80091b8 <_printf_float>
 800b19e:	1c42      	adds	r2, r0, #1
 800b1a0:	4606      	mov	r6, r0
 800b1a2:	d1d6      	bne.n	800b152 <_svfiprintf_r+0x176>
 800b1a4:	89ab      	ldrh	r3, [r5, #12]
 800b1a6:	065b      	lsls	r3, r3, #25
 800b1a8:	f53f af2c 	bmi.w	800b004 <_svfiprintf_r+0x28>
 800b1ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b1ae:	b01d      	add	sp, #116	; 0x74
 800b1b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b4:	ab03      	add	r3, sp, #12
 800b1b6:	9300      	str	r3, [sp, #0]
 800b1b8:	462a      	mov	r2, r5
 800b1ba:	4b06      	ldr	r3, [pc, #24]	; (800b1d4 <_svfiprintf_r+0x1f8>)
 800b1bc:	a904      	add	r1, sp, #16
 800b1be:	4638      	mov	r0, r7
 800b1c0:	f7fe fa9e 	bl	8009700 <_printf_i>
 800b1c4:	e7eb      	b.n	800b19e <_svfiprintf_r+0x1c2>
 800b1c6:	bf00      	nop
 800b1c8:	0800cf94 	.word	0x0800cf94
 800b1cc:	0800cf9e 	.word	0x0800cf9e
 800b1d0:	080091b9 	.word	0x080091b9
 800b1d4:	0800af25 	.word	0x0800af25
 800b1d8:	0800cf9a 	.word	0x0800cf9a

0800b1dc <_sbrk_r>:
 800b1dc:	b538      	push	{r3, r4, r5, lr}
 800b1de:	4d06      	ldr	r5, [pc, #24]	; (800b1f8 <_sbrk_r+0x1c>)
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	4608      	mov	r0, r1
 800b1e6:	602b      	str	r3, [r5, #0]
 800b1e8:	f7f7 fdea 	bl	8002dc0 <_sbrk>
 800b1ec:	1c43      	adds	r3, r0, #1
 800b1ee:	d102      	bne.n	800b1f6 <_sbrk_r+0x1a>
 800b1f0:	682b      	ldr	r3, [r5, #0]
 800b1f2:	b103      	cbz	r3, 800b1f6 <_sbrk_r+0x1a>
 800b1f4:	6023      	str	r3, [r4, #0]
 800b1f6:	bd38      	pop	{r3, r4, r5, pc}
 800b1f8:	20000860 	.word	0x20000860

0800b1fc <__assert_func>:
 800b1fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b1fe:	4614      	mov	r4, r2
 800b200:	461a      	mov	r2, r3
 800b202:	4b09      	ldr	r3, [pc, #36]	; (800b228 <__assert_func+0x2c>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	4605      	mov	r5, r0
 800b208:	68d8      	ldr	r0, [r3, #12]
 800b20a:	b14c      	cbz	r4, 800b220 <__assert_func+0x24>
 800b20c:	4b07      	ldr	r3, [pc, #28]	; (800b22c <__assert_func+0x30>)
 800b20e:	9100      	str	r1, [sp, #0]
 800b210:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b214:	4906      	ldr	r1, [pc, #24]	; (800b230 <__assert_func+0x34>)
 800b216:	462b      	mov	r3, r5
 800b218:	f000 f80e 	bl	800b238 <fiprintf>
 800b21c:	f000 faa4 	bl	800b768 <abort>
 800b220:	4b04      	ldr	r3, [pc, #16]	; (800b234 <__assert_func+0x38>)
 800b222:	461c      	mov	r4, r3
 800b224:	e7f3      	b.n	800b20e <__assert_func+0x12>
 800b226:	bf00      	nop
 800b228:	2000002c 	.word	0x2000002c
 800b22c:	0800cfa5 	.word	0x0800cfa5
 800b230:	0800cfb2 	.word	0x0800cfb2
 800b234:	0800cfe0 	.word	0x0800cfe0

0800b238 <fiprintf>:
 800b238:	b40e      	push	{r1, r2, r3}
 800b23a:	b503      	push	{r0, r1, lr}
 800b23c:	4601      	mov	r1, r0
 800b23e:	ab03      	add	r3, sp, #12
 800b240:	4805      	ldr	r0, [pc, #20]	; (800b258 <fiprintf+0x20>)
 800b242:	f853 2b04 	ldr.w	r2, [r3], #4
 800b246:	6800      	ldr	r0, [r0, #0]
 800b248:	9301      	str	r3, [sp, #4]
 800b24a:	f000 f88f 	bl	800b36c <_vfiprintf_r>
 800b24e:	b002      	add	sp, #8
 800b250:	f85d eb04 	ldr.w	lr, [sp], #4
 800b254:	b003      	add	sp, #12
 800b256:	4770      	bx	lr
 800b258:	2000002c 	.word	0x2000002c

0800b25c <__ascii_mbtowc>:
 800b25c:	b082      	sub	sp, #8
 800b25e:	b901      	cbnz	r1, 800b262 <__ascii_mbtowc+0x6>
 800b260:	a901      	add	r1, sp, #4
 800b262:	b142      	cbz	r2, 800b276 <__ascii_mbtowc+0x1a>
 800b264:	b14b      	cbz	r3, 800b27a <__ascii_mbtowc+0x1e>
 800b266:	7813      	ldrb	r3, [r2, #0]
 800b268:	600b      	str	r3, [r1, #0]
 800b26a:	7812      	ldrb	r2, [r2, #0]
 800b26c:	1e10      	subs	r0, r2, #0
 800b26e:	bf18      	it	ne
 800b270:	2001      	movne	r0, #1
 800b272:	b002      	add	sp, #8
 800b274:	4770      	bx	lr
 800b276:	4610      	mov	r0, r2
 800b278:	e7fb      	b.n	800b272 <__ascii_mbtowc+0x16>
 800b27a:	f06f 0001 	mvn.w	r0, #1
 800b27e:	e7f8      	b.n	800b272 <__ascii_mbtowc+0x16>

0800b280 <memmove>:
 800b280:	4288      	cmp	r0, r1
 800b282:	b510      	push	{r4, lr}
 800b284:	eb01 0402 	add.w	r4, r1, r2
 800b288:	d902      	bls.n	800b290 <memmove+0x10>
 800b28a:	4284      	cmp	r4, r0
 800b28c:	4623      	mov	r3, r4
 800b28e:	d807      	bhi.n	800b2a0 <memmove+0x20>
 800b290:	1e43      	subs	r3, r0, #1
 800b292:	42a1      	cmp	r1, r4
 800b294:	d008      	beq.n	800b2a8 <memmove+0x28>
 800b296:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b29a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b29e:	e7f8      	b.n	800b292 <memmove+0x12>
 800b2a0:	4402      	add	r2, r0
 800b2a2:	4601      	mov	r1, r0
 800b2a4:	428a      	cmp	r2, r1
 800b2a6:	d100      	bne.n	800b2aa <memmove+0x2a>
 800b2a8:	bd10      	pop	{r4, pc}
 800b2aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b2ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b2b2:	e7f7      	b.n	800b2a4 <memmove+0x24>

0800b2b4 <__malloc_lock>:
 800b2b4:	4801      	ldr	r0, [pc, #4]	; (800b2bc <__malloc_lock+0x8>)
 800b2b6:	f000 bc17 	b.w	800bae8 <__retarget_lock_acquire_recursive>
 800b2ba:	bf00      	nop
 800b2bc:	20000868 	.word	0x20000868

0800b2c0 <__malloc_unlock>:
 800b2c0:	4801      	ldr	r0, [pc, #4]	; (800b2c8 <__malloc_unlock+0x8>)
 800b2c2:	f000 bc12 	b.w	800baea <__retarget_lock_release_recursive>
 800b2c6:	bf00      	nop
 800b2c8:	20000868 	.word	0x20000868

0800b2cc <_realloc_r>:
 800b2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ce:	4607      	mov	r7, r0
 800b2d0:	4614      	mov	r4, r2
 800b2d2:	460e      	mov	r6, r1
 800b2d4:	b921      	cbnz	r1, 800b2e0 <_realloc_r+0x14>
 800b2d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b2da:	4611      	mov	r1, r2
 800b2dc:	f7ff bdc8 	b.w	800ae70 <_malloc_r>
 800b2e0:	b922      	cbnz	r2, 800b2ec <_realloc_r+0x20>
 800b2e2:	f7ff fd75 	bl	800add0 <_free_r>
 800b2e6:	4625      	mov	r5, r4
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2ec:	f000 fc62 	bl	800bbb4 <_malloc_usable_size_r>
 800b2f0:	42a0      	cmp	r0, r4
 800b2f2:	d20f      	bcs.n	800b314 <_realloc_r+0x48>
 800b2f4:	4621      	mov	r1, r4
 800b2f6:	4638      	mov	r0, r7
 800b2f8:	f7ff fdba 	bl	800ae70 <_malloc_r>
 800b2fc:	4605      	mov	r5, r0
 800b2fe:	2800      	cmp	r0, #0
 800b300:	d0f2      	beq.n	800b2e8 <_realloc_r+0x1c>
 800b302:	4631      	mov	r1, r6
 800b304:	4622      	mov	r2, r4
 800b306:	f7ff f9c7 	bl	800a698 <memcpy>
 800b30a:	4631      	mov	r1, r6
 800b30c:	4638      	mov	r0, r7
 800b30e:	f7ff fd5f 	bl	800add0 <_free_r>
 800b312:	e7e9      	b.n	800b2e8 <_realloc_r+0x1c>
 800b314:	4635      	mov	r5, r6
 800b316:	e7e7      	b.n	800b2e8 <_realloc_r+0x1c>

0800b318 <__sfputc_r>:
 800b318:	6893      	ldr	r3, [r2, #8]
 800b31a:	3b01      	subs	r3, #1
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	b410      	push	{r4}
 800b320:	6093      	str	r3, [r2, #8]
 800b322:	da08      	bge.n	800b336 <__sfputc_r+0x1e>
 800b324:	6994      	ldr	r4, [r2, #24]
 800b326:	42a3      	cmp	r3, r4
 800b328:	db01      	blt.n	800b32e <__sfputc_r+0x16>
 800b32a:	290a      	cmp	r1, #10
 800b32c:	d103      	bne.n	800b336 <__sfputc_r+0x1e>
 800b32e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b332:	f000 b94b 	b.w	800b5cc <__swbuf_r>
 800b336:	6813      	ldr	r3, [r2, #0]
 800b338:	1c58      	adds	r0, r3, #1
 800b33a:	6010      	str	r0, [r2, #0]
 800b33c:	7019      	strb	r1, [r3, #0]
 800b33e:	4608      	mov	r0, r1
 800b340:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b344:	4770      	bx	lr

0800b346 <__sfputs_r>:
 800b346:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b348:	4606      	mov	r6, r0
 800b34a:	460f      	mov	r7, r1
 800b34c:	4614      	mov	r4, r2
 800b34e:	18d5      	adds	r5, r2, r3
 800b350:	42ac      	cmp	r4, r5
 800b352:	d101      	bne.n	800b358 <__sfputs_r+0x12>
 800b354:	2000      	movs	r0, #0
 800b356:	e007      	b.n	800b368 <__sfputs_r+0x22>
 800b358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b35c:	463a      	mov	r2, r7
 800b35e:	4630      	mov	r0, r6
 800b360:	f7ff ffda 	bl	800b318 <__sfputc_r>
 800b364:	1c43      	adds	r3, r0, #1
 800b366:	d1f3      	bne.n	800b350 <__sfputs_r+0xa>
 800b368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b36c <_vfiprintf_r>:
 800b36c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b370:	460d      	mov	r5, r1
 800b372:	b09d      	sub	sp, #116	; 0x74
 800b374:	4614      	mov	r4, r2
 800b376:	4698      	mov	r8, r3
 800b378:	4606      	mov	r6, r0
 800b37a:	b118      	cbz	r0, 800b384 <_vfiprintf_r+0x18>
 800b37c:	6983      	ldr	r3, [r0, #24]
 800b37e:	b90b      	cbnz	r3, 800b384 <_vfiprintf_r+0x18>
 800b380:	f000 fb14 	bl	800b9ac <__sinit>
 800b384:	4b89      	ldr	r3, [pc, #548]	; (800b5ac <_vfiprintf_r+0x240>)
 800b386:	429d      	cmp	r5, r3
 800b388:	d11b      	bne.n	800b3c2 <_vfiprintf_r+0x56>
 800b38a:	6875      	ldr	r5, [r6, #4]
 800b38c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b38e:	07d9      	lsls	r1, r3, #31
 800b390:	d405      	bmi.n	800b39e <_vfiprintf_r+0x32>
 800b392:	89ab      	ldrh	r3, [r5, #12]
 800b394:	059a      	lsls	r2, r3, #22
 800b396:	d402      	bmi.n	800b39e <_vfiprintf_r+0x32>
 800b398:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b39a:	f000 fba5 	bl	800bae8 <__retarget_lock_acquire_recursive>
 800b39e:	89ab      	ldrh	r3, [r5, #12]
 800b3a0:	071b      	lsls	r3, r3, #28
 800b3a2:	d501      	bpl.n	800b3a8 <_vfiprintf_r+0x3c>
 800b3a4:	692b      	ldr	r3, [r5, #16]
 800b3a6:	b9eb      	cbnz	r3, 800b3e4 <_vfiprintf_r+0x78>
 800b3a8:	4629      	mov	r1, r5
 800b3aa:	4630      	mov	r0, r6
 800b3ac:	f000 f96e 	bl	800b68c <__swsetup_r>
 800b3b0:	b1c0      	cbz	r0, 800b3e4 <_vfiprintf_r+0x78>
 800b3b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b3b4:	07dc      	lsls	r4, r3, #31
 800b3b6:	d50e      	bpl.n	800b3d6 <_vfiprintf_r+0x6a>
 800b3b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3bc:	b01d      	add	sp, #116	; 0x74
 800b3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3c2:	4b7b      	ldr	r3, [pc, #492]	; (800b5b0 <_vfiprintf_r+0x244>)
 800b3c4:	429d      	cmp	r5, r3
 800b3c6:	d101      	bne.n	800b3cc <_vfiprintf_r+0x60>
 800b3c8:	68b5      	ldr	r5, [r6, #8]
 800b3ca:	e7df      	b.n	800b38c <_vfiprintf_r+0x20>
 800b3cc:	4b79      	ldr	r3, [pc, #484]	; (800b5b4 <_vfiprintf_r+0x248>)
 800b3ce:	429d      	cmp	r5, r3
 800b3d0:	bf08      	it	eq
 800b3d2:	68f5      	ldreq	r5, [r6, #12]
 800b3d4:	e7da      	b.n	800b38c <_vfiprintf_r+0x20>
 800b3d6:	89ab      	ldrh	r3, [r5, #12]
 800b3d8:	0598      	lsls	r0, r3, #22
 800b3da:	d4ed      	bmi.n	800b3b8 <_vfiprintf_r+0x4c>
 800b3dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b3de:	f000 fb84 	bl	800baea <__retarget_lock_release_recursive>
 800b3e2:	e7e9      	b.n	800b3b8 <_vfiprintf_r+0x4c>
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	9309      	str	r3, [sp, #36]	; 0x24
 800b3e8:	2320      	movs	r3, #32
 800b3ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b3ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3f2:	2330      	movs	r3, #48	; 0x30
 800b3f4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b5b8 <_vfiprintf_r+0x24c>
 800b3f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b3fc:	f04f 0901 	mov.w	r9, #1
 800b400:	4623      	mov	r3, r4
 800b402:	469a      	mov	sl, r3
 800b404:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b408:	b10a      	cbz	r2, 800b40e <_vfiprintf_r+0xa2>
 800b40a:	2a25      	cmp	r2, #37	; 0x25
 800b40c:	d1f9      	bne.n	800b402 <_vfiprintf_r+0x96>
 800b40e:	ebba 0b04 	subs.w	fp, sl, r4
 800b412:	d00b      	beq.n	800b42c <_vfiprintf_r+0xc0>
 800b414:	465b      	mov	r3, fp
 800b416:	4622      	mov	r2, r4
 800b418:	4629      	mov	r1, r5
 800b41a:	4630      	mov	r0, r6
 800b41c:	f7ff ff93 	bl	800b346 <__sfputs_r>
 800b420:	3001      	adds	r0, #1
 800b422:	f000 80aa 	beq.w	800b57a <_vfiprintf_r+0x20e>
 800b426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b428:	445a      	add	r2, fp
 800b42a:	9209      	str	r2, [sp, #36]	; 0x24
 800b42c:	f89a 3000 	ldrb.w	r3, [sl]
 800b430:	2b00      	cmp	r3, #0
 800b432:	f000 80a2 	beq.w	800b57a <_vfiprintf_r+0x20e>
 800b436:	2300      	movs	r3, #0
 800b438:	f04f 32ff 	mov.w	r2, #4294967295
 800b43c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b440:	f10a 0a01 	add.w	sl, sl, #1
 800b444:	9304      	str	r3, [sp, #16]
 800b446:	9307      	str	r3, [sp, #28]
 800b448:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b44c:	931a      	str	r3, [sp, #104]	; 0x68
 800b44e:	4654      	mov	r4, sl
 800b450:	2205      	movs	r2, #5
 800b452:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b456:	4858      	ldr	r0, [pc, #352]	; (800b5b8 <_vfiprintf_r+0x24c>)
 800b458:	f7f4 fee2 	bl	8000220 <memchr>
 800b45c:	9a04      	ldr	r2, [sp, #16]
 800b45e:	b9d8      	cbnz	r0, 800b498 <_vfiprintf_r+0x12c>
 800b460:	06d1      	lsls	r1, r2, #27
 800b462:	bf44      	itt	mi
 800b464:	2320      	movmi	r3, #32
 800b466:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b46a:	0713      	lsls	r3, r2, #28
 800b46c:	bf44      	itt	mi
 800b46e:	232b      	movmi	r3, #43	; 0x2b
 800b470:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b474:	f89a 3000 	ldrb.w	r3, [sl]
 800b478:	2b2a      	cmp	r3, #42	; 0x2a
 800b47a:	d015      	beq.n	800b4a8 <_vfiprintf_r+0x13c>
 800b47c:	9a07      	ldr	r2, [sp, #28]
 800b47e:	4654      	mov	r4, sl
 800b480:	2000      	movs	r0, #0
 800b482:	f04f 0c0a 	mov.w	ip, #10
 800b486:	4621      	mov	r1, r4
 800b488:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b48c:	3b30      	subs	r3, #48	; 0x30
 800b48e:	2b09      	cmp	r3, #9
 800b490:	d94e      	bls.n	800b530 <_vfiprintf_r+0x1c4>
 800b492:	b1b0      	cbz	r0, 800b4c2 <_vfiprintf_r+0x156>
 800b494:	9207      	str	r2, [sp, #28]
 800b496:	e014      	b.n	800b4c2 <_vfiprintf_r+0x156>
 800b498:	eba0 0308 	sub.w	r3, r0, r8
 800b49c:	fa09 f303 	lsl.w	r3, r9, r3
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	9304      	str	r3, [sp, #16]
 800b4a4:	46a2      	mov	sl, r4
 800b4a6:	e7d2      	b.n	800b44e <_vfiprintf_r+0xe2>
 800b4a8:	9b03      	ldr	r3, [sp, #12]
 800b4aa:	1d19      	adds	r1, r3, #4
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	9103      	str	r1, [sp, #12]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	bfbb      	ittet	lt
 800b4b4:	425b      	neglt	r3, r3
 800b4b6:	f042 0202 	orrlt.w	r2, r2, #2
 800b4ba:	9307      	strge	r3, [sp, #28]
 800b4bc:	9307      	strlt	r3, [sp, #28]
 800b4be:	bfb8      	it	lt
 800b4c0:	9204      	strlt	r2, [sp, #16]
 800b4c2:	7823      	ldrb	r3, [r4, #0]
 800b4c4:	2b2e      	cmp	r3, #46	; 0x2e
 800b4c6:	d10c      	bne.n	800b4e2 <_vfiprintf_r+0x176>
 800b4c8:	7863      	ldrb	r3, [r4, #1]
 800b4ca:	2b2a      	cmp	r3, #42	; 0x2a
 800b4cc:	d135      	bne.n	800b53a <_vfiprintf_r+0x1ce>
 800b4ce:	9b03      	ldr	r3, [sp, #12]
 800b4d0:	1d1a      	adds	r2, r3, #4
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	9203      	str	r2, [sp, #12]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	bfb8      	it	lt
 800b4da:	f04f 33ff 	movlt.w	r3, #4294967295
 800b4de:	3402      	adds	r4, #2
 800b4e0:	9305      	str	r3, [sp, #20]
 800b4e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b5c8 <_vfiprintf_r+0x25c>
 800b4e6:	7821      	ldrb	r1, [r4, #0]
 800b4e8:	2203      	movs	r2, #3
 800b4ea:	4650      	mov	r0, sl
 800b4ec:	f7f4 fe98 	bl	8000220 <memchr>
 800b4f0:	b140      	cbz	r0, 800b504 <_vfiprintf_r+0x198>
 800b4f2:	2340      	movs	r3, #64	; 0x40
 800b4f4:	eba0 000a 	sub.w	r0, r0, sl
 800b4f8:	fa03 f000 	lsl.w	r0, r3, r0
 800b4fc:	9b04      	ldr	r3, [sp, #16]
 800b4fe:	4303      	orrs	r3, r0
 800b500:	3401      	adds	r4, #1
 800b502:	9304      	str	r3, [sp, #16]
 800b504:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b508:	482c      	ldr	r0, [pc, #176]	; (800b5bc <_vfiprintf_r+0x250>)
 800b50a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b50e:	2206      	movs	r2, #6
 800b510:	f7f4 fe86 	bl	8000220 <memchr>
 800b514:	2800      	cmp	r0, #0
 800b516:	d03f      	beq.n	800b598 <_vfiprintf_r+0x22c>
 800b518:	4b29      	ldr	r3, [pc, #164]	; (800b5c0 <_vfiprintf_r+0x254>)
 800b51a:	bb1b      	cbnz	r3, 800b564 <_vfiprintf_r+0x1f8>
 800b51c:	9b03      	ldr	r3, [sp, #12]
 800b51e:	3307      	adds	r3, #7
 800b520:	f023 0307 	bic.w	r3, r3, #7
 800b524:	3308      	adds	r3, #8
 800b526:	9303      	str	r3, [sp, #12]
 800b528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b52a:	443b      	add	r3, r7
 800b52c:	9309      	str	r3, [sp, #36]	; 0x24
 800b52e:	e767      	b.n	800b400 <_vfiprintf_r+0x94>
 800b530:	fb0c 3202 	mla	r2, ip, r2, r3
 800b534:	460c      	mov	r4, r1
 800b536:	2001      	movs	r0, #1
 800b538:	e7a5      	b.n	800b486 <_vfiprintf_r+0x11a>
 800b53a:	2300      	movs	r3, #0
 800b53c:	3401      	adds	r4, #1
 800b53e:	9305      	str	r3, [sp, #20]
 800b540:	4619      	mov	r1, r3
 800b542:	f04f 0c0a 	mov.w	ip, #10
 800b546:	4620      	mov	r0, r4
 800b548:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b54c:	3a30      	subs	r2, #48	; 0x30
 800b54e:	2a09      	cmp	r2, #9
 800b550:	d903      	bls.n	800b55a <_vfiprintf_r+0x1ee>
 800b552:	2b00      	cmp	r3, #0
 800b554:	d0c5      	beq.n	800b4e2 <_vfiprintf_r+0x176>
 800b556:	9105      	str	r1, [sp, #20]
 800b558:	e7c3      	b.n	800b4e2 <_vfiprintf_r+0x176>
 800b55a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b55e:	4604      	mov	r4, r0
 800b560:	2301      	movs	r3, #1
 800b562:	e7f0      	b.n	800b546 <_vfiprintf_r+0x1da>
 800b564:	ab03      	add	r3, sp, #12
 800b566:	9300      	str	r3, [sp, #0]
 800b568:	462a      	mov	r2, r5
 800b56a:	4b16      	ldr	r3, [pc, #88]	; (800b5c4 <_vfiprintf_r+0x258>)
 800b56c:	a904      	add	r1, sp, #16
 800b56e:	4630      	mov	r0, r6
 800b570:	f7fd fe22 	bl	80091b8 <_printf_float>
 800b574:	4607      	mov	r7, r0
 800b576:	1c78      	adds	r0, r7, #1
 800b578:	d1d6      	bne.n	800b528 <_vfiprintf_r+0x1bc>
 800b57a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b57c:	07d9      	lsls	r1, r3, #31
 800b57e:	d405      	bmi.n	800b58c <_vfiprintf_r+0x220>
 800b580:	89ab      	ldrh	r3, [r5, #12]
 800b582:	059a      	lsls	r2, r3, #22
 800b584:	d402      	bmi.n	800b58c <_vfiprintf_r+0x220>
 800b586:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b588:	f000 faaf 	bl	800baea <__retarget_lock_release_recursive>
 800b58c:	89ab      	ldrh	r3, [r5, #12]
 800b58e:	065b      	lsls	r3, r3, #25
 800b590:	f53f af12 	bmi.w	800b3b8 <_vfiprintf_r+0x4c>
 800b594:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b596:	e711      	b.n	800b3bc <_vfiprintf_r+0x50>
 800b598:	ab03      	add	r3, sp, #12
 800b59a:	9300      	str	r3, [sp, #0]
 800b59c:	462a      	mov	r2, r5
 800b59e:	4b09      	ldr	r3, [pc, #36]	; (800b5c4 <_vfiprintf_r+0x258>)
 800b5a0:	a904      	add	r1, sp, #16
 800b5a2:	4630      	mov	r0, r6
 800b5a4:	f7fe f8ac 	bl	8009700 <_printf_i>
 800b5a8:	e7e4      	b.n	800b574 <_vfiprintf_r+0x208>
 800b5aa:	bf00      	nop
 800b5ac:	0800d10c 	.word	0x0800d10c
 800b5b0:	0800d12c 	.word	0x0800d12c
 800b5b4:	0800d0ec 	.word	0x0800d0ec
 800b5b8:	0800cf94 	.word	0x0800cf94
 800b5bc:	0800cf9e 	.word	0x0800cf9e
 800b5c0:	080091b9 	.word	0x080091b9
 800b5c4:	0800b347 	.word	0x0800b347
 800b5c8:	0800cf9a 	.word	0x0800cf9a

0800b5cc <__swbuf_r>:
 800b5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ce:	460e      	mov	r6, r1
 800b5d0:	4614      	mov	r4, r2
 800b5d2:	4605      	mov	r5, r0
 800b5d4:	b118      	cbz	r0, 800b5de <__swbuf_r+0x12>
 800b5d6:	6983      	ldr	r3, [r0, #24]
 800b5d8:	b90b      	cbnz	r3, 800b5de <__swbuf_r+0x12>
 800b5da:	f000 f9e7 	bl	800b9ac <__sinit>
 800b5de:	4b21      	ldr	r3, [pc, #132]	; (800b664 <__swbuf_r+0x98>)
 800b5e0:	429c      	cmp	r4, r3
 800b5e2:	d12b      	bne.n	800b63c <__swbuf_r+0x70>
 800b5e4:	686c      	ldr	r4, [r5, #4]
 800b5e6:	69a3      	ldr	r3, [r4, #24]
 800b5e8:	60a3      	str	r3, [r4, #8]
 800b5ea:	89a3      	ldrh	r3, [r4, #12]
 800b5ec:	071a      	lsls	r2, r3, #28
 800b5ee:	d52f      	bpl.n	800b650 <__swbuf_r+0x84>
 800b5f0:	6923      	ldr	r3, [r4, #16]
 800b5f2:	b36b      	cbz	r3, 800b650 <__swbuf_r+0x84>
 800b5f4:	6923      	ldr	r3, [r4, #16]
 800b5f6:	6820      	ldr	r0, [r4, #0]
 800b5f8:	1ac0      	subs	r0, r0, r3
 800b5fa:	6963      	ldr	r3, [r4, #20]
 800b5fc:	b2f6      	uxtb	r6, r6
 800b5fe:	4283      	cmp	r3, r0
 800b600:	4637      	mov	r7, r6
 800b602:	dc04      	bgt.n	800b60e <__swbuf_r+0x42>
 800b604:	4621      	mov	r1, r4
 800b606:	4628      	mov	r0, r5
 800b608:	f000 f93c 	bl	800b884 <_fflush_r>
 800b60c:	bb30      	cbnz	r0, 800b65c <__swbuf_r+0x90>
 800b60e:	68a3      	ldr	r3, [r4, #8]
 800b610:	3b01      	subs	r3, #1
 800b612:	60a3      	str	r3, [r4, #8]
 800b614:	6823      	ldr	r3, [r4, #0]
 800b616:	1c5a      	adds	r2, r3, #1
 800b618:	6022      	str	r2, [r4, #0]
 800b61a:	701e      	strb	r6, [r3, #0]
 800b61c:	6963      	ldr	r3, [r4, #20]
 800b61e:	3001      	adds	r0, #1
 800b620:	4283      	cmp	r3, r0
 800b622:	d004      	beq.n	800b62e <__swbuf_r+0x62>
 800b624:	89a3      	ldrh	r3, [r4, #12]
 800b626:	07db      	lsls	r3, r3, #31
 800b628:	d506      	bpl.n	800b638 <__swbuf_r+0x6c>
 800b62a:	2e0a      	cmp	r6, #10
 800b62c:	d104      	bne.n	800b638 <__swbuf_r+0x6c>
 800b62e:	4621      	mov	r1, r4
 800b630:	4628      	mov	r0, r5
 800b632:	f000 f927 	bl	800b884 <_fflush_r>
 800b636:	b988      	cbnz	r0, 800b65c <__swbuf_r+0x90>
 800b638:	4638      	mov	r0, r7
 800b63a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b63c:	4b0a      	ldr	r3, [pc, #40]	; (800b668 <__swbuf_r+0x9c>)
 800b63e:	429c      	cmp	r4, r3
 800b640:	d101      	bne.n	800b646 <__swbuf_r+0x7a>
 800b642:	68ac      	ldr	r4, [r5, #8]
 800b644:	e7cf      	b.n	800b5e6 <__swbuf_r+0x1a>
 800b646:	4b09      	ldr	r3, [pc, #36]	; (800b66c <__swbuf_r+0xa0>)
 800b648:	429c      	cmp	r4, r3
 800b64a:	bf08      	it	eq
 800b64c:	68ec      	ldreq	r4, [r5, #12]
 800b64e:	e7ca      	b.n	800b5e6 <__swbuf_r+0x1a>
 800b650:	4621      	mov	r1, r4
 800b652:	4628      	mov	r0, r5
 800b654:	f000 f81a 	bl	800b68c <__swsetup_r>
 800b658:	2800      	cmp	r0, #0
 800b65a:	d0cb      	beq.n	800b5f4 <__swbuf_r+0x28>
 800b65c:	f04f 37ff 	mov.w	r7, #4294967295
 800b660:	e7ea      	b.n	800b638 <__swbuf_r+0x6c>
 800b662:	bf00      	nop
 800b664:	0800d10c 	.word	0x0800d10c
 800b668:	0800d12c 	.word	0x0800d12c
 800b66c:	0800d0ec 	.word	0x0800d0ec

0800b670 <__ascii_wctomb>:
 800b670:	b149      	cbz	r1, 800b686 <__ascii_wctomb+0x16>
 800b672:	2aff      	cmp	r2, #255	; 0xff
 800b674:	bf85      	ittet	hi
 800b676:	238a      	movhi	r3, #138	; 0x8a
 800b678:	6003      	strhi	r3, [r0, #0]
 800b67a:	700a      	strbls	r2, [r1, #0]
 800b67c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b680:	bf98      	it	ls
 800b682:	2001      	movls	r0, #1
 800b684:	4770      	bx	lr
 800b686:	4608      	mov	r0, r1
 800b688:	4770      	bx	lr
	...

0800b68c <__swsetup_r>:
 800b68c:	4b32      	ldr	r3, [pc, #200]	; (800b758 <__swsetup_r+0xcc>)
 800b68e:	b570      	push	{r4, r5, r6, lr}
 800b690:	681d      	ldr	r5, [r3, #0]
 800b692:	4606      	mov	r6, r0
 800b694:	460c      	mov	r4, r1
 800b696:	b125      	cbz	r5, 800b6a2 <__swsetup_r+0x16>
 800b698:	69ab      	ldr	r3, [r5, #24]
 800b69a:	b913      	cbnz	r3, 800b6a2 <__swsetup_r+0x16>
 800b69c:	4628      	mov	r0, r5
 800b69e:	f000 f985 	bl	800b9ac <__sinit>
 800b6a2:	4b2e      	ldr	r3, [pc, #184]	; (800b75c <__swsetup_r+0xd0>)
 800b6a4:	429c      	cmp	r4, r3
 800b6a6:	d10f      	bne.n	800b6c8 <__swsetup_r+0x3c>
 800b6a8:	686c      	ldr	r4, [r5, #4]
 800b6aa:	89a3      	ldrh	r3, [r4, #12]
 800b6ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6b0:	0719      	lsls	r1, r3, #28
 800b6b2:	d42c      	bmi.n	800b70e <__swsetup_r+0x82>
 800b6b4:	06dd      	lsls	r5, r3, #27
 800b6b6:	d411      	bmi.n	800b6dc <__swsetup_r+0x50>
 800b6b8:	2309      	movs	r3, #9
 800b6ba:	6033      	str	r3, [r6, #0]
 800b6bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b6c0:	81a3      	strh	r3, [r4, #12]
 800b6c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b6c6:	e03e      	b.n	800b746 <__swsetup_r+0xba>
 800b6c8:	4b25      	ldr	r3, [pc, #148]	; (800b760 <__swsetup_r+0xd4>)
 800b6ca:	429c      	cmp	r4, r3
 800b6cc:	d101      	bne.n	800b6d2 <__swsetup_r+0x46>
 800b6ce:	68ac      	ldr	r4, [r5, #8]
 800b6d0:	e7eb      	b.n	800b6aa <__swsetup_r+0x1e>
 800b6d2:	4b24      	ldr	r3, [pc, #144]	; (800b764 <__swsetup_r+0xd8>)
 800b6d4:	429c      	cmp	r4, r3
 800b6d6:	bf08      	it	eq
 800b6d8:	68ec      	ldreq	r4, [r5, #12]
 800b6da:	e7e6      	b.n	800b6aa <__swsetup_r+0x1e>
 800b6dc:	0758      	lsls	r0, r3, #29
 800b6de:	d512      	bpl.n	800b706 <__swsetup_r+0x7a>
 800b6e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6e2:	b141      	cbz	r1, 800b6f6 <__swsetup_r+0x6a>
 800b6e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6e8:	4299      	cmp	r1, r3
 800b6ea:	d002      	beq.n	800b6f2 <__swsetup_r+0x66>
 800b6ec:	4630      	mov	r0, r6
 800b6ee:	f7ff fb6f 	bl	800add0 <_free_r>
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	6363      	str	r3, [r4, #52]	; 0x34
 800b6f6:	89a3      	ldrh	r3, [r4, #12]
 800b6f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b6fc:	81a3      	strh	r3, [r4, #12]
 800b6fe:	2300      	movs	r3, #0
 800b700:	6063      	str	r3, [r4, #4]
 800b702:	6923      	ldr	r3, [r4, #16]
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	89a3      	ldrh	r3, [r4, #12]
 800b708:	f043 0308 	orr.w	r3, r3, #8
 800b70c:	81a3      	strh	r3, [r4, #12]
 800b70e:	6923      	ldr	r3, [r4, #16]
 800b710:	b94b      	cbnz	r3, 800b726 <__swsetup_r+0x9a>
 800b712:	89a3      	ldrh	r3, [r4, #12]
 800b714:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b718:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b71c:	d003      	beq.n	800b726 <__swsetup_r+0x9a>
 800b71e:	4621      	mov	r1, r4
 800b720:	4630      	mov	r0, r6
 800b722:	f000 fa07 	bl	800bb34 <__smakebuf_r>
 800b726:	89a0      	ldrh	r0, [r4, #12]
 800b728:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b72c:	f010 0301 	ands.w	r3, r0, #1
 800b730:	d00a      	beq.n	800b748 <__swsetup_r+0xbc>
 800b732:	2300      	movs	r3, #0
 800b734:	60a3      	str	r3, [r4, #8]
 800b736:	6963      	ldr	r3, [r4, #20]
 800b738:	425b      	negs	r3, r3
 800b73a:	61a3      	str	r3, [r4, #24]
 800b73c:	6923      	ldr	r3, [r4, #16]
 800b73e:	b943      	cbnz	r3, 800b752 <__swsetup_r+0xc6>
 800b740:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b744:	d1ba      	bne.n	800b6bc <__swsetup_r+0x30>
 800b746:	bd70      	pop	{r4, r5, r6, pc}
 800b748:	0781      	lsls	r1, r0, #30
 800b74a:	bf58      	it	pl
 800b74c:	6963      	ldrpl	r3, [r4, #20]
 800b74e:	60a3      	str	r3, [r4, #8]
 800b750:	e7f4      	b.n	800b73c <__swsetup_r+0xb0>
 800b752:	2000      	movs	r0, #0
 800b754:	e7f7      	b.n	800b746 <__swsetup_r+0xba>
 800b756:	bf00      	nop
 800b758:	2000002c 	.word	0x2000002c
 800b75c:	0800d10c 	.word	0x0800d10c
 800b760:	0800d12c 	.word	0x0800d12c
 800b764:	0800d0ec 	.word	0x0800d0ec

0800b768 <abort>:
 800b768:	b508      	push	{r3, lr}
 800b76a:	2006      	movs	r0, #6
 800b76c:	f000 fa52 	bl	800bc14 <raise>
 800b770:	2001      	movs	r0, #1
 800b772:	f7f7 faad 	bl	8002cd0 <_exit>
	...

0800b778 <__sflush_r>:
 800b778:	898a      	ldrh	r2, [r1, #12]
 800b77a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b77e:	4605      	mov	r5, r0
 800b780:	0710      	lsls	r0, r2, #28
 800b782:	460c      	mov	r4, r1
 800b784:	d458      	bmi.n	800b838 <__sflush_r+0xc0>
 800b786:	684b      	ldr	r3, [r1, #4]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	dc05      	bgt.n	800b798 <__sflush_r+0x20>
 800b78c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b78e:	2b00      	cmp	r3, #0
 800b790:	dc02      	bgt.n	800b798 <__sflush_r+0x20>
 800b792:	2000      	movs	r0, #0
 800b794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b798:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b79a:	2e00      	cmp	r6, #0
 800b79c:	d0f9      	beq.n	800b792 <__sflush_r+0x1a>
 800b79e:	2300      	movs	r3, #0
 800b7a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b7a4:	682f      	ldr	r7, [r5, #0]
 800b7a6:	602b      	str	r3, [r5, #0]
 800b7a8:	d032      	beq.n	800b810 <__sflush_r+0x98>
 800b7aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b7ac:	89a3      	ldrh	r3, [r4, #12]
 800b7ae:	075a      	lsls	r2, r3, #29
 800b7b0:	d505      	bpl.n	800b7be <__sflush_r+0x46>
 800b7b2:	6863      	ldr	r3, [r4, #4]
 800b7b4:	1ac0      	subs	r0, r0, r3
 800b7b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b7b8:	b10b      	cbz	r3, 800b7be <__sflush_r+0x46>
 800b7ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b7bc:	1ac0      	subs	r0, r0, r3
 800b7be:	2300      	movs	r3, #0
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7c4:	6a21      	ldr	r1, [r4, #32]
 800b7c6:	4628      	mov	r0, r5
 800b7c8:	47b0      	blx	r6
 800b7ca:	1c43      	adds	r3, r0, #1
 800b7cc:	89a3      	ldrh	r3, [r4, #12]
 800b7ce:	d106      	bne.n	800b7de <__sflush_r+0x66>
 800b7d0:	6829      	ldr	r1, [r5, #0]
 800b7d2:	291d      	cmp	r1, #29
 800b7d4:	d82c      	bhi.n	800b830 <__sflush_r+0xb8>
 800b7d6:	4a2a      	ldr	r2, [pc, #168]	; (800b880 <__sflush_r+0x108>)
 800b7d8:	40ca      	lsrs	r2, r1
 800b7da:	07d6      	lsls	r6, r2, #31
 800b7dc:	d528      	bpl.n	800b830 <__sflush_r+0xb8>
 800b7de:	2200      	movs	r2, #0
 800b7e0:	6062      	str	r2, [r4, #4]
 800b7e2:	04d9      	lsls	r1, r3, #19
 800b7e4:	6922      	ldr	r2, [r4, #16]
 800b7e6:	6022      	str	r2, [r4, #0]
 800b7e8:	d504      	bpl.n	800b7f4 <__sflush_r+0x7c>
 800b7ea:	1c42      	adds	r2, r0, #1
 800b7ec:	d101      	bne.n	800b7f2 <__sflush_r+0x7a>
 800b7ee:	682b      	ldr	r3, [r5, #0]
 800b7f0:	b903      	cbnz	r3, 800b7f4 <__sflush_r+0x7c>
 800b7f2:	6560      	str	r0, [r4, #84]	; 0x54
 800b7f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7f6:	602f      	str	r7, [r5, #0]
 800b7f8:	2900      	cmp	r1, #0
 800b7fa:	d0ca      	beq.n	800b792 <__sflush_r+0x1a>
 800b7fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b800:	4299      	cmp	r1, r3
 800b802:	d002      	beq.n	800b80a <__sflush_r+0x92>
 800b804:	4628      	mov	r0, r5
 800b806:	f7ff fae3 	bl	800add0 <_free_r>
 800b80a:	2000      	movs	r0, #0
 800b80c:	6360      	str	r0, [r4, #52]	; 0x34
 800b80e:	e7c1      	b.n	800b794 <__sflush_r+0x1c>
 800b810:	6a21      	ldr	r1, [r4, #32]
 800b812:	2301      	movs	r3, #1
 800b814:	4628      	mov	r0, r5
 800b816:	47b0      	blx	r6
 800b818:	1c41      	adds	r1, r0, #1
 800b81a:	d1c7      	bne.n	800b7ac <__sflush_r+0x34>
 800b81c:	682b      	ldr	r3, [r5, #0]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d0c4      	beq.n	800b7ac <__sflush_r+0x34>
 800b822:	2b1d      	cmp	r3, #29
 800b824:	d001      	beq.n	800b82a <__sflush_r+0xb2>
 800b826:	2b16      	cmp	r3, #22
 800b828:	d101      	bne.n	800b82e <__sflush_r+0xb6>
 800b82a:	602f      	str	r7, [r5, #0]
 800b82c:	e7b1      	b.n	800b792 <__sflush_r+0x1a>
 800b82e:	89a3      	ldrh	r3, [r4, #12]
 800b830:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b834:	81a3      	strh	r3, [r4, #12]
 800b836:	e7ad      	b.n	800b794 <__sflush_r+0x1c>
 800b838:	690f      	ldr	r7, [r1, #16]
 800b83a:	2f00      	cmp	r7, #0
 800b83c:	d0a9      	beq.n	800b792 <__sflush_r+0x1a>
 800b83e:	0793      	lsls	r3, r2, #30
 800b840:	680e      	ldr	r6, [r1, #0]
 800b842:	bf08      	it	eq
 800b844:	694b      	ldreq	r3, [r1, #20]
 800b846:	600f      	str	r7, [r1, #0]
 800b848:	bf18      	it	ne
 800b84a:	2300      	movne	r3, #0
 800b84c:	eba6 0807 	sub.w	r8, r6, r7
 800b850:	608b      	str	r3, [r1, #8]
 800b852:	f1b8 0f00 	cmp.w	r8, #0
 800b856:	dd9c      	ble.n	800b792 <__sflush_r+0x1a>
 800b858:	6a21      	ldr	r1, [r4, #32]
 800b85a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b85c:	4643      	mov	r3, r8
 800b85e:	463a      	mov	r2, r7
 800b860:	4628      	mov	r0, r5
 800b862:	47b0      	blx	r6
 800b864:	2800      	cmp	r0, #0
 800b866:	dc06      	bgt.n	800b876 <__sflush_r+0xfe>
 800b868:	89a3      	ldrh	r3, [r4, #12]
 800b86a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b86e:	81a3      	strh	r3, [r4, #12]
 800b870:	f04f 30ff 	mov.w	r0, #4294967295
 800b874:	e78e      	b.n	800b794 <__sflush_r+0x1c>
 800b876:	4407      	add	r7, r0
 800b878:	eba8 0800 	sub.w	r8, r8, r0
 800b87c:	e7e9      	b.n	800b852 <__sflush_r+0xda>
 800b87e:	bf00      	nop
 800b880:	20400001 	.word	0x20400001

0800b884 <_fflush_r>:
 800b884:	b538      	push	{r3, r4, r5, lr}
 800b886:	690b      	ldr	r3, [r1, #16]
 800b888:	4605      	mov	r5, r0
 800b88a:	460c      	mov	r4, r1
 800b88c:	b913      	cbnz	r3, 800b894 <_fflush_r+0x10>
 800b88e:	2500      	movs	r5, #0
 800b890:	4628      	mov	r0, r5
 800b892:	bd38      	pop	{r3, r4, r5, pc}
 800b894:	b118      	cbz	r0, 800b89e <_fflush_r+0x1a>
 800b896:	6983      	ldr	r3, [r0, #24]
 800b898:	b90b      	cbnz	r3, 800b89e <_fflush_r+0x1a>
 800b89a:	f000 f887 	bl	800b9ac <__sinit>
 800b89e:	4b14      	ldr	r3, [pc, #80]	; (800b8f0 <_fflush_r+0x6c>)
 800b8a0:	429c      	cmp	r4, r3
 800b8a2:	d11b      	bne.n	800b8dc <_fflush_r+0x58>
 800b8a4:	686c      	ldr	r4, [r5, #4]
 800b8a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d0ef      	beq.n	800b88e <_fflush_r+0xa>
 800b8ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b8b0:	07d0      	lsls	r0, r2, #31
 800b8b2:	d404      	bmi.n	800b8be <_fflush_r+0x3a>
 800b8b4:	0599      	lsls	r1, r3, #22
 800b8b6:	d402      	bmi.n	800b8be <_fflush_r+0x3a>
 800b8b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8ba:	f000 f915 	bl	800bae8 <__retarget_lock_acquire_recursive>
 800b8be:	4628      	mov	r0, r5
 800b8c0:	4621      	mov	r1, r4
 800b8c2:	f7ff ff59 	bl	800b778 <__sflush_r>
 800b8c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b8c8:	07da      	lsls	r2, r3, #31
 800b8ca:	4605      	mov	r5, r0
 800b8cc:	d4e0      	bmi.n	800b890 <_fflush_r+0xc>
 800b8ce:	89a3      	ldrh	r3, [r4, #12]
 800b8d0:	059b      	lsls	r3, r3, #22
 800b8d2:	d4dd      	bmi.n	800b890 <_fflush_r+0xc>
 800b8d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8d6:	f000 f908 	bl	800baea <__retarget_lock_release_recursive>
 800b8da:	e7d9      	b.n	800b890 <_fflush_r+0xc>
 800b8dc:	4b05      	ldr	r3, [pc, #20]	; (800b8f4 <_fflush_r+0x70>)
 800b8de:	429c      	cmp	r4, r3
 800b8e0:	d101      	bne.n	800b8e6 <_fflush_r+0x62>
 800b8e2:	68ac      	ldr	r4, [r5, #8]
 800b8e4:	e7df      	b.n	800b8a6 <_fflush_r+0x22>
 800b8e6:	4b04      	ldr	r3, [pc, #16]	; (800b8f8 <_fflush_r+0x74>)
 800b8e8:	429c      	cmp	r4, r3
 800b8ea:	bf08      	it	eq
 800b8ec:	68ec      	ldreq	r4, [r5, #12]
 800b8ee:	e7da      	b.n	800b8a6 <_fflush_r+0x22>
 800b8f0:	0800d10c 	.word	0x0800d10c
 800b8f4:	0800d12c 	.word	0x0800d12c
 800b8f8:	0800d0ec 	.word	0x0800d0ec

0800b8fc <std>:
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	b510      	push	{r4, lr}
 800b900:	4604      	mov	r4, r0
 800b902:	e9c0 3300 	strd	r3, r3, [r0]
 800b906:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b90a:	6083      	str	r3, [r0, #8]
 800b90c:	8181      	strh	r1, [r0, #12]
 800b90e:	6643      	str	r3, [r0, #100]	; 0x64
 800b910:	81c2      	strh	r2, [r0, #14]
 800b912:	6183      	str	r3, [r0, #24]
 800b914:	4619      	mov	r1, r3
 800b916:	2208      	movs	r2, #8
 800b918:	305c      	adds	r0, #92	; 0x5c
 800b91a:	f7fd fba5 	bl	8009068 <memset>
 800b91e:	4b05      	ldr	r3, [pc, #20]	; (800b934 <std+0x38>)
 800b920:	6263      	str	r3, [r4, #36]	; 0x24
 800b922:	4b05      	ldr	r3, [pc, #20]	; (800b938 <std+0x3c>)
 800b924:	62a3      	str	r3, [r4, #40]	; 0x28
 800b926:	4b05      	ldr	r3, [pc, #20]	; (800b93c <std+0x40>)
 800b928:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b92a:	4b05      	ldr	r3, [pc, #20]	; (800b940 <std+0x44>)
 800b92c:	6224      	str	r4, [r4, #32]
 800b92e:	6323      	str	r3, [r4, #48]	; 0x30
 800b930:	bd10      	pop	{r4, pc}
 800b932:	bf00      	nop
 800b934:	0800bc4d 	.word	0x0800bc4d
 800b938:	0800bc6f 	.word	0x0800bc6f
 800b93c:	0800bca7 	.word	0x0800bca7
 800b940:	0800bccb 	.word	0x0800bccb

0800b944 <_cleanup_r>:
 800b944:	4901      	ldr	r1, [pc, #4]	; (800b94c <_cleanup_r+0x8>)
 800b946:	f000 b8af 	b.w	800baa8 <_fwalk_reent>
 800b94a:	bf00      	nop
 800b94c:	0800b885 	.word	0x0800b885

0800b950 <__sfmoreglue>:
 800b950:	b570      	push	{r4, r5, r6, lr}
 800b952:	1e4a      	subs	r2, r1, #1
 800b954:	2568      	movs	r5, #104	; 0x68
 800b956:	4355      	muls	r5, r2
 800b958:	460e      	mov	r6, r1
 800b95a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b95e:	f7ff fa87 	bl	800ae70 <_malloc_r>
 800b962:	4604      	mov	r4, r0
 800b964:	b140      	cbz	r0, 800b978 <__sfmoreglue+0x28>
 800b966:	2100      	movs	r1, #0
 800b968:	e9c0 1600 	strd	r1, r6, [r0]
 800b96c:	300c      	adds	r0, #12
 800b96e:	60a0      	str	r0, [r4, #8]
 800b970:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b974:	f7fd fb78 	bl	8009068 <memset>
 800b978:	4620      	mov	r0, r4
 800b97a:	bd70      	pop	{r4, r5, r6, pc}

0800b97c <__sfp_lock_acquire>:
 800b97c:	4801      	ldr	r0, [pc, #4]	; (800b984 <__sfp_lock_acquire+0x8>)
 800b97e:	f000 b8b3 	b.w	800bae8 <__retarget_lock_acquire_recursive>
 800b982:	bf00      	nop
 800b984:	2000086c 	.word	0x2000086c

0800b988 <__sfp_lock_release>:
 800b988:	4801      	ldr	r0, [pc, #4]	; (800b990 <__sfp_lock_release+0x8>)
 800b98a:	f000 b8ae 	b.w	800baea <__retarget_lock_release_recursive>
 800b98e:	bf00      	nop
 800b990:	2000086c 	.word	0x2000086c

0800b994 <__sinit_lock_acquire>:
 800b994:	4801      	ldr	r0, [pc, #4]	; (800b99c <__sinit_lock_acquire+0x8>)
 800b996:	f000 b8a7 	b.w	800bae8 <__retarget_lock_acquire_recursive>
 800b99a:	bf00      	nop
 800b99c:	20000867 	.word	0x20000867

0800b9a0 <__sinit_lock_release>:
 800b9a0:	4801      	ldr	r0, [pc, #4]	; (800b9a8 <__sinit_lock_release+0x8>)
 800b9a2:	f000 b8a2 	b.w	800baea <__retarget_lock_release_recursive>
 800b9a6:	bf00      	nop
 800b9a8:	20000867 	.word	0x20000867

0800b9ac <__sinit>:
 800b9ac:	b510      	push	{r4, lr}
 800b9ae:	4604      	mov	r4, r0
 800b9b0:	f7ff fff0 	bl	800b994 <__sinit_lock_acquire>
 800b9b4:	69a3      	ldr	r3, [r4, #24]
 800b9b6:	b11b      	cbz	r3, 800b9c0 <__sinit+0x14>
 800b9b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9bc:	f7ff bff0 	b.w	800b9a0 <__sinit_lock_release>
 800b9c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b9c4:	6523      	str	r3, [r4, #80]	; 0x50
 800b9c6:	4b13      	ldr	r3, [pc, #76]	; (800ba14 <__sinit+0x68>)
 800b9c8:	4a13      	ldr	r2, [pc, #76]	; (800ba18 <__sinit+0x6c>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	62a2      	str	r2, [r4, #40]	; 0x28
 800b9ce:	42a3      	cmp	r3, r4
 800b9d0:	bf04      	itt	eq
 800b9d2:	2301      	moveq	r3, #1
 800b9d4:	61a3      	streq	r3, [r4, #24]
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f000 f820 	bl	800ba1c <__sfp>
 800b9dc:	6060      	str	r0, [r4, #4]
 800b9de:	4620      	mov	r0, r4
 800b9e0:	f000 f81c 	bl	800ba1c <__sfp>
 800b9e4:	60a0      	str	r0, [r4, #8]
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	f000 f818 	bl	800ba1c <__sfp>
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	60e0      	str	r0, [r4, #12]
 800b9f0:	2104      	movs	r1, #4
 800b9f2:	6860      	ldr	r0, [r4, #4]
 800b9f4:	f7ff ff82 	bl	800b8fc <std>
 800b9f8:	68a0      	ldr	r0, [r4, #8]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	2109      	movs	r1, #9
 800b9fe:	f7ff ff7d 	bl	800b8fc <std>
 800ba02:	68e0      	ldr	r0, [r4, #12]
 800ba04:	2202      	movs	r2, #2
 800ba06:	2112      	movs	r1, #18
 800ba08:	f7ff ff78 	bl	800b8fc <std>
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	61a3      	str	r3, [r4, #24]
 800ba10:	e7d2      	b.n	800b9b8 <__sinit+0xc>
 800ba12:	bf00      	nop
 800ba14:	0800cd68 	.word	0x0800cd68
 800ba18:	0800b945 	.word	0x0800b945

0800ba1c <__sfp>:
 800ba1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba1e:	4607      	mov	r7, r0
 800ba20:	f7ff ffac 	bl	800b97c <__sfp_lock_acquire>
 800ba24:	4b1e      	ldr	r3, [pc, #120]	; (800baa0 <__sfp+0x84>)
 800ba26:	681e      	ldr	r6, [r3, #0]
 800ba28:	69b3      	ldr	r3, [r6, #24]
 800ba2a:	b913      	cbnz	r3, 800ba32 <__sfp+0x16>
 800ba2c:	4630      	mov	r0, r6
 800ba2e:	f7ff ffbd 	bl	800b9ac <__sinit>
 800ba32:	3648      	adds	r6, #72	; 0x48
 800ba34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ba38:	3b01      	subs	r3, #1
 800ba3a:	d503      	bpl.n	800ba44 <__sfp+0x28>
 800ba3c:	6833      	ldr	r3, [r6, #0]
 800ba3e:	b30b      	cbz	r3, 800ba84 <__sfp+0x68>
 800ba40:	6836      	ldr	r6, [r6, #0]
 800ba42:	e7f7      	b.n	800ba34 <__sfp+0x18>
 800ba44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ba48:	b9d5      	cbnz	r5, 800ba80 <__sfp+0x64>
 800ba4a:	4b16      	ldr	r3, [pc, #88]	; (800baa4 <__sfp+0x88>)
 800ba4c:	60e3      	str	r3, [r4, #12]
 800ba4e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ba52:	6665      	str	r5, [r4, #100]	; 0x64
 800ba54:	f000 f847 	bl	800bae6 <__retarget_lock_init_recursive>
 800ba58:	f7ff ff96 	bl	800b988 <__sfp_lock_release>
 800ba5c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ba60:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ba64:	6025      	str	r5, [r4, #0]
 800ba66:	61a5      	str	r5, [r4, #24]
 800ba68:	2208      	movs	r2, #8
 800ba6a:	4629      	mov	r1, r5
 800ba6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ba70:	f7fd fafa 	bl	8009068 <memset>
 800ba74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ba78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ba7c:	4620      	mov	r0, r4
 800ba7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba80:	3468      	adds	r4, #104	; 0x68
 800ba82:	e7d9      	b.n	800ba38 <__sfp+0x1c>
 800ba84:	2104      	movs	r1, #4
 800ba86:	4638      	mov	r0, r7
 800ba88:	f7ff ff62 	bl	800b950 <__sfmoreglue>
 800ba8c:	4604      	mov	r4, r0
 800ba8e:	6030      	str	r0, [r6, #0]
 800ba90:	2800      	cmp	r0, #0
 800ba92:	d1d5      	bne.n	800ba40 <__sfp+0x24>
 800ba94:	f7ff ff78 	bl	800b988 <__sfp_lock_release>
 800ba98:	230c      	movs	r3, #12
 800ba9a:	603b      	str	r3, [r7, #0]
 800ba9c:	e7ee      	b.n	800ba7c <__sfp+0x60>
 800ba9e:	bf00      	nop
 800baa0:	0800cd68 	.word	0x0800cd68
 800baa4:	ffff0001 	.word	0xffff0001

0800baa8 <_fwalk_reent>:
 800baa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baac:	4606      	mov	r6, r0
 800baae:	4688      	mov	r8, r1
 800bab0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bab4:	2700      	movs	r7, #0
 800bab6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800baba:	f1b9 0901 	subs.w	r9, r9, #1
 800babe:	d505      	bpl.n	800bacc <_fwalk_reent+0x24>
 800bac0:	6824      	ldr	r4, [r4, #0]
 800bac2:	2c00      	cmp	r4, #0
 800bac4:	d1f7      	bne.n	800bab6 <_fwalk_reent+0xe>
 800bac6:	4638      	mov	r0, r7
 800bac8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bacc:	89ab      	ldrh	r3, [r5, #12]
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d907      	bls.n	800bae2 <_fwalk_reent+0x3a>
 800bad2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bad6:	3301      	adds	r3, #1
 800bad8:	d003      	beq.n	800bae2 <_fwalk_reent+0x3a>
 800bada:	4629      	mov	r1, r5
 800badc:	4630      	mov	r0, r6
 800bade:	47c0      	blx	r8
 800bae0:	4307      	orrs	r7, r0
 800bae2:	3568      	adds	r5, #104	; 0x68
 800bae4:	e7e9      	b.n	800baba <_fwalk_reent+0x12>

0800bae6 <__retarget_lock_init_recursive>:
 800bae6:	4770      	bx	lr

0800bae8 <__retarget_lock_acquire_recursive>:
 800bae8:	4770      	bx	lr

0800baea <__retarget_lock_release_recursive>:
 800baea:	4770      	bx	lr

0800baec <__swhatbuf_r>:
 800baec:	b570      	push	{r4, r5, r6, lr}
 800baee:	460e      	mov	r6, r1
 800baf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baf4:	2900      	cmp	r1, #0
 800baf6:	b096      	sub	sp, #88	; 0x58
 800baf8:	4614      	mov	r4, r2
 800bafa:	461d      	mov	r5, r3
 800bafc:	da07      	bge.n	800bb0e <__swhatbuf_r+0x22>
 800bafe:	2300      	movs	r3, #0
 800bb00:	602b      	str	r3, [r5, #0]
 800bb02:	89b3      	ldrh	r3, [r6, #12]
 800bb04:	061a      	lsls	r2, r3, #24
 800bb06:	d410      	bmi.n	800bb2a <__swhatbuf_r+0x3e>
 800bb08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb0c:	e00e      	b.n	800bb2c <__swhatbuf_r+0x40>
 800bb0e:	466a      	mov	r2, sp
 800bb10:	f000 f902 	bl	800bd18 <_fstat_r>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	dbf2      	blt.n	800bafe <__swhatbuf_r+0x12>
 800bb18:	9a01      	ldr	r2, [sp, #4]
 800bb1a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bb1e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bb22:	425a      	negs	r2, r3
 800bb24:	415a      	adcs	r2, r3
 800bb26:	602a      	str	r2, [r5, #0]
 800bb28:	e7ee      	b.n	800bb08 <__swhatbuf_r+0x1c>
 800bb2a:	2340      	movs	r3, #64	; 0x40
 800bb2c:	2000      	movs	r0, #0
 800bb2e:	6023      	str	r3, [r4, #0]
 800bb30:	b016      	add	sp, #88	; 0x58
 800bb32:	bd70      	pop	{r4, r5, r6, pc}

0800bb34 <__smakebuf_r>:
 800bb34:	898b      	ldrh	r3, [r1, #12]
 800bb36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb38:	079d      	lsls	r5, r3, #30
 800bb3a:	4606      	mov	r6, r0
 800bb3c:	460c      	mov	r4, r1
 800bb3e:	d507      	bpl.n	800bb50 <__smakebuf_r+0x1c>
 800bb40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb44:	6023      	str	r3, [r4, #0]
 800bb46:	6123      	str	r3, [r4, #16]
 800bb48:	2301      	movs	r3, #1
 800bb4a:	6163      	str	r3, [r4, #20]
 800bb4c:	b002      	add	sp, #8
 800bb4e:	bd70      	pop	{r4, r5, r6, pc}
 800bb50:	ab01      	add	r3, sp, #4
 800bb52:	466a      	mov	r2, sp
 800bb54:	f7ff ffca 	bl	800baec <__swhatbuf_r>
 800bb58:	9900      	ldr	r1, [sp, #0]
 800bb5a:	4605      	mov	r5, r0
 800bb5c:	4630      	mov	r0, r6
 800bb5e:	f7ff f987 	bl	800ae70 <_malloc_r>
 800bb62:	b948      	cbnz	r0, 800bb78 <__smakebuf_r+0x44>
 800bb64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb68:	059a      	lsls	r2, r3, #22
 800bb6a:	d4ef      	bmi.n	800bb4c <__smakebuf_r+0x18>
 800bb6c:	f023 0303 	bic.w	r3, r3, #3
 800bb70:	f043 0302 	orr.w	r3, r3, #2
 800bb74:	81a3      	strh	r3, [r4, #12]
 800bb76:	e7e3      	b.n	800bb40 <__smakebuf_r+0xc>
 800bb78:	4b0d      	ldr	r3, [pc, #52]	; (800bbb0 <__smakebuf_r+0x7c>)
 800bb7a:	62b3      	str	r3, [r6, #40]	; 0x28
 800bb7c:	89a3      	ldrh	r3, [r4, #12]
 800bb7e:	6020      	str	r0, [r4, #0]
 800bb80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb84:	81a3      	strh	r3, [r4, #12]
 800bb86:	9b00      	ldr	r3, [sp, #0]
 800bb88:	6163      	str	r3, [r4, #20]
 800bb8a:	9b01      	ldr	r3, [sp, #4]
 800bb8c:	6120      	str	r0, [r4, #16]
 800bb8e:	b15b      	cbz	r3, 800bba8 <__smakebuf_r+0x74>
 800bb90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb94:	4630      	mov	r0, r6
 800bb96:	f000 f8d1 	bl	800bd3c <_isatty_r>
 800bb9a:	b128      	cbz	r0, 800bba8 <__smakebuf_r+0x74>
 800bb9c:	89a3      	ldrh	r3, [r4, #12]
 800bb9e:	f023 0303 	bic.w	r3, r3, #3
 800bba2:	f043 0301 	orr.w	r3, r3, #1
 800bba6:	81a3      	strh	r3, [r4, #12]
 800bba8:	89a0      	ldrh	r0, [r4, #12]
 800bbaa:	4305      	orrs	r5, r0
 800bbac:	81a5      	strh	r5, [r4, #12]
 800bbae:	e7cd      	b.n	800bb4c <__smakebuf_r+0x18>
 800bbb0:	0800b945 	.word	0x0800b945

0800bbb4 <_malloc_usable_size_r>:
 800bbb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbb8:	1f18      	subs	r0, r3, #4
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	bfbc      	itt	lt
 800bbbe:	580b      	ldrlt	r3, [r1, r0]
 800bbc0:	18c0      	addlt	r0, r0, r3
 800bbc2:	4770      	bx	lr

0800bbc4 <_raise_r>:
 800bbc4:	291f      	cmp	r1, #31
 800bbc6:	b538      	push	{r3, r4, r5, lr}
 800bbc8:	4604      	mov	r4, r0
 800bbca:	460d      	mov	r5, r1
 800bbcc:	d904      	bls.n	800bbd8 <_raise_r+0x14>
 800bbce:	2316      	movs	r3, #22
 800bbd0:	6003      	str	r3, [r0, #0]
 800bbd2:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd6:	bd38      	pop	{r3, r4, r5, pc}
 800bbd8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bbda:	b112      	cbz	r2, 800bbe2 <_raise_r+0x1e>
 800bbdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bbe0:	b94b      	cbnz	r3, 800bbf6 <_raise_r+0x32>
 800bbe2:	4620      	mov	r0, r4
 800bbe4:	f000 f830 	bl	800bc48 <_getpid_r>
 800bbe8:	462a      	mov	r2, r5
 800bbea:	4601      	mov	r1, r0
 800bbec:	4620      	mov	r0, r4
 800bbee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbf2:	f000 b817 	b.w	800bc24 <_kill_r>
 800bbf6:	2b01      	cmp	r3, #1
 800bbf8:	d00a      	beq.n	800bc10 <_raise_r+0x4c>
 800bbfa:	1c59      	adds	r1, r3, #1
 800bbfc:	d103      	bne.n	800bc06 <_raise_r+0x42>
 800bbfe:	2316      	movs	r3, #22
 800bc00:	6003      	str	r3, [r0, #0]
 800bc02:	2001      	movs	r0, #1
 800bc04:	e7e7      	b.n	800bbd6 <_raise_r+0x12>
 800bc06:	2400      	movs	r4, #0
 800bc08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bc0c:	4628      	mov	r0, r5
 800bc0e:	4798      	blx	r3
 800bc10:	2000      	movs	r0, #0
 800bc12:	e7e0      	b.n	800bbd6 <_raise_r+0x12>

0800bc14 <raise>:
 800bc14:	4b02      	ldr	r3, [pc, #8]	; (800bc20 <raise+0xc>)
 800bc16:	4601      	mov	r1, r0
 800bc18:	6818      	ldr	r0, [r3, #0]
 800bc1a:	f7ff bfd3 	b.w	800bbc4 <_raise_r>
 800bc1e:	bf00      	nop
 800bc20:	2000002c 	.word	0x2000002c

0800bc24 <_kill_r>:
 800bc24:	b538      	push	{r3, r4, r5, lr}
 800bc26:	4d07      	ldr	r5, [pc, #28]	; (800bc44 <_kill_r+0x20>)
 800bc28:	2300      	movs	r3, #0
 800bc2a:	4604      	mov	r4, r0
 800bc2c:	4608      	mov	r0, r1
 800bc2e:	4611      	mov	r1, r2
 800bc30:	602b      	str	r3, [r5, #0]
 800bc32:	f7f7 f83d 	bl	8002cb0 <_kill>
 800bc36:	1c43      	adds	r3, r0, #1
 800bc38:	d102      	bne.n	800bc40 <_kill_r+0x1c>
 800bc3a:	682b      	ldr	r3, [r5, #0]
 800bc3c:	b103      	cbz	r3, 800bc40 <_kill_r+0x1c>
 800bc3e:	6023      	str	r3, [r4, #0]
 800bc40:	bd38      	pop	{r3, r4, r5, pc}
 800bc42:	bf00      	nop
 800bc44:	20000860 	.word	0x20000860

0800bc48 <_getpid_r>:
 800bc48:	f7f7 b82a 	b.w	8002ca0 <_getpid>

0800bc4c <__sread>:
 800bc4c:	b510      	push	{r4, lr}
 800bc4e:	460c      	mov	r4, r1
 800bc50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc54:	f000 f894 	bl	800bd80 <_read_r>
 800bc58:	2800      	cmp	r0, #0
 800bc5a:	bfab      	itete	ge
 800bc5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc5e:	89a3      	ldrhlt	r3, [r4, #12]
 800bc60:	181b      	addge	r3, r3, r0
 800bc62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc66:	bfac      	ite	ge
 800bc68:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc6a:	81a3      	strhlt	r3, [r4, #12]
 800bc6c:	bd10      	pop	{r4, pc}

0800bc6e <__swrite>:
 800bc6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc72:	461f      	mov	r7, r3
 800bc74:	898b      	ldrh	r3, [r1, #12]
 800bc76:	05db      	lsls	r3, r3, #23
 800bc78:	4605      	mov	r5, r0
 800bc7a:	460c      	mov	r4, r1
 800bc7c:	4616      	mov	r6, r2
 800bc7e:	d505      	bpl.n	800bc8c <__swrite+0x1e>
 800bc80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc84:	2302      	movs	r3, #2
 800bc86:	2200      	movs	r2, #0
 800bc88:	f000 f868 	bl	800bd5c <_lseek_r>
 800bc8c:	89a3      	ldrh	r3, [r4, #12]
 800bc8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc96:	81a3      	strh	r3, [r4, #12]
 800bc98:	4632      	mov	r2, r6
 800bc9a:	463b      	mov	r3, r7
 800bc9c:	4628      	mov	r0, r5
 800bc9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bca2:	f000 b817 	b.w	800bcd4 <_write_r>

0800bca6 <__sseek>:
 800bca6:	b510      	push	{r4, lr}
 800bca8:	460c      	mov	r4, r1
 800bcaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcae:	f000 f855 	bl	800bd5c <_lseek_r>
 800bcb2:	1c43      	adds	r3, r0, #1
 800bcb4:	89a3      	ldrh	r3, [r4, #12]
 800bcb6:	bf15      	itete	ne
 800bcb8:	6560      	strne	r0, [r4, #84]	; 0x54
 800bcba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bcbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bcc2:	81a3      	strheq	r3, [r4, #12]
 800bcc4:	bf18      	it	ne
 800bcc6:	81a3      	strhne	r3, [r4, #12]
 800bcc8:	bd10      	pop	{r4, pc}

0800bcca <__sclose>:
 800bcca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcce:	f000 b813 	b.w	800bcf8 <_close_r>
	...

0800bcd4 <_write_r>:
 800bcd4:	b538      	push	{r3, r4, r5, lr}
 800bcd6:	4d07      	ldr	r5, [pc, #28]	; (800bcf4 <_write_r+0x20>)
 800bcd8:	4604      	mov	r4, r0
 800bcda:	4608      	mov	r0, r1
 800bcdc:	4611      	mov	r1, r2
 800bcde:	2200      	movs	r2, #0
 800bce0:	602a      	str	r2, [r5, #0]
 800bce2:	461a      	mov	r2, r3
 800bce4:	f7f7 f81b 	bl	8002d1e <_write>
 800bce8:	1c43      	adds	r3, r0, #1
 800bcea:	d102      	bne.n	800bcf2 <_write_r+0x1e>
 800bcec:	682b      	ldr	r3, [r5, #0]
 800bcee:	b103      	cbz	r3, 800bcf2 <_write_r+0x1e>
 800bcf0:	6023      	str	r3, [r4, #0]
 800bcf2:	bd38      	pop	{r3, r4, r5, pc}
 800bcf4:	20000860 	.word	0x20000860

0800bcf8 <_close_r>:
 800bcf8:	b538      	push	{r3, r4, r5, lr}
 800bcfa:	4d06      	ldr	r5, [pc, #24]	; (800bd14 <_close_r+0x1c>)
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	4604      	mov	r4, r0
 800bd00:	4608      	mov	r0, r1
 800bd02:	602b      	str	r3, [r5, #0]
 800bd04:	f7f7 f827 	bl	8002d56 <_close>
 800bd08:	1c43      	adds	r3, r0, #1
 800bd0a:	d102      	bne.n	800bd12 <_close_r+0x1a>
 800bd0c:	682b      	ldr	r3, [r5, #0]
 800bd0e:	b103      	cbz	r3, 800bd12 <_close_r+0x1a>
 800bd10:	6023      	str	r3, [r4, #0]
 800bd12:	bd38      	pop	{r3, r4, r5, pc}
 800bd14:	20000860 	.word	0x20000860

0800bd18 <_fstat_r>:
 800bd18:	b538      	push	{r3, r4, r5, lr}
 800bd1a:	4d07      	ldr	r5, [pc, #28]	; (800bd38 <_fstat_r+0x20>)
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	4604      	mov	r4, r0
 800bd20:	4608      	mov	r0, r1
 800bd22:	4611      	mov	r1, r2
 800bd24:	602b      	str	r3, [r5, #0]
 800bd26:	f7f7 f822 	bl	8002d6e <_fstat>
 800bd2a:	1c43      	adds	r3, r0, #1
 800bd2c:	d102      	bne.n	800bd34 <_fstat_r+0x1c>
 800bd2e:	682b      	ldr	r3, [r5, #0]
 800bd30:	b103      	cbz	r3, 800bd34 <_fstat_r+0x1c>
 800bd32:	6023      	str	r3, [r4, #0]
 800bd34:	bd38      	pop	{r3, r4, r5, pc}
 800bd36:	bf00      	nop
 800bd38:	20000860 	.word	0x20000860

0800bd3c <_isatty_r>:
 800bd3c:	b538      	push	{r3, r4, r5, lr}
 800bd3e:	4d06      	ldr	r5, [pc, #24]	; (800bd58 <_isatty_r+0x1c>)
 800bd40:	2300      	movs	r3, #0
 800bd42:	4604      	mov	r4, r0
 800bd44:	4608      	mov	r0, r1
 800bd46:	602b      	str	r3, [r5, #0]
 800bd48:	f7f7 f821 	bl	8002d8e <_isatty>
 800bd4c:	1c43      	adds	r3, r0, #1
 800bd4e:	d102      	bne.n	800bd56 <_isatty_r+0x1a>
 800bd50:	682b      	ldr	r3, [r5, #0]
 800bd52:	b103      	cbz	r3, 800bd56 <_isatty_r+0x1a>
 800bd54:	6023      	str	r3, [r4, #0]
 800bd56:	bd38      	pop	{r3, r4, r5, pc}
 800bd58:	20000860 	.word	0x20000860

0800bd5c <_lseek_r>:
 800bd5c:	b538      	push	{r3, r4, r5, lr}
 800bd5e:	4d07      	ldr	r5, [pc, #28]	; (800bd7c <_lseek_r+0x20>)
 800bd60:	4604      	mov	r4, r0
 800bd62:	4608      	mov	r0, r1
 800bd64:	4611      	mov	r1, r2
 800bd66:	2200      	movs	r2, #0
 800bd68:	602a      	str	r2, [r5, #0]
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	f7f7 f81a 	bl	8002da4 <_lseek>
 800bd70:	1c43      	adds	r3, r0, #1
 800bd72:	d102      	bne.n	800bd7a <_lseek_r+0x1e>
 800bd74:	682b      	ldr	r3, [r5, #0]
 800bd76:	b103      	cbz	r3, 800bd7a <_lseek_r+0x1e>
 800bd78:	6023      	str	r3, [r4, #0]
 800bd7a:	bd38      	pop	{r3, r4, r5, pc}
 800bd7c:	20000860 	.word	0x20000860

0800bd80 <_read_r>:
 800bd80:	b538      	push	{r3, r4, r5, lr}
 800bd82:	4d07      	ldr	r5, [pc, #28]	; (800bda0 <_read_r+0x20>)
 800bd84:	4604      	mov	r4, r0
 800bd86:	4608      	mov	r0, r1
 800bd88:	4611      	mov	r1, r2
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	602a      	str	r2, [r5, #0]
 800bd8e:	461a      	mov	r2, r3
 800bd90:	f7f6 ffa8 	bl	8002ce4 <_read>
 800bd94:	1c43      	adds	r3, r0, #1
 800bd96:	d102      	bne.n	800bd9e <_read_r+0x1e>
 800bd98:	682b      	ldr	r3, [r5, #0]
 800bd9a:	b103      	cbz	r3, 800bd9e <_read_r+0x1e>
 800bd9c:	6023      	str	r3, [r4, #0]
 800bd9e:	bd38      	pop	{r3, r4, r5, pc}
 800bda0:	20000860 	.word	0x20000860

0800bda4 <pow>:
 800bda4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bda8:	ec59 8b10 	vmov	r8, r9, d0
 800bdac:	ec57 6b11 	vmov	r6, r7, d1
 800bdb0:	f000 f8a6 	bl	800bf00 <__ieee754_pow>
 800bdb4:	4b4e      	ldr	r3, [pc, #312]	; (800bef0 <pow+0x14c>)
 800bdb6:	f993 3000 	ldrsb.w	r3, [r3]
 800bdba:	3301      	adds	r3, #1
 800bdbc:	ec55 4b10 	vmov	r4, r5, d0
 800bdc0:	d015      	beq.n	800bdee <pow+0x4a>
 800bdc2:	4632      	mov	r2, r6
 800bdc4:	463b      	mov	r3, r7
 800bdc6:	4630      	mov	r0, r6
 800bdc8:	4639      	mov	r1, r7
 800bdca:	f7f4 fecf 	bl	8000b6c <__aeabi_dcmpun>
 800bdce:	b970      	cbnz	r0, 800bdee <pow+0x4a>
 800bdd0:	4642      	mov	r2, r8
 800bdd2:	464b      	mov	r3, r9
 800bdd4:	4640      	mov	r0, r8
 800bdd6:	4649      	mov	r1, r9
 800bdd8:	f7f4 fec8 	bl	8000b6c <__aeabi_dcmpun>
 800bddc:	2200      	movs	r2, #0
 800bdde:	2300      	movs	r3, #0
 800bde0:	b148      	cbz	r0, 800bdf6 <pow+0x52>
 800bde2:	4630      	mov	r0, r6
 800bde4:	4639      	mov	r1, r7
 800bde6:	f7f4 fe8f 	bl	8000b08 <__aeabi_dcmpeq>
 800bdea:	2800      	cmp	r0, #0
 800bdec:	d17d      	bne.n	800beea <pow+0x146>
 800bdee:	ec45 4b10 	vmov	d0, r4, r5
 800bdf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdf6:	4640      	mov	r0, r8
 800bdf8:	4649      	mov	r1, r9
 800bdfa:	f7f4 fe85 	bl	8000b08 <__aeabi_dcmpeq>
 800bdfe:	b1e0      	cbz	r0, 800be3a <pow+0x96>
 800be00:	2200      	movs	r2, #0
 800be02:	2300      	movs	r3, #0
 800be04:	4630      	mov	r0, r6
 800be06:	4639      	mov	r1, r7
 800be08:	f7f4 fe7e 	bl	8000b08 <__aeabi_dcmpeq>
 800be0c:	2800      	cmp	r0, #0
 800be0e:	d16c      	bne.n	800beea <pow+0x146>
 800be10:	ec47 6b10 	vmov	d0, r6, r7
 800be14:	f000 fe53 	bl	800cabe <finite>
 800be18:	2800      	cmp	r0, #0
 800be1a:	d0e8      	beq.n	800bdee <pow+0x4a>
 800be1c:	2200      	movs	r2, #0
 800be1e:	2300      	movs	r3, #0
 800be20:	4630      	mov	r0, r6
 800be22:	4639      	mov	r1, r7
 800be24:	f7f4 fe7a 	bl	8000b1c <__aeabi_dcmplt>
 800be28:	2800      	cmp	r0, #0
 800be2a:	d0e0      	beq.n	800bdee <pow+0x4a>
 800be2c:	f7fd f8f2 	bl	8009014 <__errno>
 800be30:	2321      	movs	r3, #33	; 0x21
 800be32:	6003      	str	r3, [r0, #0]
 800be34:	2400      	movs	r4, #0
 800be36:	4d2f      	ldr	r5, [pc, #188]	; (800bef4 <pow+0x150>)
 800be38:	e7d9      	b.n	800bdee <pow+0x4a>
 800be3a:	ec45 4b10 	vmov	d0, r4, r5
 800be3e:	f000 fe3e 	bl	800cabe <finite>
 800be42:	bbb8      	cbnz	r0, 800beb4 <pow+0x110>
 800be44:	ec49 8b10 	vmov	d0, r8, r9
 800be48:	f000 fe39 	bl	800cabe <finite>
 800be4c:	b390      	cbz	r0, 800beb4 <pow+0x110>
 800be4e:	ec47 6b10 	vmov	d0, r6, r7
 800be52:	f000 fe34 	bl	800cabe <finite>
 800be56:	b368      	cbz	r0, 800beb4 <pow+0x110>
 800be58:	4622      	mov	r2, r4
 800be5a:	462b      	mov	r3, r5
 800be5c:	4620      	mov	r0, r4
 800be5e:	4629      	mov	r1, r5
 800be60:	f7f4 fe84 	bl	8000b6c <__aeabi_dcmpun>
 800be64:	b160      	cbz	r0, 800be80 <pow+0xdc>
 800be66:	f7fd f8d5 	bl	8009014 <__errno>
 800be6a:	2321      	movs	r3, #33	; 0x21
 800be6c:	6003      	str	r3, [r0, #0]
 800be6e:	2200      	movs	r2, #0
 800be70:	2300      	movs	r3, #0
 800be72:	4610      	mov	r0, r2
 800be74:	4619      	mov	r1, r3
 800be76:	f7f4 fd09 	bl	800088c <__aeabi_ddiv>
 800be7a:	4604      	mov	r4, r0
 800be7c:	460d      	mov	r5, r1
 800be7e:	e7b6      	b.n	800bdee <pow+0x4a>
 800be80:	f7fd f8c8 	bl	8009014 <__errno>
 800be84:	2322      	movs	r3, #34	; 0x22
 800be86:	6003      	str	r3, [r0, #0]
 800be88:	2200      	movs	r2, #0
 800be8a:	2300      	movs	r3, #0
 800be8c:	4640      	mov	r0, r8
 800be8e:	4649      	mov	r1, r9
 800be90:	f7f4 fe44 	bl	8000b1c <__aeabi_dcmplt>
 800be94:	2400      	movs	r4, #0
 800be96:	b158      	cbz	r0, 800beb0 <pow+0x10c>
 800be98:	ec47 6b10 	vmov	d0, r6, r7
 800be9c:	f000 fe24 	bl	800cae8 <rint>
 800bea0:	4632      	mov	r2, r6
 800bea2:	ec51 0b10 	vmov	r0, r1, d0
 800bea6:	463b      	mov	r3, r7
 800bea8:	f7f4 fe2e 	bl	8000b08 <__aeabi_dcmpeq>
 800beac:	2800      	cmp	r0, #0
 800beae:	d0c2      	beq.n	800be36 <pow+0x92>
 800beb0:	4d11      	ldr	r5, [pc, #68]	; (800bef8 <pow+0x154>)
 800beb2:	e79c      	b.n	800bdee <pow+0x4a>
 800beb4:	2200      	movs	r2, #0
 800beb6:	2300      	movs	r3, #0
 800beb8:	4620      	mov	r0, r4
 800beba:	4629      	mov	r1, r5
 800bebc:	f7f4 fe24 	bl	8000b08 <__aeabi_dcmpeq>
 800bec0:	2800      	cmp	r0, #0
 800bec2:	d094      	beq.n	800bdee <pow+0x4a>
 800bec4:	ec49 8b10 	vmov	d0, r8, r9
 800bec8:	f000 fdf9 	bl	800cabe <finite>
 800becc:	2800      	cmp	r0, #0
 800bece:	d08e      	beq.n	800bdee <pow+0x4a>
 800bed0:	ec47 6b10 	vmov	d0, r6, r7
 800bed4:	f000 fdf3 	bl	800cabe <finite>
 800bed8:	2800      	cmp	r0, #0
 800beda:	d088      	beq.n	800bdee <pow+0x4a>
 800bedc:	f7fd f89a 	bl	8009014 <__errno>
 800bee0:	2322      	movs	r3, #34	; 0x22
 800bee2:	6003      	str	r3, [r0, #0]
 800bee4:	2400      	movs	r4, #0
 800bee6:	2500      	movs	r5, #0
 800bee8:	e781      	b.n	800bdee <pow+0x4a>
 800beea:	4d04      	ldr	r5, [pc, #16]	; (800befc <pow+0x158>)
 800beec:	2400      	movs	r4, #0
 800beee:	e77e      	b.n	800bdee <pow+0x4a>
 800bef0:	200001fc 	.word	0x200001fc
 800bef4:	fff00000 	.word	0xfff00000
 800bef8:	7ff00000 	.word	0x7ff00000
 800befc:	3ff00000 	.word	0x3ff00000

0800bf00 <__ieee754_pow>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	ed2d 8b06 	vpush	{d8-d10}
 800bf08:	b08d      	sub	sp, #52	; 0x34
 800bf0a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800bf0e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800bf12:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800bf16:	ea56 0100 	orrs.w	r1, r6, r0
 800bf1a:	ec53 2b10 	vmov	r2, r3, d0
 800bf1e:	f000 84d1 	beq.w	800c8c4 <__ieee754_pow+0x9c4>
 800bf22:	497f      	ldr	r1, [pc, #508]	; (800c120 <__ieee754_pow+0x220>)
 800bf24:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800bf28:	428c      	cmp	r4, r1
 800bf2a:	ee10 8a10 	vmov	r8, s0
 800bf2e:	4699      	mov	r9, r3
 800bf30:	dc09      	bgt.n	800bf46 <__ieee754_pow+0x46>
 800bf32:	d103      	bne.n	800bf3c <__ieee754_pow+0x3c>
 800bf34:	b97a      	cbnz	r2, 800bf56 <__ieee754_pow+0x56>
 800bf36:	42a6      	cmp	r6, r4
 800bf38:	dd02      	ble.n	800bf40 <__ieee754_pow+0x40>
 800bf3a:	e00c      	b.n	800bf56 <__ieee754_pow+0x56>
 800bf3c:	428e      	cmp	r6, r1
 800bf3e:	dc02      	bgt.n	800bf46 <__ieee754_pow+0x46>
 800bf40:	428e      	cmp	r6, r1
 800bf42:	d110      	bne.n	800bf66 <__ieee754_pow+0x66>
 800bf44:	b178      	cbz	r0, 800bf66 <__ieee754_pow+0x66>
 800bf46:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800bf4a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bf4e:	ea54 0308 	orrs.w	r3, r4, r8
 800bf52:	f000 84b7 	beq.w	800c8c4 <__ieee754_pow+0x9c4>
 800bf56:	4873      	ldr	r0, [pc, #460]	; (800c124 <__ieee754_pow+0x224>)
 800bf58:	b00d      	add	sp, #52	; 0x34
 800bf5a:	ecbd 8b06 	vpop	{d8-d10}
 800bf5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf62:	f000 bdb9 	b.w	800cad8 <nan>
 800bf66:	f1b9 0f00 	cmp.w	r9, #0
 800bf6a:	da36      	bge.n	800bfda <__ieee754_pow+0xda>
 800bf6c:	496e      	ldr	r1, [pc, #440]	; (800c128 <__ieee754_pow+0x228>)
 800bf6e:	428e      	cmp	r6, r1
 800bf70:	dc51      	bgt.n	800c016 <__ieee754_pow+0x116>
 800bf72:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800bf76:	428e      	cmp	r6, r1
 800bf78:	f340 84af 	ble.w	800c8da <__ieee754_pow+0x9da>
 800bf7c:	1531      	asrs	r1, r6, #20
 800bf7e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800bf82:	2914      	cmp	r1, #20
 800bf84:	dd0f      	ble.n	800bfa6 <__ieee754_pow+0xa6>
 800bf86:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800bf8a:	fa20 fc01 	lsr.w	ip, r0, r1
 800bf8e:	fa0c f101 	lsl.w	r1, ip, r1
 800bf92:	4281      	cmp	r1, r0
 800bf94:	f040 84a1 	bne.w	800c8da <__ieee754_pow+0x9da>
 800bf98:	f00c 0c01 	and.w	ip, ip, #1
 800bf9c:	f1cc 0102 	rsb	r1, ip, #2
 800bfa0:	9100      	str	r1, [sp, #0]
 800bfa2:	b180      	cbz	r0, 800bfc6 <__ieee754_pow+0xc6>
 800bfa4:	e059      	b.n	800c05a <__ieee754_pow+0x15a>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	d155      	bne.n	800c056 <__ieee754_pow+0x156>
 800bfaa:	f1c1 0114 	rsb	r1, r1, #20
 800bfae:	fa46 fc01 	asr.w	ip, r6, r1
 800bfb2:	fa0c f101 	lsl.w	r1, ip, r1
 800bfb6:	42b1      	cmp	r1, r6
 800bfb8:	f040 848c 	bne.w	800c8d4 <__ieee754_pow+0x9d4>
 800bfbc:	f00c 0c01 	and.w	ip, ip, #1
 800bfc0:	f1cc 0102 	rsb	r1, ip, #2
 800bfc4:	9100      	str	r1, [sp, #0]
 800bfc6:	4959      	ldr	r1, [pc, #356]	; (800c12c <__ieee754_pow+0x22c>)
 800bfc8:	428e      	cmp	r6, r1
 800bfca:	d12d      	bne.n	800c028 <__ieee754_pow+0x128>
 800bfcc:	2f00      	cmp	r7, #0
 800bfce:	da79      	bge.n	800c0c4 <__ieee754_pow+0x1c4>
 800bfd0:	4956      	ldr	r1, [pc, #344]	; (800c12c <__ieee754_pow+0x22c>)
 800bfd2:	2000      	movs	r0, #0
 800bfd4:	f7f4 fc5a 	bl	800088c <__aeabi_ddiv>
 800bfd8:	e016      	b.n	800c008 <__ieee754_pow+0x108>
 800bfda:	2100      	movs	r1, #0
 800bfdc:	9100      	str	r1, [sp, #0]
 800bfde:	2800      	cmp	r0, #0
 800bfe0:	d13b      	bne.n	800c05a <__ieee754_pow+0x15a>
 800bfe2:	494f      	ldr	r1, [pc, #316]	; (800c120 <__ieee754_pow+0x220>)
 800bfe4:	428e      	cmp	r6, r1
 800bfe6:	d1ee      	bne.n	800bfc6 <__ieee754_pow+0xc6>
 800bfe8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800bfec:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bff0:	ea53 0308 	orrs.w	r3, r3, r8
 800bff4:	f000 8466 	beq.w	800c8c4 <__ieee754_pow+0x9c4>
 800bff8:	4b4d      	ldr	r3, [pc, #308]	; (800c130 <__ieee754_pow+0x230>)
 800bffa:	429c      	cmp	r4, r3
 800bffc:	dd0d      	ble.n	800c01a <__ieee754_pow+0x11a>
 800bffe:	2f00      	cmp	r7, #0
 800c000:	f280 8464 	bge.w	800c8cc <__ieee754_pow+0x9cc>
 800c004:	2000      	movs	r0, #0
 800c006:	2100      	movs	r1, #0
 800c008:	ec41 0b10 	vmov	d0, r0, r1
 800c00c:	b00d      	add	sp, #52	; 0x34
 800c00e:	ecbd 8b06 	vpop	{d8-d10}
 800c012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c016:	2102      	movs	r1, #2
 800c018:	e7e0      	b.n	800bfdc <__ieee754_pow+0xdc>
 800c01a:	2f00      	cmp	r7, #0
 800c01c:	daf2      	bge.n	800c004 <__ieee754_pow+0x104>
 800c01e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800c022:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c026:	e7ef      	b.n	800c008 <__ieee754_pow+0x108>
 800c028:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800c02c:	d104      	bne.n	800c038 <__ieee754_pow+0x138>
 800c02e:	4610      	mov	r0, r2
 800c030:	4619      	mov	r1, r3
 800c032:	f7f4 fb01 	bl	8000638 <__aeabi_dmul>
 800c036:	e7e7      	b.n	800c008 <__ieee754_pow+0x108>
 800c038:	493e      	ldr	r1, [pc, #248]	; (800c134 <__ieee754_pow+0x234>)
 800c03a:	428f      	cmp	r7, r1
 800c03c:	d10d      	bne.n	800c05a <__ieee754_pow+0x15a>
 800c03e:	f1b9 0f00 	cmp.w	r9, #0
 800c042:	db0a      	blt.n	800c05a <__ieee754_pow+0x15a>
 800c044:	ec43 2b10 	vmov	d0, r2, r3
 800c048:	b00d      	add	sp, #52	; 0x34
 800c04a:	ecbd 8b06 	vpop	{d8-d10}
 800c04e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c052:	f000 bc77 	b.w	800c944 <__ieee754_sqrt>
 800c056:	2100      	movs	r1, #0
 800c058:	9100      	str	r1, [sp, #0]
 800c05a:	ec43 2b10 	vmov	d0, r2, r3
 800c05e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c062:	f000 fd23 	bl	800caac <fabs>
 800c066:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c06a:	ec51 0b10 	vmov	r0, r1, d0
 800c06e:	f1b8 0f00 	cmp.w	r8, #0
 800c072:	d12a      	bne.n	800c0ca <__ieee754_pow+0x1ca>
 800c074:	b12c      	cbz	r4, 800c082 <__ieee754_pow+0x182>
 800c076:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800c12c <__ieee754_pow+0x22c>
 800c07a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800c07e:	45e6      	cmp	lr, ip
 800c080:	d123      	bne.n	800c0ca <__ieee754_pow+0x1ca>
 800c082:	2f00      	cmp	r7, #0
 800c084:	da05      	bge.n	800c092 <__ieee754_pow+0x192>
 800c086:	4602      	mov	r2, r0
 800c088:	460b      	mov	r3, r1
 800c08a:	2000      	movs	r0, #0
 800c08c:	4927      	ldr	r1, [pc, #156]	; (800c12c <__ieee754_pow+0x22c>)
 800c08e:	f7f4 fbfd 	bl	800088c <__aeabi_ddiv>
 800c092:	f1b9 0f00 	cmp.w	r9, #0
 800c096:	dab7      	bge.n	800c008 <__ieee754_pow+0x108>
 800c098:	9b00      	ldr	r3, [sp, #0]
 800c09a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c09e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c0a2:	4323      	orrs	r3, r4
 800c0a4:	d108      	bne.n	800c0b8 <__ieee754_pow+0x1b8>
 800c0a6:	4602      	mov	r2, r0
 800c0a8:	460b      	mov	r3, r1
 800c0aa:	4610      	mov	r0, r2
 800c0ac:	4619      	mov	r1, r3
 800c0ae:	f7f4 f90b 	bl	80002c8 <__aeabi_dsub>
 800c0b2:	4602      	mov	r2, r0
 800c0b4:	460b      	mov	r3, r1
 800c0b6:	e78d      	b.n	800bfd4 <__ieee754_pow+0xd4>
 800c0b8:	9b00      	ldr	r3, [sp, #0]
 800c0ba:	2b01      	cmp	r3, #1
 800c0bc:	d1a4      	bne.n	800c008 <__ieee754_pow+0x108>
 800c0be:	4602      	mov	r2, r0
 800c0c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0c4:	4610      	mov	r0, r2
 800c0c6:	4619      	mov	r1, r3
 800c0c8:	e79e      	b.n	800c008 <__ieee754_pow+0x108>
 800c0ca:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800c0ce:	f10c 35ff 	add.w	r5, ip, #4294967295
 800c0d2:	950a      	str	r5, [sp, #40]	; 0x28
 800c0d4:	9d00      	ldr	r5, [sp, #0]
 800c0d6:	46ac      	mov	ip, r5
 800c0d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800c0da:	ea5c 0505 	orrs.w	r5, ip, r5
 800c0de:	d0e4      	beq.n	800c0aa <__ieee754_pow+0x1aa>
 800c0e0:	4b15      	ldr	r3, [pc, #84]	; (800c138 <__ieee754_pow+0x238>)
 800c0e2:	429e      	cmp	r6, r3
 800c0e4:	f340 80fc 	ble.w	800c2e0 <__ieee754_pow+0x3e0>
 800c0e8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c0ec:	429e      	cmp	r6, r3
 800c0ee:	4b10      	ldr	r3, [pc, #64]	; (800c130 <__ieee754_pow+0x230>)
 800c0f0:	dd07      	ble.n	800c102 <__ieee754_pow+0x202>
 800c0f2:	429c      	cmp	r4, r3
 800c0f4:	dc0a      	bgt.n	800c10c <__ieee754_pow+0x20c>
 800c0f6:	2f00      	cmp	r7, #0
 800c0f8:	da84      	bge.n	800c004 <__ieee754_pow+0x104>
 800c0fa:	a307      	add	r3, pc, #28	; (adr r3, 800c118 <__ieee754_pow+0x218>)
 800c0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c100:	e795      	b.n	800c02e <__ieee754_pow+0x12e>
 800c102:	429c      	cmp	r4, r3
 800c104:	dbf7      	blt.n	800c0f6 <__ieee754_pow+0x1f6>
 800c106:	4b09      	ldr	r3, [pc, #36]	; (800c12c <__ieee754_pow+0x22c>)
 800c108:	429c      	cmp	r4, r3
 800c10a:	dd17      	ble.n	800c13c <__ieee754_pow+0x23c>
 800c10c:	2f00      	cmp	r7, #0
 800c10e:	dcf4      	bgt.n	800c0fa <__ieee754_pow+0x1fa>
 800c110:	e778      	b.n	800c004 <__ieee754_pow+0x104>
 800c112:	bf00      	nop
 800c114:	f3af 8000 	nop.w
 800c118:	8800759c 	.word	0x8800759c
 800c11c:	7e37e43c 	.word	0x7e37e43c
 800c120:	7ff00000 	.word	0x7ff00000
 800c124:	0800cfe0 	.word	0x0800cfe0
 800c128:	433fffff 	.word	0x433fffff
 800c12c:	3ff00000 	.word	0x3ff00000
 800c130:	3fefffff 	.word	0x3fefffff
 800c134:	3fe00000 	.word	0x3fe00000
 800c138:	41e00000 	.word	0x41e00000
 800c13c:	4b64      	ldr	r3, [pc, #400]	; (800c2d0 <__ieee754_pow+0x3d0>)
 800c13e:	2200      	movs	r2, #0
 800c140:	f7f4 f8c2 	bl	80002c8 <__aeabi_dsub>
 800c144:	a356      	add	r3, pc, #344	; (adr r3, 800c2a0 <__ieee754_pow+0x3a0>)
 800c146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c14a:	4604      	mov	r4, r0
 800c14c:	460d      	mov	r5, r1
 800c14e:	f7f4 fa73 	bl	8000638 <__aeabi_dmul>
 800c152:	a355      	add	r3, pc, #340	; (adr r3, 800c2a8 <__ieee754_pow+0x3a8>)
 800c154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c158:	4606      	mov	r6, r0
 800c15a:	460f      	mov	r7, r1
 800c15c:	4620      	mov	r0, r4
 800c15e:	4629      	mov	r1, r5
 800c160:	f7f4 fa6a 	bl	8000638 <__aeabi_dmul>
 800c164:	4b5b      	ldr	r3, [pc, #364]	; (800c2d4 <__ieee754_pow+0x3d4>)
 800c166:	4682      	mov	sl, r0
 800c168:	468b      	mov	fp, r1
 800c16a:	2200      	movs	r2, #0
 800c16c:	4620      	mov	r0, r4
 800c16e:	4629      	mov	r1, r5
 800c170:	f7f4 fa62 	bl	8000638 <__aeabi_dmul>
 800c174:	4602      	mov	r2, r0
 800c176:	460b      	mov	r3, r1
 800c178:	a14d      	add	r1, pc, #308	; (adr r1, 800c2b0 <__ieee754_pow+0x3b0>)
 800c17a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c17e:	f7f4 f8a3 	bl	80002c8 <__aeabi_dsub>
 800c182:	4622      	mov	r2, r4
 800c184:	462b      	mov	r3, r5
 800c186:	f7f4 fa57 	bl	8000638 <__aeabi_dmul>
 800c18a:	4602      	mov	r2, r0
 800c18c:	460b      	mov	r3, r1
 800c18e:	2000      	movs	r0, #0
 800c190:	4951      	ldr	r1, [pc, #324]	; (800c2d8 <__ieee754_pow+0x3d8>)
 800c192:	f7f4 f899 	bl	80002c8 <__aeabi_dsub>
 800c196:	4622      	mov	r2, r4
 800c198:	4680      	mov	r8, r0
 800c19a:	4689      	mov	r9, r1
 800c19c:	462b      	mov	r3, r5
 800c19e:	4620      	mov	r0, r4
 800c1a0:	4629      	mov	r1, r5
 800c1a2:	f7f4 fa49 	bl	8000638 <__aeabi_dmul>
 800c1a6:	4602      	mov	r2, r0
 800c1a8:	460b      	mov	r3, r1
 800c1aa:	4640      	mov	r0, r8
 800c1ac:	4649      	mov	r1, r9
 800c1ae:	f7f4 fa43 	bl	8000638 <__aeabi_dmul>
 800c1b2:	a341      	add	r3, pc, #260	; (adr r3, 800c2b8 <__ieee754_pow+0x3b8>)
 800c1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b8:	f7f4 fa3e 	bl	8000638 <__aeabi_dmul>
 800c1bc:	4602      	mov	r2, r0
 800c1be:	460b      	mov	r3, r1
 800c1c0:	4650      	mov	r0, sl
 800c1c2:	4659      	mov	r1, fp
 800c1c4:	f7f4 f880 	bl	80002c8 <__aeabi_dsub>
 800c1c8:	4602      	mov	r2, r0
 800c1ca:	460b      	mov	r3, r1
 800c1cc:	4680      	mov	r8, r0
 800c1ce:	4689      	mov	r9, r1
 800c1d0:	4630      	mov	r0, r6
 800c1d2:	4639      	mov	r1, r7
 800c1d4:	f7f4 f87a 	bl	80002cc <__adddf3>
 800c1d8:	2400      	movs	r4, #0
 800c1da:	4632      	mov	r2, r6
 800c1dc:	463b      	mov	r3, r7
 800c1de:	4620      	mov	r0, r4
 800c1e0:	460d      	mov	r5, r1
 800c1e2:	f7f4 f871 	bl	80002c8 <__aeabi_dsub>
 800c1e6:	4602      	mov	r2, r0
 800c1e8:	460b      	mov	r3, r1
 800c1ea:	4640      	mov	r0, r8
 800c1ec:	4649      	mov	r1, r9
 800c1ee:	f7f4 f86b 	bl	80002c8 <__aeabi_dsub>
 800c1f2:	9b00      	ldr	r3, [sp, #0]
 800c1f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1f6:	3b01      	subs	r3, #1
 800c1f8:	4313      	orrs	r3, r2
 800c1fa:	4682      	mov	sl, r0
 800c1fc:	468b      	mov	fp, r1
 800c1fe:	f040 81f1 	bne.w	800c5e4 <__ieee754_pow+0x6e4>
 800c202:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800c2c0 <__ieee754_pow+0x3c0>
 800c206:	eeb0 8a47 	vmov.f32	s16, s14
 800c20a:	eef0 8a67 	vmov.f32	s17, s15
 800c20e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c212:	2600      	movs	r6, #0
 800c214:	4632      	mov	r2, r6
 800c216:	463b      	mov	r3, r7
 800c218:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c21c:	f7f4 f854 	bl	80002c8 <__aeabi_dsub>
 800c220:	4622      	mov	r2, r4
 800c222:	462b      	mov	r3, r5
 800c224:	f7f4 fa08 	bl	8000638 <__aeabi_dmul>
 800c228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c22c:	4680      	mov	r8, r0
 800c22e:	4689      	mov	r9, r1
 800c230:	4650      	mov	r0, sl
 800c232:	4659      	mov	r1, fp
 800c234:	f7f4 fa00 	bl	8000638 <__aeabi_dmul>
 800c238:	4602      	mov	r2, r0
 800c23a:	460b      	mov	r3, r1
 800c23c:	4640      	mov	r0, r8
 800c23e:	4649      	mov	r1, r9
 800c240:	f7f4 f844 	bl	80002cc <__adddf3>
 800c244:	4632      	mov	r2, r6
 800c246:	463b      	mov	r3, r7
 800c248:	4680      	mov	r8, r0
 800c24a:	4689      	mov	r9, r1
 800c24c:	4620      	mov	r0, r4
 800c24e:	4629      	mov	r1, r5
 800c250:	f7f4 f9f2 	bl	8000638 <__aeabi_dmul>
 800c254:	460b      	mov	r3, r1
 800c256:	4604      	mov	r4, r0
 800c258:	460d      	mov	r5, r1
 800c25a:	4602      	mov	r2, r0
 800c25c:	4649      	mov	r1, r9
 800c25e:	4640      	mov	r0, r8
 800c260:	f7f4 f834 	bl	80002cc <__adddf3>
 800c264:	4b1d      	ldr	r3, [pc, #116]	; (800c2dc <__ieee754_pow+0x3dc>)
 800c266:	4299      	cmp	r1, r3
 800c268:	ec45 4b19 	vmov	d9, r4, r5
 800c26c:	4606      	mov	r6, r0
 800c26e:	460f      	mov	r7, r1
 800c270:	468b      	mov	fp, r1
 800c272:	f340 82fe 	ble.w	800c872 <__ieee754_pow+0x972>
 800c276:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c27a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c27e:	4303      	orrs	r3, r0
 800c280:	f000 81f0 	beq.w	800c664 <__ieee754_pow+0x764>
 800c284:	a310      	add	r3, pc, #64	; (adr r3, 800c2c8 <__ieee754_pow+0x3c8>)
 800c286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c28a:	ec51 0b18 	vmov	r0, r1, d8
 800c28e:	f7f4 f9d3 	bl	8000638 <__aeabi_dmul>
 800c292:	a30d      	add	r3, pc, #52	; (adr r3, 800c2c8 <__ieee754_pow+0x3c8>)
 800c294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c298:	e6cb      	b.n	800c032 <__ieee754_pow+0x132>
 800c29a:	bf00      	nop
 800c29c:	f3af 8000 	nop.w
 800c2a0:	60000000 	.word	0x60000000
 800c2a4:	3ff71547 	.word	0x3ff71547
 800c2a8:	f85ddf44 	.word	0xf85ddf44
 800c2ac:	3e54ae0b 	.word	0x3e54ae0b
 800c2b0:	55555555 	.word	0x55555555
 800c2b4:	3fd55555 	.word	0x3fd55555
 800c2b8:	652b82fe 	.word	0x652b82fe
 800c2bc:	3ff71547 	.word	0x3ff71547
 800c2c0:	00000000 	.word	0x00000000
 800c2c4:	bff00000 	.word	0xbff00000
 800c2c8:	8800759c 	.word	0x8800759c
 800c2cc:	7e37e43c 	.word	0x7e37e43c
 800c2d0:	3ff00000 	.word	0x3ff00000
 800c2d4:	3fd00000 	.word	0x3fd00000
 800c2d8:	3fe00000 	.word	0x3fe00000
 800c2dc:	408fffff 	.word	0x408fffff
 800c2e0:	4bd7      	ldr	r3, [pc, #860]	; (800c640 <__ieee754_pow+0x740>)
 800c2e2:	ea03 0309 	and.w	r3, r3, r9
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	b92b      	cbnz	r3, 800c2f6 <__ieee754_pow+0x3f6>
 800c2ea:	4bd6      	ldr	r3, [pc, #856]	; (800c644 <__ieee754_pow+0x744>)
 800c2ec:	f7f4 f9a4 	bl	8000638 <__aeabi_dmul>
 800c2f0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c2f4:	460c      	mov	r4, r1
 800c2f6:	1523      	asrs	r3, r4, #20
 800c2f8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c2fc:	4413      	add	r3, r2
 800c2fe:	9309      	str	r3, [sp, #36]	; 0x24
 800c300:	4bd1      	ldr	r3, [pc, #836]	; (800c648 <__ieee754_pow+0x748>)
 800c302:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c306:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c30a:	429c      	cmp	r4, r3
 800c30c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c310:	dd08      	ble.n	800c324 <__ieee754_pow+0x424>
 800c312:	4bce      	ldr	r3, [pc, #824]	; (800c64c <__ieee754_pow+0x74c>)
 800c314:	429c      	cmp	r4, r3
 800c316:	f340 8163 	ble.w	800c5e0 <__ieee754_pow+0x6e0>
 800c31a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c31c:	3301      	adds	r3, #1
 800c31e:	9309      	str	r3, [sp, #36]	; 0x24
 800c320:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c324:	2400      	movs	r4, #0
 800c326:	00e3      	lsls	r3, r4, #3
 800c328:	930b      	str	r3, [sp, #44]	; 0x2c
 800c32a:	4bc9      	ldr	r3, [pc, #804]	; (800c650 <__ieee754_pow+0x750>)
 800c32c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c330:	ed93 7b00 	vldr	d7, [r3]
 800c334:	4629      	mov	r1, r5
 800c336:	ec53 2b17 	vmov	r2, r3, d7
 800c33a:	eeb0 8a47 	vmov.f32	s16, s14
 800c33e:	eef0 8a67 	vmov.f32	s17, s15
 800c342:	4682      	mov	sl, r0
 800c344:	f7f3 ffc0 	bl	80002c8 <__aeabi_dsub>
 800c348:	4652      	mov	r2, sl
 800c34a:	4606      	mov	r6, r0
 800c34c:	460f      	mov	r7, r1
 800c34e:	462b      	mov	r3, r5
 800c350:	ec51 0b18 	vmov	r0, r1, d8
 800c354:	f7f3 ffba 	bl	80002cc <__adddf3>
 800c358:	4602      	mov	r2, r0
 800c35a:	460b      	mov	r3, r1
 800c35c:	2000      	movs	r0, #0
 800c35e:	49bd      	ldr	r1, [pc, #756]	; (800c654 <__ieee754_pow+0x754>)
 800c360:	f7f4 fa94 	bl	800088c <__aeabi_ddiv>
 800c364:	ec41 0b19 	vmov	d9, r0, r1
 800c368:	4602      	mov	r2, r0
 800c36a:	460b      	mov	r3, r1
 800c36c:	4630      	mov	r0, r6
 800c36e:	4639      	mov	r1, r7
 800c370:	f7f4 f962 	bl	8000638 <__aeabi_dmul>
 800c374:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c378:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c37c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c380:	2300      	movs	r3, #0
 800c382:	9304      	str	r3, [sp, #16]
 800c384:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c388:	46ab      	mov	fp, r5
 800c38a:	106d      	asrs	r5, r5, #1
 800c38c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c390:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c394:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c398:	2200      	movs	r2, #0
 800c39a:	4640      	mov	r0, r8
 800c39c:	4649      	mov	r1, r9
 800c39e:	4614      	mov	r4, r2
 800c3a0:	461d      	mov	r5, r3
 800c3a2:	f7f4 f949 	bl	8000638 <__aeabi_dmul>
 800c3a6:	4602      	mov	r2, r0
 800c3a8:	460b      	mov	r3, r1
 800c3aa:	4630      	mov	r0, r6
 800c3ac:	4639      	mov	r1, r7
 800c3ae:	f7f3 ff8b 	bl	80002c8 <__aeabi_dsub>
 800c3b2:	ec53 2b18 	vmov	r2, r3, d8
 800c3b6:	4606      	mov	r6, r0
 800c3b8:	460f      	mov	r7, r1
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	4629      	mov	r1, r5
 800c3be:	f7f3 ff83 	bl	80002c8 <__aeabi_dsub>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	460b      	mov	r3, r1
 800c3c6:	4650      	mov	r0, sl
 800c3c8:	4659      	mov	r1, fp
 800c3ca:	f7f3 ff7d 	bl	80002c8 <__aeabi_dsub>
 800c3ce:	4642      	mov	r2, r8
 800c3d0:	464b      	mov	r3, r9
 800c3d2:	f7f4 f931 	bl	8000638 <__aeabi_dmul>
 800c3d6:	4602      	mov	r2, r0
 800c3d8:	460b      	mov	r3, r1
 800c3da:	4630      	mov	r0, r6
 800c3dc:	4639      	mov	r1, r7
 800c3de:	f7f3 ff73 	bl	80002c8 <__aeabi_dsub>
 800c3e2:	ec53 2b19 	vmov	r2, r3, d9
 800c3e6:	f7f4 f927 	bl	8000638 <__aeabi_dmul>
 800c3ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c3ee:	ec41 0b18 	vmov	d8, r0, r1
 800c3f2:	4610      	mov	r0, r2
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	f7f4 f91f 	bl	8000638 <__aeabi_dmul>
 800c3fa:	a37d      	add	r3, pc, #500	; (adr r3, 800c5f0 <__ieee754_pow+0x6f0>)
 800c3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c400:	4604      	mov	r4, r0
 800c402:	460d      	mov	r5, r1
 800c404:	f7f4 f918 	bl	8000638 <__aeabi_dmul>
 800c408:	a37b      	add	r3, pc, #492	; (adr r3, 800c5f8 <__ieee754_pow+0x6f8>)
 800c40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40e:	f7f3 ff5d 	bl	80002cc <__adddf3>
 800c412:	4622      	mov	r2, r4
 800c414:	462b      	mov	r3, r5
 800c416:	f7f4 f90f 	bl	8000638 <__aeabi_dmul>
 800c41a:	a379      	add	r3, pc, #484	; (adr r3, 800c600 <__ieee754_pow+0x700>)
 800c41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c420:	f7f3 ff54 	bl	80002cc <__adddf3>
 800c424:	4622      	mov	r2, r4
 800c426:	462b      	mov	r3, r5
 800c428:	f7f4 f906 	bl	8000638 <__aeabi_dmul>
 800c42c:	a376      	add	r3, pc, #472	; (adr r3, 800c608 <__ieee754_pow+0x708>)
 800c42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c432:	f7f3 ff4b 	bl	80002cc <__adddf3>
 800c436:	4622      	mov	r2, r4
 800c438:	462b      	mov	r3, r5
 800c43a:	f7f4 f8fd 	bl	8000638 <__aeabi_dmul>
 800c43e:	a374      	add	r3, pc, #464	; (adr r3, 800c610 <__ieee754_pow+0x710>)
 800c440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c444:	f7f3 ff42 	bl	80002cc <__adddf3>
 800c448:	4622      	mov	r2, r4
 800c44a:	462b      	mov	r3, r5
 800c44c:	f7f4 f8f4 	bl	8000638 <__aeabi_dmul>
 800c450:	a371      	add	r3, pc, #452	; (adr r3, 800c618 <__ieee754_pow+0x718>)
 800c452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c456:	f7f3 ff39 	bl	80002cc <__adddf3>
 800c45a:	4622      	mov	r2, r4
 800c45c:	4606      	mov	r6, r0
 800c45e:	460f      	mov	r7, r1
 800c460:	462b      	mov	r3, r5
 800c462:	4620      	mov	r0, r4
 800c464:	4629      	mov	r1, r5
 800c466:	f7f4 f8e7 	bl	8000638 <__aeabi_dmul>
 800c46a:	4602      	mov	r2, r0
 800c46c:	460b      	mov	r3, r1
 800c46e:	4630      	mov	r0, r6
 800c470:	4639      	mov	r1, r7
 800c472:	f7f4 f8e1 	bl	8000638 <__aeabi_dmul>
 800c476:	4642      	mov	r2, r8
 800c478:	4604      	mov	r4, r0
 800c47a:	460d      	mov	r5, r1
 800c47c:	464b      	mov	r3, r9
 800c47e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c482:	f7f3 ff23 	bl	80002cc <__adddf3>
 800c486:	ec53 2b18 	vmov	r2, r3, d8
 800c48a:	f7f4 f8d5 	bl	8000638 <__aeabi_dmul>
 800c48e:	4622      	mov	r2, r4
 800c490:	462b      	mov	r3, r5
 800c492:	f7f3 ff1b 	bl	80002cc <__adddf3>
 800c496:	4642      	mov	r2, r8
 800c498:	4682      	mov	sl, r0
 800c49a:	468b      	mov	fp, r1
 800c49c:	464b      	mov	r3, r9
 800c49e:	4640      	mov	r0, r8
 800c4a0:	4649      	mov	r1, r9
 800c4a2:	f7f4 f8c9 	bl	8000638 <__aeabi_dmul>
 800c4a6:	4b6c      	ldr	r3, [pc, #432]	; (800c658 <__ieee754_pow+0x758>)
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	4606      	mov	r6, r0
 800c4ac:	460f      	mov	r7, r1
 800c4ae:	f7f3 ff0d 	bl	80002cc <__adddf3>
 800c4b2:	4652      	mov	r2, sl
 800c4b4:	465b      	mov	r3, fp
 800c4b6:	f7f3 ff09 	bl	80002cc <__adddf3>
 800c4ba:	9c04      	ldr	r4, [sp, #16]
 800c4bc:	460d      	mov	r5, r1
 800c4be:	4622      	mov	r2, r4
 800c4c0:	460b      	mov	r3, r1
 800c4c2:	4640      	mov	r0, r8
 800c4c4:	4649      	mov	r1, r9
 800c4c6:	f7f4 f8b7 	bl	8000638 <__aeabi_dmul>
 800c4ca:	4b63      	ldr	r3, [pc, #396]	; (800c658 <__ieee754_pow+0x758>)
 800c4cc:	4680      	mov	r8, r0
 800c4ce:	4689      	mov	r9, r1
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	4620      	mov	r0, r4
 800c4d4:	4629      	mov	r1, r5
 800c4d6:	f7f3 fef7 	bl	80002c8 <__aeabi_dsub>
 800c4da:	4632      	mov	r2, r6
 800c4dc:	463b      	mov	r3, r7
 800c4de:	f7f3 fef3 	bl	80002c8 <__aeabi_dsub>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	4650      	mov	r0, sl
 800c4e8:	4659      	mov	r1, fp
 800c4ea:	f7f3 feed 	bl	80002c8 <__aeabi_dsub>
 800c4ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4f2:	f7f4 f8a1 	bl	8000638 <__aeabi_dmul>
 800c4f6:	4622      	mov	r2, r4
 800c4f8:	4606      	mov	r6, r0
 800c4fa:	460f      	mov	r7, r1
 800c4fc:	462b      	mov	r3, r5
 800c4fe:	ec51 0b18 	vmov	r0, r1, d8
 800c502:	f7f4 f899 	bl	8000638 <__aeabi_dmul>
 800c506:	4602      	mov	r2, r0
 800c508:	460b      	mov	r3, r1
 800c50a:	4630      	mov	r0, r6
 800c50c:	4639      	mov	r1, r7
 800c50e:	f7f3 fedd 	bl	80002cc <__adddf3>
 800c512:	4606      	mov	r6, r0
 800c514:	460f      	mov	r7, r1
 800c516:	4602      	mov	r2, r0
 800c518:	460b      	mov	r3, r1
 800c51a:	4640      	mov	r0, r8
 800c51c:	4649      	mov	r1, r9
 800c51e:	f7f3 fed5 	bl	80002cc <__adddf3>
 800c522:	9c04      	ldr	r4, [sp, #16]
 800c524:	a33e      	add	r3, pc, #248	; (adr r3, 800c620 <__ieee754_pow+0x720>)
 800c526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c52a:	4620      	mov	r0, r4
 800c52c:	460d      	mov	r5, r1
 800c52e:	f7f4 f883 	bl	8000638 <__aeabi_dmul>
 800c532:	4642      	mov	r2, r8
 800c534:	ec41 0b18 	vmov	d8, r0, r1
 800c538:	464b      	mov	r3, r9
 800c53a:	4620      	mov	r0, r4
 800c53c:	4629      	mov	r1, r5
 800c53e:	f7f3 fec3 	bl	80002c8 <__aeabi_dsub>
 800c542:	4602      	mov	r2, r0
 800c544:	460b      	mov	r3, r1
 800c546:	4630      	mov	r0, r6
 800c548:	4639      	mov	r1, r7
 800c54a:	f7f3 febd 	bl	80002c8 <__aeabi_dsub>
 800c54e:	a336      	add	r3, pc, #216	; (adr r3, 800c628 <__ieee754_pow+0x728>)
 800c550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c554:	f7f4 f870 	bl	8000638 <__aeabi_dmul>
 800c558:	a335      	add	r3, pc, #212	; (adr r3, 800c630 <__ieee754_pow+0x730>)
 800c55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55e:	4606      	mov	r6, r0
 800c560:	460f      	mov	r7, r1
 800c562:	4620      	mov	r0, r4
 800c564:	4629      	mov	r1, r5
 800c566:	f7f4 f867 	bl	8000638 <__aeabi_dmul>
 800c56a:	4602      	mov	r2, r0
 800c56c:	460b      	mov	r3, r1
 800c56e:	4630      	mov	r0, r6
 800c570:	4639      	mov	r1, r7
 800c572:	f7f3 feab 	bl	80002cc <__adddf3>
 800c576:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c578:	4b38      	ldr	r3, [pc, #224]	; (800c65c <__ieee754_pow+0x75c>)
 800c57a:	4413      	add	r3, r2
 800c57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c580:	f7f3 fea4 	bl	80002cc <__adddf3>
 800c584:	4682      	mov	sl, r0
 800c586:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c588:	468b      	mov	fp, r1
 800c58a:	f7f3 ffeb 	bl	8000564 <__aeabi_i2d>
 800c58e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c590:	4b33      	ldr	r3, [pc, #204]	; (800c660 <__ieee754_pow+0x760>)
 800c592:	4413      	add	r3, r2
 800c594:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c598:	4606      	mov	r6, r0
 800c59a:	460f      	mov	r7, r1
 800c59c:	4652      	mov	r2, sl
 800c59e:	465b      	mov	r3, fp
 800c5a0:	ec51 0b18 	vmov	r0, r1, d8
 800c5a4:	f7f3 fe92 	bl	80002cc <__adddf3>
 800c5a8:	4642      	mov	r2, r8
 800c5aa:	464b      	mov	r3, r9
 800c5ac:	f7f3 fe8e 	bl	80002cc <__adddf3>
 800c5b0:	4632      	mov	r2, r6
 800c5b2:	463b      	mov	r3, r7
 800c5b4:	f7f3 fe8a 	bl	80002cc <__adddf3>
 800c5b8:	9c04      	ldr	r4, [sp, #16]
 800c5ba:	4632      	mov	r2, r6
 800c5bc:	463b      	mov	r3, r7
 800c5be:	4620      	mov	r0, r4
 800c5c0:	460d      	mov	r5, r1
 800c5c2:	f7f3 fe81 	bl	80002c8 <__aeabi_dsub>
 800c5c6:	4642      	mov	r2, r8
 800c5c8:	464b      	mov	r3, r9
 800c5ca:	f7f3 fe7d 	bl	80002c8 <__aeabi_dsub>
 800c5ce:	ec53 2b18 	vmov	r2, r3, d8
 800c5d2:	f7f3 fe79 	bl	80002c8 <__aeabi_dsub>
 800c5d6:	4602      	mov	r2, r0
 800c5d8:	460b      	mov	r3, r1
 800c5da:	4650      	mov	r0, sl
 800c5dc:	4659      	mov	r1, fp
 800c5de:	e606      	b.n	800c1ee <__ieee754_pow+0x2ee>
 800c5e0:	2401      	movs	r4, #1
 800c5e2:	e6a0      	b.n	800c326 <__ieee754_pow+0x426>
 800c5e4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800c638 <__ieee754_pow+0x738>
 800c5e8:	e60d      	b.n	800c206 <__ieee754_pow+0x306>
 800c5ea:	bf00      	nop
 800c5ec:	f3af 8000 	nop.w
 800c5f0:	4a454eef 	.word	0x4a454eef
 800c5f4:	3fca7e28 	.word	0x3fca7e28
 800c5f8:	93c9db65 	.word	0x93c9db65
 800c5fc:	3fcd864a 	.word	0x3fcd864a
 800c600:	a91d4101 	.word	0xa91d4101
 800c604:	3fd17460 	.word	0x3fd17460
 800c608:	518f264d 	.word	0x518f264d
 800c60c:	3fd55555 	.word	0x3fd55555
 800c610:	db6fabff 	.word	0xdb6fabff
 800c614:	3fdb6db6 	.word	0x3fdb6db6
 800c618:	33333303 	.word	0x33333303
 800c61c:	3fe33333 	.word	0x3fe33333
 800c620:	e0000000 	.word	0xe0000000
 800c624:	3feec709 	.word	0x3feec709
 800c628:	dc3a03fd 	.word	0xdc3a03fd
 800c62c:	3feec709 	.word	0x3feec709
 800c630:	145b01f5 	.word	0x145b01f5
 800c634:	be3e2fe0 	.word	0xbe3e2fe0
 800c638:	00000000 	.word	0x00000000
 800c63c:	3ff00000 	.word	0x3ff00000
 800c640:	7ff00000 	.word	0x7ff00000
 800c644:	43400000 	.word	0x43400000
 800c648:	0003988e 	.word	0x0003988e
 800c64c:	000bb679 	.word	0x000bb679
 800c650:	0800d150 	.word	0x0800d150
 800c654:	3ff00000 	.word	0x3ff00000
 800c658:	40080000 	.word	0x40080000
 800c65c:	0800d170 	.word	0x0800d170
 800c660:	0800d160 	.word	0x0800d160
 800c664:	a3b5      	add	r3, pc, #724	; (adr r3, 800c93c <__ieee754_pow+0xa3c>)
 800c666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c66a:	4640      	mov	r0, r8
 800c66c:	4649      	mov	r1, r9
 800c66e:	f7f3 fe2d 	bl	80002cc <__adddf3>
 800c672:	4622      	mov	r2, r4
 800c674:	ec41 0b1a 	vmov	d10, r0, r1
 800c678:	462b      	mov	r3, r5
 800c67a:	4630      	mov	r0, r6
 800c67c:	4639      	mov	r1, r7
 800c67e:	f7f3 fe23 	bl	80002c8 <__aeabi_dsub>
 800c682:	4602      	mov	r2, r0
 800c684:	460b      	mov	r3, r1
 800c686:	ec51 0b1a 	vmov	r0, r1, d10
 800c68a:	f7f4 fa65 	bl	8000b58 <__aeabi_dcmpgt>
 800c68e:	2800      	cmp	r0, #0
 800c690:	f47f adf8 	bne.w	800c284 <__ieee754_pow+0x384>
 800c694:	4aa4      	ldr	r2, [pc, #656]	; (800c928 <__ieee754_pow+0xa28>)
 800c696:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c69a:	4293      	cmp	r3, r2
 800c69c:	f340 810b 	ble.w	800c8b6 <__ieee754_pow+0x9b6>
 800c6a0:	151b      	asrs	r3, r3, #20
 800c6a2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c6a6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c6aa:	fa4a f303 	asr.w	r3, sl, r3
 800c6ae:	445b      	add	r3, fp
 800c6b0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c6b4:	4e9d      	ldr	r6, [pc, #628]	; (800c92c <__ieee754_pow+0xa2c>)
 800c6b6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c6ba:	4116      	asrs	r6, r2
 800c6bc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c6c0:	2000      	movs	r0, #0
 800c6c2:	ea23 0106 	bic.w	r1, r3, r6
 800c6c6:	f1c2 0214 	rsb	r2, r2, #20
 800c6ca:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c6ce:	fa4a fa02 	asr.w	sl, sl, r2
 800c6d2:	f1bb 0f00 	cmp.w	fp, #0
 800c6d6:	4602      	mov	r2, r0
 800c6d8:	460b      	mov	r3, r1
 800c6da:	4620      	mov	r0, r4
 800c6dc:	4629      	mov	r1, r5
 800c6de:	bfb8      	it	lt
 800c6e0:	f1ca 0a00 	rsblt	sl, sl, #0
 800c6e4:	f7f3 fdf0 	bl	80002c8 <__aeabi_dsub>
 800c6e8:	ec41 0b19 	vmov	d9, r0, r1
 800c6ec:	4642      	mov	r2, r8
 800c6ee:	464b      	mov	r3, r9
 800c6f0:	ec51 0b19 	vmov	r0, r1, d9
 800c6f4:	f7f3 fdea 	bl	80002cc <__adddf3>
 800c6f8:	2400      	movs	r4, #0
 800c6fa:	a379      	add	r3, pc, #484	; (adr r3, 800c8e0 <__ieee754_pow+0x9e0>)
 800c6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c700:	4620      	mov	r0, r4
 800c702:	460d      	mov	r5, r1
 800c704:	f7f3 ff98 	bl	8000638 <__aeabi_dmul>
 800c708:	ec53 2b19 	vmov	r2, r3, d9
 800c70c:	4606      	mov	r6, r0
 800c70e:	460f      	mov	r7, r1
 800c710:	4620      	mov	r0, r4
 800c712:	4629      	mov	r1, r5
 800c714:	f7f3 fdd8 	bl	80002c8 <__aeabi_dsub>
 800c718:	4602      	mov	r2, r0
 800c71a:	460b      	mov	r3, r1
 800c71c:	4640      	mov	r0, r8
 800c71e:	4649      	mov	r1, r9
 800c720:	f7f3 fdd2 	bl	80002c8 <__aeabi_dsub>
 800c724:	a370      	add	r3, pc, #448	; (adr r3, 800c8e8 <__ieee754_pow+0x9e8>)
 800c726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72a:	f7f3 ff85 	bl	8000638 <__aeabi_dmul>
 800c72e:	a370      	add	r3, pc, #448	; (adr r3, 800c8f0 <__ieee754_pow+0x9f0>)
 800c730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c734:	4680      	mov	r8, r0
 800c736:	4689      	mov	r9, r1
 800c738:	4620      	mov	r0, r4
 800c73a:	4629      	mov	r1, r5
 800c73c:	f7f3 ff7c 	bl	8000638 <__aeabi_dmul>
 800c740:	4602      	mov	r2, r0
 800c742:	460b      	mov	r3, r1
 800c744:	4640      	mov	r0, r8
 800c746:	4649      	mov	r1, r9
 800c748:	f7f3 fdc0 	bl	80002cc <__adddf3>
 800c74c:	4604      	mov	r4, r0
 800c74e:	460d      	mov	r5, r1
 800c750:	4602      	mov	r2, r0
 800c752:	460b      	mov	r3, r1
 800c754:	4630      	mov	r0, r6
 800c756:	4639      	mov	r1, r7
 800c758:	f7f3 fdb8 	bl	80002cc <__adddf3>
 800c75c:	4632      	mov	r2, r6
 800c75e:	463b      	mov	r3, r7
 800c760:	4680      	mov	r8, r0
 800c762:	4689      	mov	r9, r1
 800c764:	f7f3 fdb0 	bl	80002c8 <__aeabi_dsub>
 800c768:	4602      	mov	r2, r0
 800c76a:	460b      	mov	r3, r1
 800c76c:	4620      	mov	r0, r4
 800c76e:	4629      	mov	r1, r5
 800c770:	f7f3 fdaa 	bl	80002c8 <__aeabi_dsub>
 800c774:	4642      	mov	r2, r8
 800c776:	4606      	mov	r6, r0
 800c778:	460f      	mov	r7, r1
 800c77a:	464b      	mov	r3, r9
 800c77c:	4640      	mov	r0, r8
 800c77e:	4649      	mov	r1, r9
 800c780:	f7f3 ff5a 	bl	8000638 <__aeabi_dmul>
 800c784:	a35c      	add	r3, pc, #368	; (adr r3, 800c8f8 <__ieee754_pow+0x9f8>)
 800c786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78a:	4604      	mov	r4, r0
 800c78c:	460d      	mov	r5, r1
 800c78e:	f7f3 ff53 	bl	8000638 <__aeabi_dmul>
 800c792:	a35b      	add	r3, pc, #364	; (adr r3, 800c900 <__ieee754_pow+0xa00>)
 800c794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c798:	f7f3 fd96 	bl	80002c8 <__aeabi_dsub>
 800c79c:	4622      	mov	r2, r4
 800c79e:	462b      	mov	r3, r5
 800c7a0:	f7f3 ff4a 	bl	8000638 <__aeabi_dmul>
 800c7a4:	a358      	add	r3, pc, #352	; (adr r3, 800c908 <__ieee754_pow+0xa08>)
 800c7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7aa:	f7f3 fd8f 	bl	80002cc <__adddf3>
 800c7ae:	4622      	mov	r2, r4
 800c7b0:	462b      	mov	r3, r5
 800c7b2:	f7f3 ff41 	bl	8000638 <__aeabi_dmul>
 800c7b6:	a356      	add	r3, pc, #344	; (adr r3, 800c910 <__ieee754_pow+0xa10>)
 800c7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7bc:	f7f3 fd84 	bl	80002c8 <__aeabi_dsub>
 800c7c0:	4622      	mov	r2, r4
 800c7c2:	462b      	mov	r3, r5
 800c7c4:	f7f3 ff38 	bl	8000638 <__aeabi_dmul>
 800c7c8:	a353      	add	r3, pc, #332	; (adr r3, 800c918 <__ieee754_pow+0xa18>)
 800c7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ce:	f7f3 fd7d 	bl	80002cc <__adddf3>
 800c7d2:	4622      	mov	r2, r4
 800c7d4:	462b      	mov	r3, r5
 800c7d6:	f7f3 ff2f 	bl	8000638 <__aeabi_dmul>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	460b      	mov	r3, r1
 800c7de:	4640      	mov	r0, r8
 800c7e0:	4649      	mov	r1, r9
 800c7e2:	f7f3 fd71 	bl	80002c8 <__aeabi_dsub>
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	460d      	mov	r5, r1
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	460b      	mov	r3, r1
 800c7ee:	4640      	mov	r0, r8
 800c7f0:	4649      	mov	r1, r9
 800c7f2:	f7f3 ff21 	bl	8000638 <__aeabi_dmul>
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	ec41 0b19 	vmov	d9, r0, r1
 800c7fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c800:	4620      	mov	r0, r4
 800c802:	4629      	mov	r1, r5
 800c804:	f7f3 fd60 	bl	80002c8 <__aeabi_dsub>
 800c808:	4602      	mov	r2, r0
 800c80a:	460b      	mov	r3, r1
 800c80c:	ec51 0b19 	vmov	r0, r1, d9
 800c810:	f7f4 f83c 	bl	800088c <__aeabi_ddiv>
 800c814:	4632      	mov	r2, r6
 800c816:	4604      	mov	r4, r0
 800c818:	460d      	mov	r5, r1
 800c81a:	463b      	mov	r3, r7
 800c81c:	4640      	mov	r0, r8
 800c81e:	4649      	mov	r1, r9
 800c820:	f7f3 ff0a 	bl	8000638 <__aeabi_dmul>
 800c824:	4632      	mov	r2, r6
 800c826:	463b      	mov	r3, r7
 800c828:	f7f3 fd50 	bl	80002cc <__adddf3>
 800c82c:	4602      	mov	r2, r0
 800c82e:	460b      	mov	r3, r1
 800c830:	4620      	mov	r0, r4
 800c832:	4629      	mov	r1, r5
 800c834:	f7f3 fd48 	bl	80002c8 <__aeabi_dsub>
 800c838:	4642      	mov	r2, r8
 800c83a:	464b      	mov	r3, r9
 800c83c:	f7f3 fd44 	bl	80002c8 <__aeabi_dsub>
 800c840:	460b      	mov	r3, r1
 800c842:	4602      	mov	r2, r0
 800c844:	493a      	ldr	r1, [pc, #232]	; (800c930 <__ieee754_pow+0xa30>)
 800c846:	2000      	movs	r0, #0
 800c848:	f7f3 fd3e 	bl	80002c8 <__aeabi_dsub>
 800c84c:	e9cd 0100 	strd	r0, r1, [sp]
 800c850:	9b01      	ldr	r3, [sp, #4]
 800c852:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c856:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c85a:	da2f      	bge.n	800c8bc <__ieee754_pow+0x9bc>
 800c85c:	4650      	mov	r0, sl
 800c85e:	ed9d 0b00 	vldr	d0, [sp]
 800c862:	f000 f9cd 	bl	800cc00 <scalbn>
 800c866:	ec51 0b10 	vmov	r0, r1, d0
 800c86a:	ec53 2b18 	vmov	r2, r3, d8
 800c86e:	f7ff bbe0 	b.w	800c032 <__ieee754_pow+0x132>
 800c872:	4b30      	ldr	r3, [pc, #192]	; (800c934 <__ieee754_pow+0xa34>)
 800c874:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c878:	429e      	cmp	r6, r3
 800c87a:	f77f af0b 	ble.w	800c694 <__ieee754_pow+0x794>
 800c87e:	4b2e      	ldr	r3, [pc, #184]	; (800c938 <__ieee754_pow+0xa38>)
 800c880:	440b      	add	r3, r1
 800c882:	4303      	orrs	r3, r0
 800c884:	d00b      	beq.n	800c89e <__ieee754_pow+0x99e>
 800c886:	a326      	add	r3, pc, #152	; (adr r3, 800c920 <__ieee754_pow+0xa20>)
 800c888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88c:	ec51 0b18 	vmov	r0, r1, d8
 800c890:	f7f3 fed2 	bl	8000638 <__aeabi_dmul>
 800c894:	a322      	add	r3, pc, #136	; (adr r3, 800c920 <__ieee754_pow+0xa20>)
 800c896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89a:	f7ff bbca 	b.w	800c032 <__ieee754_pow+0x132>
 800c89e:	4622      	mov	r2, r4
 800c8a0:	462b      	mov	r3, r5
 800c8a2:	f7f3 fd11 	bl	80002c8 <__aeabi_dsub>
 800c8a6:	4642      	mov	r2, r8
 800c8a8:	464b      	mov	r3, r9
 800c8aa:	f7f4 f94b 	bl	8000b44 <__aeabi_dcmpge>
 800c8ae:	2800      	cmp	r0, #0
 800c8b0:	f43f aef0 	beq.w	800c694 <__ieee754_pow+0x794>
 800c8b4:	e7e7      	b.n	800c886 <__ieee754_pow+0x986>
 800c8b6:	f04f 0a00 	mov.w	sl, #0
 800c8ba:	e717      	b.n	800c6ec <__ieee754_pow+0x7ec>
 800c8bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	e7d2      	b.n	800c86a <__ieee754_pow+0x96a>
 800c8c4:	491a      	ldr	r1, [pc, #104]	; (800c930 <__ieee754_pow+0xa30>)
 800c8c6:	2000      	movs	r0, #0
 800c8c8:	f7ff bb9e 	b.w	800c008 <__ieee754_pow+0x108>
 800c8cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8d0:	f7ff bb9a 	b.w	800c008 <__ieee754_pow+0x108>
 800c8d4:	9000      	str	r0, [sp, #0]
 800c8d6:	f7ff bb76 	b.w	800bfc6 <__ieee754_pow+0xc6>
 800c8da:	2100      	movs	r1, #0
 800c8dc:	f7ff bb60 	b.w	800bfa0 <__ieee754_pow+0xa0>
 800c8e0:	00000000 	.word	0x00000000
 800c8e4:	3fe62e43 	.word	0x3fe62e43
 800c8e8:	fefa39ef 	.word	0xfefa39ef
 800c8ec:	3fe62e42 	.word	0x3fe62e42
 800c8f0:	0ca86c39 	.word	0x0ca86c39
 800c8f4:	be205c61 	.word	0xbe205c61
 800c8f8:	72bea4d0 	.word	0x72bea4d0
 800c8fc:	3e663769 	.word	0x3e663769
 800c900:	c5d26bf1 	.word	0xc5d26bf1
 800c904:	3ebbbd41 	.word	0x3ebbbd41
 800c908:	af25de2c 	.word	0xaf25de2c
 800c90c:	3f11566a 	.word	0x3f11566a
 800c910:	16bebd93 	.word	0x16bebd93
 800c914:	3f66c16c 	.word	0x3f66c16c
 800c918:	5555553e 	.word	0x5555553e
 800c91c:	3fc55555 	.word	0x3fc55555
 800c920:	c2f8f359 	.word	0xc2f8f359
 800c924:	01a56e1f 	.word	0x01a56e1f
 800c928:	3fe00000 	.word	0x3fe00000
 800c92c:	000fffff 	.word	0x000fffff
 800c930:	3ff00000 	.word	0x3ff00000
 800c934:	4090cbff 	.word	0x4090cbff
 800c938:	3f6f3400 	.word	0x3f6f3400
 800c93c:	652b82fe 	.word	0x652b82fe
 800c940:	3c971547 	.word	0x3c971547

0800c944 <__ieee754_sqrt>:
 800c944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c948:	ec55 4b10 	vmov	r4, r5, d0
 800c94c:	4e56      	ldr	r6, [pc, #344]	; (800caa8 <__ieee754_sqrt+0x164>)
 800c94e:	43ae      	bics	r6, r5
 800c950:	ee10 0a10 	vmov	r0, s0
 800c954:	ee10 3a10 	vmov	r3, s0
 800c958:	4629      	mov	r1, r5
 800c95a:	462a      	mov	r2, r5
 800c95c:	d110      	bne.n	800c980 <__ieee754_sqrt+0x3c>
 800c95e:	ee10 2a10 	vmov	r2, s0
 800c962:	462b      	mov	r3, r5
 800c964:	f7f3 fe68 	bl	8000638 <__aeabi_dmul>
 800c968:	4602      	mov	r2, r0
 800c96a:	460b      	mov	r3, r1
 800c96c:	4620      	mov	r0, r4
 800c96e:	4629      	mov	r1, r5
 800c970:	f7f3 fcac 	bl	80002cc <__adddf3>
 800c974:	4604      	mov	r4, r0
 800c976:	460d      	mov	r5, r1
 800c978:	ec45 4b10 	vmov	d0, r4, r5
 800c97c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c980:	2d00      	cmp	r5, #0
 800c982:	dc10      	bgt.n	800c9a6 <__ieee754_sqrt+0x62>
 800c984:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c988:	4330      	orrs	r0, r6
 800c98a:	d0f5      	beq.n	800c978 <__ieee754_sqrt+0x34>
 800c98c:	b15d      	cbz	r5, 800c9a6 <__ieee754_sqrt+0x62>
 800c98e:	ee10 2a10 	vmov	r2, s0
 800c992:	462b      	mov	r3, r5
 800c994:	ee10 0a10 	vmov	r0, s0
 800c998:	f7f3 fc96 	bl	80002c8 <__aeabi_dsub>
 800c99c:	4602      	mov	r2, r0
 800c99e:	460b      	mov	r3, r1
 800c9a0:	f7f3 ff74 	bl	800088c <__aeabi_ddiv>
 800c9a4:	e7e6      	b.n	800c974 <__ieee754_sqrt+0x30>
 800c9a6:	1509      	asrs	r1, r1, #20
 800c9a8:	d076      	beq.n	800ca98 <__ieee754_sqrt+0x154>
 800c9aa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c9ae:	07ce      	lsls	r6, r1, #31
 800c9b0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800c9b4:	bf5e      	ittt	pl
 800c9b6:	0fda      	lsrpl	r2, r3, #31
 800c9b8:	005b      	lslpl	r3, r3, #1
 800c9ba:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800c9be:	0fda      	lsrs	r2, r3, #31
 800c9c0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800c9c4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	106d      	asrs	r5, r5, #1
 800c9cc:	005b      	lsls	r3, r3, #1
 800c9ce:	f04f 0e16 	mov.w	lr, #22
 800c9d2:	4684      	mov	ip, r0
 800c9d4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c9d8:	eb0c 0401 	add.w	r4, ip, r1
 800c9dc:	4294      	cmp	r4, r2
 800c9de:	bfde      	ittt	le
 800c9e0:	1b12      	suble	r2, r2, r4
 800c9e2:	eb04 0c01 	addle.w	ip, r4, r1
 800c9e6:	1840      	addle	r0, r0, r1
 800c9e8:	0052      	lsls	r2, r2, #1
 800c9ea:	f1be 0e01 	subs.w	lr, lr, #1
 800c9ee:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c9f2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c9f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c9fa:	d1ed      	bne.n	800c9d8 <__ieee754_sqrt+0x94>
 800c9fc:	4671      	mov	r1, lr
 800c9fe:	2720      	movs	r7, #32
 800ca00:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ca04:	4562      	cmp	r2, ip
 800ca06:	eb04 060e 	add.w	r6, r4, lr
 800ca0a:	dc02      	bgt.n	800ca12 <__ieee754_sqrt+0xce>
 800ca0c:	d113      	bne.n	800ca36 <__ieee754_sqrt+0xf2>
 800ca0e:	429e      	cmp	r6, r3
 800ca10:	d811      	bhi.n	800ca36 <__ieee754_sqrt+0xf2>
 800ca12:	2e00      	cmp	r6, #0
 800ca14:	eb06 0e04 	add.w	lr, r6, r4
 800ca18:	da43      	bge.n	800caa2 <__ieee754_sqrt+0x15e>
 800ca1a:	f1be 0f00 	cmp.w	lr, #0
 800ca1e:	db40      	blt.n	800caa2 <__ieee754_sqrt+0x15e>
 800ca20:	f10c 0801 	add.w	r8, ip, #1
 800ca24:	eba2 020c 	sub.w	r2, r2, ip
 800ca28:	429e      	cmp	r6, r3
 800ca2a:	bf88      	it	hi
 800ca2c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800ca30:	1b9b      	subs	r3, r3, r6
 800ca32:	4421      	add	r1, r4
 800ca34:	46c4      	mov	ip, r8
 800ca36:	0052      	lsls	r2, r2, #1
 800ca38:	3f01      	subs	r7, #1
 800ca3a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800ca3e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ca42:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ca46:	d1dd      	bne.n	800ca04 <__ieee754_sqrt+0xc0>
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	d006      	beq.n	800ca5a <__ieee754_sqrt+0x116>
 800ca4c:	1c4c      	adds	r4, r1, #1
 800ca4e:	bf13      	iteet	ne
 800ca50:	3101      	addne	r1, #1
 800ca52:	3001      	addeq	r0, #1
 800ca54:	4639      	moveq	r1, r7
 800ca56:	f021 0101 	bicne.w	r1, r1, #1
 800ca5a:	1043      	asrs	r3, r0, #1
 800ca5c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ca60:	0849      	lsrs	r1, r1, #1
 800ca62:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ca66:	07c2      	lsls	r2, r0, #31
 800ca68:	bf48      	it	mi
 800ca6a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800ca6e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800ca72:	460c      	mov	r4, r1
 800ca74:	463d      	mov	r5, r7
 800ca76:	e77f      	b.n	800c978 <__ieee754_sqrt+0x34>
 800ca78:	0ada      	lsrs	r2, r3, #11
 800ca7a:	3815      	subs	r0, #21
 800ca7c:	055b      	lsls	r3, r3, #21
 800ca7e:	2a00      	cmp	r2, #0
 800ca80:	d0fa      	beq.n	800ca78 <__ieee754_sqrt+0x134>
 800ca82:	02d7      	lsls	r7, r2, #11
 800ca84:	d50a      	bpl.n	800ca9c <__ieee754_sqrt+0x158>
 800ca86:	f1c1 0420 	rsb	r4, r1, #32
 800ca8a:	fa23 f404 	lsr.w	r4, r3, r4
 800ca8e:	1e4d      	subs	r5, r1, #1
 800ca90:	408b      	lsls	r3, r1
 800ca92:	4322      	orrs	r2, r4
 800ca94:	1b41      	subs	r1, r0, r5
 800ca96:	e788      	b.n	800c9aa <__ieee754_sqrt+0x66>
 800ca98:	4608      	mov	r0, r1
 800ca9a:	e7f0      	b.n	800ca7e <__ieee754_sqrt+0x13a>
 800ca9c:	0052      	lsls	r2, r2, #1
 800ca9e:	3101      	adds	r1, #1
 800caa0:	e7ef      	b.n	800ca82 <__ieee754_sqrt+0x13e>
 800caa2:	46e0      	mov	r8, ip
 800caa4:	e7be      	b.n	800ca24 <__ieee754_sqrt+0xe0>
 800caa6:	bf00      	nop
 800caa8:	7ff00000 	.word	0x7ff00000

0800caac <fabs>:
 800caac:	ec51 0b10 	vmov	r0, r1, d0
 800cab0:	ee10 2a10 	vmov	r2, s0
 800cab4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cab8:	ec43 2b10 	vmov	d0, r2, r3
 800cabc:	4770      	bx	lr

0800cabe <finite>:
 800cabe:	b082      	sub	sp, #8
 800cac0:	ed8d 0b00 	vstr	d0, [sp]
 800cac4:	9801      	ldr	r0, [sp, #4]
 800cac6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800caca:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800cace:	0fc0      	lsrs	r0, r0, #31
 800cad0:	b002      	add	sp, #8
 800cad2:	4770      	bx	lr
 800cad4:	0000      	movs	r0, r0
	...

0800cad8 <nan>:
 800cad8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cae0 <nan+0x8>
 800cadc:	4770      	bx	lr
 800cade:	bf00      	nop
 800cae0:	00000000 	.word	0x00000000
 800cae4:	7ff80000 	.word	0x7ff80000

0800cae8 <rint>:
 800cae8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800caea:	ec51 0b10 	vmov	r0, r1, d0
 800caee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800caf2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800caf6:	2e13      	cmp	r6, #19
 800caf8:	ee10 4a10 	vmov	r4, s0
 800cafc:	460b      	mov	r3, r1
 800cafe:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800cb02:	dc58      	bgt.n	800cbb6 <rint+0xce>
 800cb04:	2e00      	cmp	r6, #0
 800cb06:	da2b      	bge.n	800cb60 <rint+0x78>
 800cb08:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800cb0c:	4302      	orrs	r2, r0
 800cb0e:	d023      	beq.n	800cb58 <rint+0x70>
 800cb10:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800cb14:	4302      	orrs	r2, r0
 800cb16:	4254      	negs	r4, r2
 800cb18:	4314      	orrs	r4, r2
 800cb1a:	0c4b      	lsrs	r3, r1, #17
 800cb1c:	0b24      	lsrs	r4, r4, #12
 800cb1e:	045b      	lsls	r3, r3, #17
 800cb20:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800cb24:	ea44 0103 	orr.w	r1, r4, r3
 800cb28:	4b32      	ldr	r3, [pc, #200]	; (800cbf4 <rint+0x10c>)
 800cb2a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800cb2e:	e9d3 6700 	ldrd	r6, r7, [r3]
 800cb32:	4602      	mov	r2, r0
 800cb34:	460b      	mov	r3, r1
 800cb36:	4630      	mov	r0, r6
 800cb38:	4639      	mov	r1, r7
 800cb3a:	f7f3 fbc7 	bl	80002cc <__adddf3>
 800cb3e:	e9cd 0100 	strd	r0, r1, [sp]
 800cb42:	463b      	mov	r3, r7
 800cb44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb48:	4632      	mov	r2, r6
 800cb4a:	f7f3 fbbd 	bl	80002c8 <__aeabi_dsub>
 800cb4e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cb52:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800cb56:	4639      	mov	r1, r7
 800cb58:	ec41 0b10 	vmov	d0, r0, r1
 800cb5c:	b003      	add	sp, #12
 800cb5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb60:	4a25      	ldr	r2, [pc, #148]	; (800cbf8 <rint+0x110>)
 800cb62:	4132      	asrs	r2, r6
 800cb64:	ea01 0702 	and.w	r7, r1, r2
 800cb68:	4307      	orrs	r7, r0
 800cb6a:	d0f5      	beq.n	800cb58 <rint+0x70>
 800cb6c:	0851      	lsrs	r1, r2, #1
 800cb6e:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800cb72:	4314      	orrs	r4, r2
 800cb74:	d00c      	beq.n	800cb90 <rint+0xa8>
 800cb76:	ea23 0201 	bic.w	r2, r3, r1
 800cb7a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800cb7e:	2e13      	cmp	r6, #19
 800cb80:	fa43 f606 	asr.w	r6, r3, r6
 800cb84:	bf0c      	ite	eq
 800cb86:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800cb8a:	2400      	movne	r4, #0
 800cb8c:	ea42 0306 	orr.w	r3, r2, r6
 800cb90:	4918      	ldr	r1, [pc, #96]	; (800cbf4 <rint+0x10c>)
 800cb92:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800cb96:	4622      	mov	r2, r4
 800cb98:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cb9c:	4620      	mov	r0, r4
 800cb9e:	4629      	mov	r1, r5
 800cba0:	f7f3 fb94 	bl	80002cc <__adddf3>
 800cba4:	e9cd 0100 	strd	r0, r1, [sp]
 800cba8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cbac:	4622      	mov	r2, r4
 800cbae:	462b      	mov	r3, r5
 800cbb0:	f7f3 fb8a 	bl	80002c8 <__aeabi_dsub>
 800cbb4:	e7d0      	b.n	800cb58 <rint+0x70>
 800cbb6:	2e33      	cmp	r6, #51	; 0x33
 800cbb8:	dd07      	ble.n	800cbca <rint+0xe2>
 800cbba:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cbbe:	d1cb      	bne.n	800cb58 <rint+0x70>
 800cbc0:	ee10 2a10 	vmov	r2, s0
 800cbc4:	f7f3 fb82 	bl	80002cc <__adddf3>
 800cbc8:	e7c6      	b.n	800cb58 <rint+0x70>
 800cbca:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800cbce:	f04f 36ff 	mov.w	r6, #4294967295
 800cbd2:	40d6      	lsrs	r6, r2
 800cbd4:	4230      	tst	r0, r6
 800cbd6:	d0bf      	beq.n	800cb58 <rint+0x70>
 800cbd8:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800cbdc:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800cbe0:	bf1f      	itttt	ne
 800cbe2:	ea24 0101 	bicne.w	r1, r4, r1
 800cbe6:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800cbea:	fa44 f202 	asrne.w	r2, r4, r2
 800cbee:	ea41 0402 	orrne.w	r4, r1, r2
 800cbf2:	e7cd      	b.n	800cb90 <rint+0xa8>
 800cbf4:	0800d180 	.word	0x0800d180
 800cbf8:	000fffff 	.word	0x000fffff
 800cbfc:	00000000 	.word	0x00000000

0800cc00 <scalbn>:
 800cc00:	b570      	push	{r4, r5, r6, lr}
 800cc02:	ec55 4b10 	vmov	r4, r5, d0
 800cc06:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cc0a:	4606      	mov	r6, r0
 800cc0c:	462b      	mov	r3, r5
 800cc0e:	b99a      	cbnz	r2, 800cc38 <scalbn+0x38>
 800cc10:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cc14:	4323      	orrs	r3, r4
 800cc16:	d036      	beq.n	800cc86 <scalbn+0x86>
 800cc18:	4b39      	ldr	r3, [pc, #228]	; (800cd00 <scalbn+0x100>)
 800cc1a:	4629      	mov	r1, r5
 800cc1c:	ee10 0a10 	vmov	r0, s0
 800cc20:	2200      	movs	r2, #0
 800cc22:	f7f3 fd09 	bl	8000638 <__aeabi_dmul>
 800cc26:	4b37      	ldr	r3, [pc, #220]	; (800cd04 <scalbn+0x104>)
 800cc28:	429e      	cmp	r6, r3
 800cc2a:	4604      	mov	r4, r0
 800cc2c:	460d      	mov	r5, r1
 800cc2e:	da10      	bge.n	800cc52 <scalbn+0x52>
 800cc30:	a32b      	add	r3, pc, #172	; (adr r3, 800cce0 <scalbn+0xe0>)
 800cc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc36:	e03a      	b.n	800ccae <scalbn+0xae>
 800cc38:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cc3c:	428a      	cmp	r2, r1
 800cc3e:	d10c      	bne.n	800cc5a <scalbn+0x5a>
 800cc40:	ee10 2a10 	vmov	r2, s0
 800cc44:	4620      	mov	r0, r4
 800cc46:	4629      	mov	r1, r5
 800cc48:	f7f3 fb40 	bl	80002cc <__adddf3>
 800cc4c:	4604      	mov	r4, r0
 800cc4e:	460d      	mov	r5, r1
 800cc50:	e019      	b.n	800cc86 <scalbn+0x86>
 800cc52:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cc56:	460b      	mov	r3, r1
 800cc58:	3a36      	subs	r2, #54	; 0x36
 800cc5a:	4432      	add	r2, r6
 800cc5c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cc60:	428a      	cmp	r2, r1
 800cc62:	dd08      	ble.n	800cc76 <scalbn+0x76>
 800cc64:	2d00      	cmp	r5, #0
 800cc66:	a120      	add	r1, pc, #128	; (adr r1, 800cce8 <scalbn+0xe8>)
 800cc68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc6c:	da1c      	bge.n	800cca8 <scalbn+0xa8>
 800cc6e:	a120      	add	r1, pc, #128	; (adr r1, 800ccf0 <scalbn+0xf0>)
 800cc70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc74:	e018      	b.n	800cca8 <scalbn+0xa8>
 800cc76:	2a00      	cmp	r2, #0
 800cc78:	dd08      	ble.n	800cc8c <scalbn+0x8c>
 800cc7a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc7e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc82:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cc86:	ec45 4b10 	vmov	d0, r4, r5
 800cc8a:	bd70      	pop	{r4, r5, r6, pc}
 800cc8c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cc90:	da19      	bge.n	800ccc6 <scalbn+0xc6>
 800cc92:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cc96:	429e      	cmp	r6, r3
 800cc98:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800cc9c:	dd0a      	ble.n	800ccb4 <scalbn+0xb4>
 800cc9e:	a112      	add	r1, pc, #72	; (adr r1, 800cce8 <scalbn+0xe8>)
 800cca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d1e2      	bne.n	800cc6e <scalbn+0x6e>
 800cca8:	a30f      	add	r3, pc, #60	; (adr r3, 800cce8 <scalbn+0xe8>)
 800ccaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccae:	f7f3 fcc3 	bl	8000638 <__aeabi_dmul>
 800ccb2:	e7cb      	b.n	800cc4c <scalbn+0x4c>
 800ccb4:	a10a      	add	r1, pc, #40	; (adr r1, 800cce0 <scalbn+0xe0>)
 800ccb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d0b8      	beq.n	800cc30 <scalbn+0x30>
 800ccbe:	a10e      	add	r1, pc, #56	; (adr r1, 800ccf8 <scalbn+0xf8>)
 800ccc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccc4:	e7b4      	b.n	800cc30 <scalbn+0x30>
 800ccc6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ccca:	3236      	adds	r2, #54	; 0x36
 800cccc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ccd0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	4b0c      	ldr	r3, [pc, #48]	; (800cd08 <scalbn+0x108>)
 800ccd8:	2200      	movs	r2, #0
 800ccda:	e7e8      	b.n	800ccae <scalbn+0xae>
 800ccdc:	f3af 8000 	nop.w
 800cce0:	c2f8f359 	.word	0xc2f8f359
 800cce4:	01a56e1f 	.word	0x01a56e1f
 800cce8:	8800759c 	.word	0x8800759c
 800ccec:	7e37e43c 	.word	0x7e37e43c
 800ccf0:	8800759c 	.word	0x8800759c
 800ccf4:	fe37e43c 	.word	0xfe37e43c
 800ccf8:	c2f8f359 	.word	0xc2f8f359
 800ccfc:	81a56e1f 	.word	0x81a56e1f
 800cd00:	43500000 	.word	0x43500000
 800cd04:	ffff3cb0 	.word	0xffff3cb0
 800cd08:	3c900000 	.word	0x3c900000

0800cd0c <_init>:
 800cd0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd0e:	bf00      	nop
 800cd10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd12:	bc08      	pop	{r3}
 800cd14:	469e      	mov	lr, r3
 800cd16:	4770      	bx	lr

0800cd18 <_fini>:
 800cd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd1a:	bf00      	nop
 800cd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd1e:	bc08      	pop	{r3}
 800cd20:	469e      	mov	lr, r3
 800cd22:	4770      	bx	lr
