

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Sat Jul 22 14:21:57 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.270 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       58|       58|  0.193 us|  0.193 us|   38|   38|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                           |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69   |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |       37|       37|   0.123 us|   0.123 us|   38|   38|      yes|
        |grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_75      |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        1|        1|   3.330 ns|   3.330 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82  |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        4|        4|  13.320 ns|  13.320 ns|    5|    5|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89    |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s    |       13|       13|  43.290 ns|  43.290 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        3|   5|   2047|   2507|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    191|    -|
|Register         |        -|   -|    162|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        3|   5|   2209|   2700|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        3|   7|      7|     18|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69   |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |        0|   1|  1145|  1668|    0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82  |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        0|   1|   191|   265|    0|
    |grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_75      |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        0|   0|   103|   168|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89    |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s    |        3|   3|   608|   406|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                      |                                                                 |        3|   5|  2047|  2507|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  173|         39|    1|         39|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  191|         43|    3|         43|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |  38|   0|   38|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89_ap_start_reg    |   1|   0|    1|          0|
    |layer2_out_V_0_reg_151                                                                  |  16|   0|   16|          0|
    |layer2_out_V_1_reg_156                                                                  |  16|   0|   16|          0|
    |layer2_out_V_2_reg_161                                                                  |  16|   0|   16|          0|
    |layer4_out_V_0_reg_166                                                                  |   8|   0|    8|          0|
    |layer4_out_V_1_reg_171                                                                  |   8|   0|    8|          0|
    |layer4_out_V_2_reg_176                                                                  |   8|   0|    8|          0|
    |layer5_out_V_0_reg_181                                                                  |  16|   0|   16|          0|
    |layer5_out_V_1_reg_186                                                                  |  16|   0|   16|          0|
    |layer5_out_V_2_reg_191                                                                  |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 162|   0|  162|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|fc1_input            |   in|  168|     ap_none|     fc1_input|       pointer|
|layer7_out_0         |  out|   16|      ap_vld|  layer7_out_0|       pointer|
|layer7_out_0_ap_vld  |  out|    1|      ap_vld|  layer7_out_0|       pointer|
|layer7_out_1         |  out|   16|      ap_vld|  layer7_out_1|       pointer|
|layer7_out_1_ap_vld  |  out|    1|      ap_vld|  layer7_out_1|       pointer|
|layer7_out_2         |  out|   16|      ap_vld|  layer7_out_2|       pointer|
|layer7_out_2_ap_vld  |  out|    1|      ap_vld|  layer7_out_2|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

