Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  9 20:44:49 2023
| Host         : james-surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 202 register/latch pins with no clock driven by root clock pin: clk100m/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: task4A/twohertz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 651 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.300        0.000                      0                  305        0.099        0.000                      0                  305        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.300        0.000                      0                  305        0.099        0.000                      0                  305        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 task4A/twohertz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task4A/twohertz/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.358ns (33.758%)  route 2.665ns (66.242%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.565     5.086    task4A/twohertz/CLK
    SLICE_X36Y45         FDRE                                         r  task4A/twohertz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  task4A/twohertz/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.106     6.649    task4A/twohertz/COUNT_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.773 r  task4A/twohertz/COUNT0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.773    task4A/twohertz/COUNT0_carry__0_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  task4A/twohertz/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    task4A/twohertz/COUNT0_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.551 r  task4A/twohertz/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.558     9.109    task4A/twohertz/clear
    SLICE_X36Y48         FDRE                                         r  task4A/twohertz/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    task4A/twohertz/CLK
    SLICE_X36Y48         FDRE                                         r  task4A/twohertz/COUNT_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.618    14.409    task4A/twohertz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 task4A/twohertz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task4A/twohertz/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.358ns (33.758%)  route 2.665ns (66.242%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.565     5.086    task4A/twohertz/CLK
    SLICE_X36Y45         FDRE                                         r  task4A/twohertz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  task4A/twohertz/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.106     6.649    task4A/twohertz/COUNT_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.773 r  task4A/twohertz/COUNT0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.773    task4A/twohertz/COUNT0_carry__0_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  task4A/twohertz/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    task4A/twohertz/COUNT0_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.551 r  task4A/twohertz/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.558     9.109    task4A/twohertz/clear
    SLICE_X36Y48         FDRE                                         r  task4A/twohertz/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    task4A/twohertz/CLK
    SLICE_X36Y48         FDRE                                         r  task4A/twohertz/COUNT_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.618    14.409    task4A/twohertz/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 task4A/twohertz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task4A/twohertz/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.358ns (33.758%)  route 2.665ns (66.242%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.565     5.086    task4A/twohertz/CLK
    SLICE_X36Y45         FDRE                                         r  task4A/twohertz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  task4A/twohertz/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.106     6.649    task4A/twohertz/COUNT_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.773 r  task4A/twohertz/COUNT0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.773    task4A/twohertz/COUNT0_carry__0_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  task4A/twohertz/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    task4A/twohertz/COUNT0_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.551 r  task4A/twohertz/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.558     9.109    task4A/twohertz/clear
    SLICE_X36Y48         FDRE                                         r  task4A/twohertz/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    task4A/twohertz/CLK
    SLICE_X36Y48         FDRE                                         r  task4A/twohertz/COUNT_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.618    14.409    task4A/twohertz/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 task4A/twohertz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task4A/twohertz/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.358ns (33.758%)  route 2.665ns (66.242%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.565     5.086    task4A/twohertz/CLK
    SLICE_X36Y45         FDRE                                         r  task4A/twohertz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  task4A/twohertz/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.106     6.649    task4A/twohertz/COUNT_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.773 r  task4A/twohertz/COUNT0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.773    task4A/twohertz/COUNT0_carry__0_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  task4A/twohertz/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    task4A/twohertz/COUNT0_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.551 r  task4A/twohertz/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.558     9.109    task4A/twohertz/clear
    SLICE_X36Y48         FDRE                                         r  task4A/twohertz/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    task4A/twohertz/CLK
    SLICE_X36Y48         FDRE                                         r  task4A/twohertz/COUNT_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.618    14.409    task4A/twohertz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 clk100m/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.420ns (37.193%)  route 2.398ns (62.807%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.564     5.085    clk100m/clock_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk100m/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk100m/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.993     6.596    clk100m/COUNT_reg[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     6.720 r  clk100m/COUNT[0]_i_11/O
                         net (fo=1, routed)           0.000     6.720    clk100m/COUNT[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  clk100m/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    clk100m/COUNT_reg[0]_i_3__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.498 r  clk100m/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=33, routed)          1.405     8.903    clk100m/clear
    SLICE_X34Y50         FDRE                                         r  clk100m/COUNT_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    clk100m/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk100m/COUNT_reg[32]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.713    14.207    clk100m/COUNT_reg[32]
  -------------------------------------------------------------------
                         required time                         14.207    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 clk100m/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.420ns (37.207%)  route 2.396ns (62.793%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.564     5.085    clk100m/clock_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk100m/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk100m/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.993     6.596    clk100m/COUNT_reg[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     6.720 r  clk100m/COUNT[0]_i_11/O
                         net (fo=1, routed)           0.000     6.720    clk100m/COUNT[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  clk100m/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    clk100m/COUNT_reg[0]_i_3__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.498 r  clk100m/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=33, routed)          1.404     8.902    clk100m/clear
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.445    14.786    clk100m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.713    14.313    clk100m/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 clk100m/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.420ns (37.207%)  route 2.396ns (62.793%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.564     5.085    clk100m/clock_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk100m/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk100m/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.993     6.596    clk100m/COUNT_reg[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     6.720 r  clk100m/COUNT[0]_i_11/O
                         net (fo=1, routed)           0.000     6.720    clk100m/COUNT[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  clk100m/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    clk100m/COUNT_reg[0]_i_3__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.498 r  clk100m/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=33, routed)          1.404     8.902    clk100m/clear
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.445    14.786    clk100m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.713    14.313    clk100m/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 clk100m/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.420ns (37.207%)  route 2.396ns (62.793%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.564     5.085    clk100m/clock_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk100m/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk100m/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.993     6.596    clk100m/COUNT_reg[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     6.720 r  clk100m/COUNT[0]_i_11/O
                         net (fo=1, routed)           0.000     6.720    clk100m/COUNT[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  clk100m/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    clk100m/COUNT_reg[0]_i_3__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.498 r  clk100m/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=33, routed)          1.404     8.902    clk100m/clear
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.445    14.786    clk100m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.713    14.313    clk100m/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 clk100m/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.420ns (37.207%)  route 2.396ns (62.793%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.564     5.085    clk100m/clock_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk100m/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk100m/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.993     6.596    clk100m/COUNT_reg[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     6.720 r  clk100m/COUNT[0]_i_11/O
                         net (fo=1, routed)           0.000     6.720    clk100m/COUNT[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  clk100m/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    clk100m/COUNT_reg[0]_i_3__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.498 r  clk100m/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=33, routed)          1.404     8.902    clk100m/clear
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.445    14.786    clk100m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.713    14.313    clk100m/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.516ns (39.589%)  route 2.313ns (60.411%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    clk6p25m/CLK
    SLICE_X30Y40         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           1.110     6.712    clk6p25m/COUNT_reg[0]
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.836 r  clk6p25m/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.836    clk6p25m/COUNT[0]_i_16_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk6p25m/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk6p25m/COUNT_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk6p25m/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk6p25m/COUNT_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.710 r  clk6p25m/COUNT_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.203     8.914    clk6p25m/clear
    SLICE_X30Y40         FDRE                                         r  clk6p25m/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    14.784    clk6p25m/CLK
    SLICE_X30Y40         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.713    14.336    clk6p25m/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk100m/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.563     1.446    clk100m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk100m/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.127     1.737    clk100m/COUNT_reg[30]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk100m/COUNT_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk100m/COUNT_reg[28]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clk100m/COUNT_reg[32]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.946    clk100m/COUNT_reg[32]_i_1__0_n_7
    SLICE_X34Y50         FDRE                                         r  clk100m/COUNT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.829     1.957    clk100m/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk100m/COUNT_reg[32]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk100m/COUNT_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 task4A/twohertz/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task4A/twohertz/COUNT_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.564     1.447    task4A/twohertz/CLK
    SLICE_X36Y49         FDRE                                         r  task4A/twohertz/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  task4A/twohertz/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.134     1.722    task4A/twohertz/COUNT_reg[30]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  task4A/twohertz/COUNT_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    task4A/twohertz/COUNT_reg[28]_i_1__1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  task4A/twohertz/COUNT_reg[32]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.936    task4A/twohertz/COUNT_reg[32]_i_1__1_n_7
    SLICE_X36Y50         FDRE                                         r  task4A/twohertz/COUNT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.958    task4A/twohertz/CLK
    SLICE_X36Y50         FDRE                                         r  task4A/twohertz/COUNT_reg[32]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    task4A/twohertz/COUNT_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 task4A/orange_on_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task4A/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.068%)  route 0.129ns (40.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.562     1.445    task4A/CLK
    SLICE_X36Y41         FDRE                                         r  task4A/orange_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  task4A/orange_on_reg/Q
                         net (fo=4, routed)           0.129     1.715    task4A/xy_converter/orange_on
    SLICE_X37Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.760 r  task4A/xy_converter/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.760    task4A/xy_converter_n_18
    SLICE_X37Y41         FDRE                                         r  task4A/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.831     1.958    task4A/CLK
    SLICE_X37Y41         FDRE                                         r  task4A/oled_data_reg[10]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.091     1.549    task4A/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 task4A/twohertz/COUNT_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task4A/twohertz/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.231ns (37.407%)  route 0.387ns (62.593%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.562     1.445    task4A/twohertz/CLK
    SLICE_X36Y50         FDRE                                         r  task4A/twohertz/COUNT_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  task4A/twohertz/COUNT_reg[32]/Q
                         net (fo=3, routed)           0.247     1.833    task4A/twohertz/COUNT_reg[32]
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.878 r  task4A/twohertz/SLOW_CLOCK_i_3__1/O
                         net (fo=1, routed)           0.140     2.018    task4A/twohertz/SLOW_CLOCK_i_3__1_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.045     2.063 r  task4A/twohertz/SLOW_CLOCK_i_1__1/O
                         net (fo=1, routed)           0.000     2.063    task4A/twohertz/SLOW_CLOCK_i_1__1_n_0
    SLICE_X38Y46         FDRE                                         r  task4A/twohertz/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.959    task4A/twohertz/CLK
    SLICE_X38Y46         FDRE                                         r  task4A/twohertz/SLOW_CLOCK_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.835    task4A/twohertz/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk100m/SLOW_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.563     1.446    clk100m/clock_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clk100m/SLOW_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk100m/SLOW_CLOCK_reg/Q
                         net (fo=2, routed)           0.168     1.755    clk100m/clk100
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.800 r  clk100m/SLOW_CLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    clk100m/SLOW_CLOCK_i_1__0_n_0
    SLICE_X35Y47         FDRE                                         r  clk100m/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.959    clk100m/clock_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clk100m/SLOW_CLOCK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091     1.537    clk100m/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk100m/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.562     1.445    clk100m/clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  clk100m/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk100m/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.127     1.736    clk100m/COUNT_reg[6]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk100m/COUNT_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    clk100m/COUNT_reg[4]_i_1__0_n_5
    SLICE_X34Y43         FDRE                                         r  clk100m/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.831     1.958    clk100m/clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  clk100m/COUNT_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    clk100m/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.562     1.445    clk6p25m/CLK
    SLICE_X30Y40         FDRE                                         r  clk6p25m/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk6p25m/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.127     1.736    clk6p25m/COUNT_reg[2]
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk6p25m/COUNT_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.846    clk6p25m/COUNT_reg[0]_i_2_n_5
    SLICE_X30Y40         FDRE                                         r  clk6p25m/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.831     1.958    clk6p25m/CLK
    SLICE_X30Y40         FDRE                                         r  clk6p25m/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.134     1.579    clk6p25m/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.564     1.447    clk6p25m/CLK
    SLICE_X30Y47         FDRE                                         r  clk6p25m/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk6p25m/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.127     1.738    clk6p25m/COUNT_reg[30]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  clk6p25m/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    clk6p25m/COUNT_reg[28]_i_1_n_5
    SLICE_X30Y47         FDRE                                         r  clk6p25m/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.833     1.960    clk6p25m/CLK
    SLICE_X30Y47         FDRE                                         r  clk6p25m/COUNT_reg[30]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.134     1.581    clk6p25m/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk100m/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.563     1.446    clk100m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk100m/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.127     1.737    clk100m/COUNT_reg[30]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk100m/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.847    clk100m/COUNT_reg[28]_i_1__0_n_5
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.959    clk100m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk100m/COUNT_reg[30]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    clk100m/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.562     1.445    clk6p25m/CLK
    SLICE_X30Y41         FDRE                                         r  clk6p25m/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk6p25m/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.127     1.736    clk6p25m/COUNT_reg[6]
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk6p25m/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    clk6p25m/COUNT_reg[4]_i_1_n_5
    SLICE_X30Y41         FDRE                                         r  clk6p25m/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.831     1.958    clk6p25m/CLK
    SLICE_X30Y41         FDRE                                         r  clk6p25m/COUNT_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134     1.579    clk6p25m/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   clk100m/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   clk100m/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   clk100m/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   clk100m/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   clk100m/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   clk100m/COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clk100m/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clk100m/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   clk6p25m/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clk6p25m/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clk6p25m/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clk6p25m/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   clk6p25m/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   clk6p25m/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   clk6p25m/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   clk6p25m/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   clk6p25m/COUNT_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   task4A/twohertz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   task4A/twohertz/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   task4A/DEBOUNCE_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   task4A/DEBOUNCE_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   task4A/DEBOUNCE_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   task4A/DEBOUNCE_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   task4A/DEBOUNCE_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   task4A/DEBOUNCE_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   task4A/DEBOUNCE_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   task4A/DEBOUNCE_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   task4A/twohertz/COUNT_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   task4A/DEBOUNCE_reg[0]/C



