# ADC v3 with F3 specific fields

_include:
  - adc_v3.yaml
CR:
  ADVREGEN:
    Intermediate: [0, Intermediate state required when moving the ADC voltage regulator between states]
    Enabled: [1, ADC voltage regulator enabled]
    Disabled: [2, ADC voltage regulator disabled]
CFGR:
  EXTSEL:
    TIM1_CC1: [0, Timer 1 CC1 event]
    TIM1_CC2: [1, Timer 1 CC2 event]
    TIM1_CC3: [2, Timer 1 CC3 event]
    TIM2_CC2: [3, Timer 2 CC2 event]
    TIM3_TRGO: [4, Timer 3 TRGO event]
    EXTI11: [6, EXTI line 11]
    HRTIM_ADCTRG1: [7, HRTIM_ADCTRG1 event]
    HRTIM_ADCTRG3: [8, HRTIM_ADCTRG3 event]
    TIM1_TRGO: [9, Timer 1 TRGO event]
    TIM1_TRGO2: [10, Timer 1 TRGO2 event]
    TIM2_TRGO: [11, Timer 2 TRGO event]
    TIM6_TRGO: [13, Timer 6 TRGO event]
    TIM15_TRGO: [14, Timer 15 TRGO event]
    TIM3_CC4: [15, Timer 3 CC4 event]
  ALIGN:
    Right: [0, Right alignment]
    Left: [1, Left alignment]
  RES:
    Bits12: [0, 12-bit]
    Bits10: [1, 10-bit]
    Bits8: [2, 8-bit]
    Bits6: [3, 6-bit]
  DMACFG:
    OneShot: [0, DMA One Shot mode selected]
    Circular: [1, DMA Circular mode selected]
  DMAEN:
    Disabled: [0, DMA disabled]
    Enabled: [1, DMA enabled]
JSQR:
  JEXTSEL:
    TIM1_TRGO: [0, Timer 1 TRGO event]
    TIM1_CC4: [1, Timer 1 CC4 event]
    TIM2_TRGO: [2, Timer 2 TRGO event]
    TIM2_CC1: [3, Timer 2 CC1 event]
    TIM3_CC4: [4, Timer 3 CC4 event]
    EXTI15: [6, EXTI line 15]
    TIM1_TRGO2: [8, Timer 1 TRGO2 event]
    HRTIM_ADCTRG2: [9, HRTIM_ADCTRG2 event]
    HRTIM_ADCTRG4: [10, HRTIM_ADCTRG4 event]
    TIM3_CC3: [11, Timer 3 CC3 event]
    TIM3_TRGO: [12, Timer 3 TRGO event]
    TIM3_CC1: [13, Timer 3 CC1 event]
    TIM6_TRGO: [14, Timer 6 TRGO event]
    TIM15_TRGO: [15, Timer 15 TRGO event]
SMPR?:
  SMP*:
    Cycles1_5: [0, 1.5 ADC clock cycles]
    Cycles2_5: [1, 2.5 ADC clock cycles]
    Cycles4_5: [2, 4.5 ADC clock cycles]
    Cycles7_5: [3, 7.5 ADC clock cycles]
    Cycles19_5: [4, 19.5 ADC clock cycles]
    Cycles61_5: [5, 61.5 ADC clock cycles]
    Cycles181_5: [6, 181.5 ADC clock cycles]
    Cycles601_5: [7, 601.5 ADC clock cycles]
TR1:
  "[HL]T1": [0, 0xFFF]
"TR[23]":
  "[HL]T?": [0, 0xFF]

DR:
  RDATA: [0, 0xFFFF]

OFR?:
  OFFSET_EN:
    Disabled: [0, Offset disabled]
    Enabled: [1, Offset enabled]
  OFFSET_CH: [0, 31]
  OFFSET: [0, 0xFFF]

JDR?:
  JDATA: [0, 0xFFFF]

CALFACT:
  CALFACT_[DS]: [0, 0x7F]
