`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:47:36 CST (Jun  9 2025 08:47:36 UTC)

module dut_LessThan_1U_229_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire lt_15_26_n_0, lt_15_26_n_3, lt_15_26_n_5, n_15, n_16;
  NOR2X1 lt_15_26_g120(.A (lt_15_26_n_5), .B (lt_15_26_n_3), .Y (out1));
  NOR2X1 lt_15_26_g121(.A (lt_15_26_n_0), .B (n_16), .Y (lt_15_26_n_5));
  AOI21X1 lt_15_26_g123(.A0 (in1[5]), .A1 (in1[4]), .B0 (lt_15_26_n_0),
       .Y (lt_15_26_n_3));
  OR2XL lt_15_26_g2(.A (in1[7]), .B (in1[6]), .Y (lt_15_26_n_0));
  NAND2BX2 g2(.AN (in1[3]), .B (n_15), .Y (n_16));
  OAI21X4 g3(.A0 (in1[1]), .A1 (in1[0]), .B0 (in1[2]), .Y (n_15));
endmodule


