
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1;
1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "network_4_8_12_16_36_16";
network_4_8_12_16_36_16
set SRC_FILE "network_4_8_12_16_36_16.sv";
network_4_8_12_16_36_16.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./network_4_8_12_16_36_16.sv
Compiling source file ./network_4_8_12_16_36_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'network_4_8_12_16_36_16'.
Information: Building the design 'layer1_8_4_8_16'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:135: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:136: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:137: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:138: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:139: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:140: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:141: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:142: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:143: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 133 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           134            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:908: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:909: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:910: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:911: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:912: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:913: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:914: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:915: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:916: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:917: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:918: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:919: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:920: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 906 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           907            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1965: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1966: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1967: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1968: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1969: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1970: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1971: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1972: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1973: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1974: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1975: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1976: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1977: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1978: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1979: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1980: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1981: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1963 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1964           |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_8_4_8_16' with
	the parameters "16,4,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_LOGSIZE3 line 3115 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE4_LOGSIZE3/3116 |   4    |   16    |      2       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:565: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:567: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 562 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           563            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_0 line 562 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_0'. (HDL-193)

Statistics for case statements in always block at line 674 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           675            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_0 line 674 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:578: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:579: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:580: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:581: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 576 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           577            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_1 line 576 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_1'. (HDL-193)

Statistics for case statements in always block at line 685 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           686            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_1 line 685 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:595: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 590 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           591            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_2 line 590 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:698: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 696 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           697            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_2 line 696 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:606: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:607: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:608: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:609: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 604 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           605            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_3 line 604 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:709: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 707 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           708            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_3 line 707 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:620: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:623: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 618 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           619            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_4 line 618 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:720: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 718 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           719            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_4 line 718 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:634: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:635: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 632 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_5 line 632 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:731: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 729 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           730            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_5 line 729 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:651: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 646 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           647            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_6 line 646 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:742: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 740 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           741            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_6 line 740 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:663: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:664: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 660 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           661            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_7 line 660 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:753: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 751 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           752            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_7 line 751 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_datapath' instantiated from design 'layer1_8_4_8_16' with
	the parameters "8,4,16,8". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:176: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:200: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_8_4_8_16_datapath_M8_N4_T16_P8 line 165 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_datapath_M8_N4_T16_P8 line 175 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_datapath_M8_N4_T16_P8 line 187 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mul_out_save_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_datapath_M8_N4_T16_P8 line 192 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_ctrlpath' instantiated from design 'layer1_8_4_8_16' with
	the parameters "8,4,16,8". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:271: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:383: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:391: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:399: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:407: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:415: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:423: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:431: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:439: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:462: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:505: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:529: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 259 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 268 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 279 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 291 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 302 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 313 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 324 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_3_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 335 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_4_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 346 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_5_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 357 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_6_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 368 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_7_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 380 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_0_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 388 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_1_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 396 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_2_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 404 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_3_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 412 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_4_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 420 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_5_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 428 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_6_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 436 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_7_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 444 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 450 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_en_y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 455 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 459 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8 line 467 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sel_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_12_8_12_16' with
	the parameters "16,8,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_LOGSIZE4 line 3115 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE8_LOGSIZE4/3116 |   8    |   16    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1433: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1435: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1437: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1438: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1440: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1431 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1432           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_0 line 1431 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1649: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1647 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1648           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_0 line 1647 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1453: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1454: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1449 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1450           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_1 line 1449 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1660: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1658 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1659           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_1 line 1658 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1473: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1474: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1475: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1467 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1468           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_2 line 1467 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1671: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1669 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1670           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_2 line 1669 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1487: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1488: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1485 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1486           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_3 line 1485 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_3'. (HDL-193)

Statistics for case statements in always block at line 1680 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1681           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_3 line 1680 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1506: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1507: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1509: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1510: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1512: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1503 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1504           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_4 line 1503 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_4'. (HDL-193)

Statistics for case statements in always block at line 1691 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1692           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_4 line 1691 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1525: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1528: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1529: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1530: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1521 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1522           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_5 line 1521 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_5'. (HDL-193)

Statistics for case statements in always block at line 1702 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1703           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_5 line 1702 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1539 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1540           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_6 line 1539 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1715: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1713 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1714           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_6 line 1713 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1559: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1561: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1566: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1557 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1558           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_7 line 1557 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_7'. (HDL-193)

Statistics for case statements in always block at line 1724 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1725           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_7 line 1724 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1578: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1580: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1581: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1584: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1575 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1576           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_8 line 1575 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1737: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1735 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1736           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_8 line 1735 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1595: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1598: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1599: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1600: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1601: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1602: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1593 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1594           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_9 line 1593 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_9'. (HDL-193)

Statistics for case statements in always block at line 1746 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1747           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_9 line 1746 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1613: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1614: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1615: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1617: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1618: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1620: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1611 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1612           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_10 line 1611 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_10'. (HDL-193)

Statistics for case statements in always block at line 1757 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1758           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_10 line 1757 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1631: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1633: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1636: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1637: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1629 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1630           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_11 line 1629 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_11'. (HDL-193)

Statistics for case statements in always block at line 1768 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1769           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_11 line 1768 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_datapath' instantiated from design 'layer2_12_8_12_16' with
	the parameters "12,8,16,12". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:953: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:977: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_12_8_12_16_datapath_M12_N8_T16_P12 line 942 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_datapath_M12_N8_T16_P12 line 952 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_datapath_M12_N8_T16_P12 line 964 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mul_out_save_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_datapath_M12_N8_T16_P12 line 969 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_ctrlpath' instantiated from design 'layer2_12_8_12_16' with
	the parameters "12,8,16,12". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1064: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1220: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1228: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1236: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1244: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1252: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1260: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1268: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1276: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1284: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1292: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1300: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1308: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1331: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1374: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1381: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1398: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1052 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1061 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1072 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1084 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1095 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1106 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1117 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_3_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1128 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_4_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1139 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_5_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1150 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_6_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1161 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_7_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1172 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_8_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1183 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_9_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1194 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_10_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1205 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_11_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1217 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_0_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1225 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_1_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1233 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_2_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1241 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_3_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1249 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_4_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1257 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_5_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1265 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_6_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1273 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_7_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1281 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_8_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1289 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_9_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1297 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_10_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1305 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_11_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1313 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1319 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_en_y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1324 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1328 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1336 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sel_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_16_12_16_16' with
	the parameters "16,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_LOGSIZE4 line 3115 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2586: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2587: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2590: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2592: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2594: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2597: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2584 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2585           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_0 line 2584 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2938: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2936 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2937           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_0 line 2936 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2609: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2612: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2613: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2614: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2616: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2617: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2618: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2606 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2607           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_1 line 2606 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_1'. (HDL-193)

Statistics for case statements in always block at line 2947 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2948           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_1 line 2947 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2631: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2633: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2634: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2638: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2639: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2640: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2628 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2629           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_2 line 2628 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2960: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2958 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2959           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_2 line 2958 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2652: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2653: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2654: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2655: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2656: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2657: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2658: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2659: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2660: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2661: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2663: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2650 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2651           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_3 line 2650 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2971: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2969 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2970           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_3 line 2969 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2676: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2678: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2679: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2681: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2684: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2685: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2672 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2673           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_4 line 2672 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2982: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2980 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2981           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_4 line 2980 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2697: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2704: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2706: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2694 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2695           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_5 line 2694 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2993: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2991 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2992           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_5 line 2991 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2721: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2722: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2723: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2726: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2716 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2717           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_6 line 2716 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:3004: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3002 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3003           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_6 line 3002 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2740: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2745: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2747: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2748: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2749: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2750: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2738 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2739           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_7 line 2738 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:3015: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3013 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3014           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_7 line 3013 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2762: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2763: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2765: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2767: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2771: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2772: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2773: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2760 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2761           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_8 line 2760 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:3026: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3024 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3025           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_8 line 3024 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2787: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2788: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2790: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2794: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2795: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2782 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2783           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_9 line 2782 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_9'. (HDL-193)

Statistics for case statements in always block at line 3035 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3036           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_9 line 3035 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2806: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2807: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2809: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2811: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2812: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2814: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2815: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2804 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2805           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_10 line 2804 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_10'. (HDL-193)

Statistics for case statements in always block at line 3046 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3047           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_10 line 3046 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2828: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2831: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2834: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2837: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2838: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2839: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2826 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2827           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_11 line 2826 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_11'. (HDL-193)

Statistics for case statements in always block at line 3057 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3058           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_11 line 3057 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_12'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2851: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2854: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2855: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2857: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2858: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2859: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2848 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2849           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_12 line 2848 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_12'. (HDL-193)

Statistics for case statements in always block at line 3068 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3069           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_12 line 3068 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_13'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2872: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2873: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2876: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2877: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2881: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2870 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2871           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_13 line 2870 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_13'. (HDL-193)

Statistics for case statements in always block at line 3079 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3080           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_13 line 3079 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_14'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2894: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2895: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2898: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2901: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2902: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2892 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2893           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_14 line 2892 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_14'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:3092: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3090 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3091           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_14 line 3090 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_15'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2918: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2920: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2924: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2925: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2926: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2927: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2914 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2915           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_15 line 2914 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_15'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:3103: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3101 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3102           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_15 line 3101 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_datapath' instantiated from design 'layer3_16_12_16_16' with
	the parameters "16,12,16,16". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2014: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2038: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_16_12_16_16_datapath_M16_N12_T16_P16 line 2003 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_datapath_M16_N12_T16_P16 line 2013 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_datapath_M16_N12_T16_P16 line 2025 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mul_out_save_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_datapath_M16_N12_T16_P16 line 2030 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_ctrlpath' instantiated from design 'layer3_16_12_16_16' with
	the parameters "16,12,16,16". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2141: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2341: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2349: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2357: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2365: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2373: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2381: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2389: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2397: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2405: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2413: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2421: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2429: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2437: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2445: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2453: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2461: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2484: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2527: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2534: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2551: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2129 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2138 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2149 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_count_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2161 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2172 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2183 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2194 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_3_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2205 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_4_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2216 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_5_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2227 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_6_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2238 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_7_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2249 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_8_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2260 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_9_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2271 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_10_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2282 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_11_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2293 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_12_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2304 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_13_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2315 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_14_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2326 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_15_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2338 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_0_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2346 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_1_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2354 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_2_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2362 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_3_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2370 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_4_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2378 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_5_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2386 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_6_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2394 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_7_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2402 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_8_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2410 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_9_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2418 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_10_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2426 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_11_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2434 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_12_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2442 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_13_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2450 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_14_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2458 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_15_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2466 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2472 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_en_y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2477 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2481 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2489 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sel_count_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 58 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16'
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16'. (DDB-72)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0'
  Processing 'layer3_16_12_16_16_B_rom_15'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_15'
  Processing 'layer3_16_12_16_16_B_rom_14'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_14'
  Processing 'layer3_16_12_16_16_B_rom_13'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_13'
  Processing 'layer3_16_12_16_16_B_rom_12'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_12'
  Processing 'layer3_16_12_16_16_B_rom_11'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_11'
  Processing 'layer3_16_12_16_16_B_rom_10'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_10'
  Processing 'layer3_16_12_16_16_B_rom_9'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_9'
  Processing 'layer3_16_12_16_16_B_rom_8'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_8'
  Processing 'layer3_16_12_16_16_B_rom_7'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_7'
  Processing 'layer3_16_12_16_16_B_rom_6'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_6'
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_B_rom_5'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_5'
  Processing 'layer3_16_12_16_16_B_rom_4'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_4'
  Processing 'layer3_16_12_16_16_B_rom_3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_3'
  Processing 'layer3_16_12_16_16_B_rom_2'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_2'
  Processing 'layer3_16_12_16_16_B_rom_1'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_1'
  Processing 'layer3_16_12_16_16_B_rom_0'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_0'
  Processing 'memory_WIDTH16_SIZE12_LOGSIZE4'
  Processing 'layer3_16_12_16_16'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12'
Information: Added key list 'DesignWare' to design 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12'. (DDB-72)
Information: The register 'out_count_reg[3]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[2]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[1]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[0]' will be removed. (OPT-1207)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0'
Information: Added key list 'DesignWare' to design 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0'. (DDB-72)
  Processing 'layer2_12_8_12_16_B_rom_11'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_11'
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_B_rom_10'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_10'
  Processing 'layer2_12_8_12_16_B_rom_9'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_9'
  Processing 'layer2_12_8_12_16_B_rom_8'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_8'
  Processing 'layer2_12_8_12_16_B_rom_7'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_7'
  Processing 'layer2_12_8_12_16_B_rom_6'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_6'
  Processing 'layer2_12_8_12_16_B_rom_5'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_5'
  Processing 'layer2_12_8_12_16_B_rom_4'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_4'
  Processing 'layer2_12_8_12_16_B_rom_3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_3'
  Processing 'layer2_12_8_12_16_B_rom_2'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_2'
  Processing 'layer2_12_8_12_16_B_rom_1'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_1'
  Processing 'layer2_12_8_12_16_B_rom_0'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_0'
  Processing 'memory_WIDTH16_SIZE8_LOGSIZE4'
  Processing 'layer2_12_8_12_16'
  Processing 'layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8'
Information: Added key list 'DesignWare' to design 'layer1_8_4_8_16_ctrlpath_M8_N4_T16_P8'. (DDB-72)
Information: The register 'addr_w2_5_reg[3]' will be removed. (OPT-1207)
Information: The register 'addr_w2_7_reg[3]' will be removed. (OPT-1207)
Information: The register 'addr_w2_6_reg[3]' will be removed. (OPT-1207)
Information: The register 'addr_w2_4_reg[3]' will be removed. (OPT-1207)
Information: The register 'addr_w2_3_reg[3]' will be removed. (OPT-1207)
Information: The register 'addr_w2_2_reg[3]' will be removed. (OPT-1207)
Information: The register 'addr_w2_1_reg[3]' will be removed. (OPT-1207)
Information: The register 'addr_w2_0_reg[3]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[3]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[2]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[1]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[0]' will be removed. (OPT-1207)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_0'
Information: Added key list 'DesignWare' to design 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_0'. (DDB-72)
  Processing 'layer1_8_4_8_16_B_rom_7'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom_7'
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B_rom_6'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom_6'
  Processing 'layer1_8_4_8_16_B_rom_5'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom_5'
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B_rom_4'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom_4'
  Processing 'layer1_8_4_8_16_B_rom_3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom_3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B_rom_2'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom_2'
  Processing 'layer1_8_4_8_16_B_rom_1'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom_1'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B_rom_0'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom_0'
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE4_LOGSIZE3'
  Processing 'layer1_8_4_8_16'
  Processing 'network_4_8_12_16_36_16'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_0'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_1'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_2'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_3'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_4'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_5'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_6'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_7'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_8'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_9'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_10'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_11'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_12'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_13'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_14'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_15'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_16'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_add_0'
  Mapping 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0_DW_cmp_1'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_0'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_1'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_2'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_3'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_4'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_5'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_6'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_7'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_8'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_9'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_10'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_11'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_1_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_1_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_2_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_2_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_3_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_3_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_4_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_4_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_5_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_5_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_6_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_6_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_7_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_7_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_8_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_8_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_9_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_9_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_10_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_10_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_11_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_11_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0_DW01_add_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_1_DW_cmp_0'
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_1_DW01_add_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_2_DW_cmp_0'
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_2_DW01_add_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_3_DW_cmp_0'
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_3_DW01_add_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_4_DW_cmp_0'
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_4_DW01_add_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_5_DW_cmp_0'
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_5_DW01_add_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_6_DW_cmp_0'
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_6_DW01_add_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_7_DW_cmp_0'
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_7_DW01_add_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_0_DW_cmp_0'
  Processing 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_0_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_11_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_10_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_9_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_8_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_7_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_6_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_5_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_4_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_3_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_2_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_1_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0_DW_mult_tc_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_7_DW_mult_tc_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_6_DW_mult_tc_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_5_DW_mult_tc_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_4_DW_mult_tc_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_3_DW_mult_tc_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_2_DW_mult_tc_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_1_DW_mult_tc_0'
  Mapping 'layer1_8_4_8_16_datapath_M8_N4_T16_P8_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0'. (DDB-72)
Information: The register 'layer2/c/addr_w2_0_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_1_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_2_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_3_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_4_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_5_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_6_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_7_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_8_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_9_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_10_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_11_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_0_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_1_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_2_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_3_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_4_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_5_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_6_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_7_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_8_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_9_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_10_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_11_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_12_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_13_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_14_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_15_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[3]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[2]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[1]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[0]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29   65777.8      5.62    4512.5   18197.9                          
    0:00:29   65777.8      5.62    4512.5   18197.9                          
    0:00:30   65829.4      5.62    4512.5   14930.9                          
    0:00:30   65938.5      5.62    3394.2   11408.2                          
    0:00:30   65993.8      5.62    3394.2    8039.4                          
    0:00:30   66110.3      1.54    1440.8    3375.0                          
    0:00:43   58501.9      0.72     658.6      91.4                          
    0:00:43   58395.5      0.72     658.6      91.4                          
    0:00:43   58395.5      0.72     658.6      91.4                          
    0:00:44   58392.9      0.72     658.6      91.4                          
    0:00:44   58392.9      0.72     658.6      91.4                          
    0:00:44   58392.9      0.72     658.6      91.4                          
    0:00:50   47448.5      0.72     560.3       8.0                          
    0:00:52   47402.0      0.72     549.9       8.0                          
    0:00:52   47405.7      0.71     548.0       8.0                          
    0:00:53   47412.9      0.69     546.0       8.0                          
    0:00:53   47418.2      0.69     544.9       8.0                          
    0:00:53   47424.9      0.69     543.6       8.0                          
    0:00:54   47428.6      0.69     542.3       8.0                          
    0:00:54   47434.2      0.68     541.0       8.0                          
    0:00:54   47445.4      0.68     539.5       8.0                          
    0:00:55   47450.1      0.67     539.8       8.0                          
    0:00:55   47462.1      0.67     537.7       8.0                          
    0:00:55   47470.4      0.67     536.8       8.0                          
    0:00:55   47479.7      0.66     535.7       8.0                          
    0:00:56   47497.2      0.66     532.8       8.0                          
    0:00:56   47512.7      0.65     531.6       8.0                          
    0:00:56   47526.2      0.65     531.0       8.0                          
    0:00:56   47540.1      0.64     530.4       8.0                          
    0:00:57   47550.2      0.64     526.5       8.0                          
    0:00:57   47560.0      0.64     525.3       8.0                          
    0:00:57   47560.0      0.64     525.3       8.0                          
    0:00:57   47560.0      0.64     525.3       8.0                          
    0:00:57   47561.9      0.64     525.3       3.5                          
    0:00:57   47563.7      0.64     525.3       0.0                          
    0:00:57   47563.7      0.64     525.3       0.0                          
    0:00:57   47563.7      0.64     525.3       0.0                          
    0:00:57   47563.7      0.64     525.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:57   47563.7      0.64     525.3       0.0                          
    0:00:58   47582.3      0.63     522.8       0.0 layer3/d_3/f_reg[14]/D   
    0:00:58   47612.4      0.62     517.6       0.0 layer1/d_7/f_reg[15]/D   
    0:00:58   47626.0      0.62     505.0       0.0 layer1/d_7/f_reg[14]/D   
    0:00:58   47644.9      0.62     502.7       0.0 layer3/d_7/f_reg[14]/D   
    0:00:58   47665.3      0.61     502.0       0.0 layer3/d_14/f_reg[14]/D  
    0:00:59   47689.8      0.61     500.0       0.0 layer1/d_1/f_reg[15]/D   
    0:00:59   47700.2      0.61     499.8       0.0 layer3/d_0/f_reg[15]/D   
    0:00:59   47710.3      0.61     498.5       0.0 layer2/d_10/f_reg[14]/D  
    0:00:59   47721.2      0.60     497.2       0.0 layer3/d_4/f_reg[12]/D   
    0:00:59   47736.9      0.60     496.2       0.0 layer1/d_4/f_reg[15]/D   
    0:01:00   47747.3      0.60     495.4       0.0 layer1/d_7/f_reg[14]/D   
    0:01:00   47759.5      0.60     494.0       0.0 layer3/d_9/f_reg[14]/D   
    0:01:00   47763.5      0.60     493.8       0.0 layer2/d_4/f_reg[14]/D   
    0:01:00   47768.3      0.60     493.5       0.0 layer3/d_8/f_reg[14]/D   
    0:01:00   47775.7      0.60     493.1       0.0 layer3/d_0/f_reg[15]/D   
    0:01:00   47781.6      0.60     492.3       0.0 layer3/d_1/f_reg[15]/D   
    0:01:00   47793.8      0.60     492.0       0.0 layer1/d_0/f_reg[15]/D   
    0:01:00   47810.3      0.59     491.2       0.0 layer3/d_14/f_reg[14]/D  
    0:01:01   47814.8      0.59     490.6       0.0 layer1/d_6/f_reg[14]/D   
    0:01:01   47819.4      0.59     490.2       0.0 layer3/d_15/f_reg[12]/D  
    0:01:01   47824.7      0.59     472.3       0.0 layer3/d_6/f_reg[14]/D   
    0:01:01   47831.1      0.59     472.1       0.0 layer2/d_6/f_reg[14]/D   
    0:01:01   47835.3      0.59     471.6       0.0 layer3/d_9/f_reg[15]/D   
    0:01:01   47841.2      0.59     471.4       0.0 layer2/d_9/f_reg[14]/D   
    0:01:01   47852.1      0.59     471.0       0.0 layer2/d_1/f_reg[14]/D   
    0:01:01   47855.8      0.59     470.7       0.0 layer2/d_1/f_reg[14]/D   
    0:01:02   47864.6      0.58     470.1       0.0 layer2/d_5/f_reg[14]/D   
    0:01:02   47870.2      0.58     469.1       0.0 layer2/d_7/f_reg[15]/D   
    0:01:02   47873.3      0.58     468.9       0.0 layer2/d_8/f_reg[14]/D   
    0:01:02   47888.8      0.58     468.3       0.0 layer1/d_7/f_reg[14]/D   
    0:01:02   47890.1      0.58     468.3       0.0 layer3/d_12/f_reg[14]/D  
    0:01:02   47895.2      0.58     468.1       0.0 layer2/d_6/f_reg[14]/D   
    0:01:02   47905.8      0.58     467.2       0.0 layer3/d_0/f_reg[15]/D   
    0:01:03   47915.1      0.58     466.3       0.0 layer3/d_7/f_reg[14]/D   
    0:01:03   47923.6      0.58     465.7       0.0 layer2/d_0/f_reg[15]/D   
    0:01:03   47928.9      0.58     465.3       0.0 layer3/d_9/f_reg[14]/D   
    0:01:03   47932.4      0.58     465.1       0.0 layer1/d_6/f_reg[14]/D   
    0:01:03   47937.5      0.58     464.7       0.0 layer3/d_5/f_reg[14]/D   
    0:01:03   47942.8      0.58     464.3       0.0 layer1/d_1/f_reg[14]/D   
    0:01:03   47948.9      0.57     463.6       0.0 layer3/d_2/f_reg[15]/D   
    0:01:03   47954.5      0.57     451.4       0.0 layer2/d_5/f_reg[15]/D   
    0:01:03   47957.9      0.57     450.7       0.0 layer2/d_11/f_reg[14]/D  
    0:01:04   47965.4      0.57     449.9       0.0 layer2/d_1/f_reg[15]/D   
    0:01:04   47972.6      0.57     449.4       0.0 layer2/d_11/f_reg[14]/D  
    0:01:04   47980.5      0.57     449.0       0.0 layer3/d_9/f_reg[14]/D   
    0:01:04   47988.3      0.57     448.8       0.0 layer3/d_7/f_reg[15]/D   
    0:01:04   47997.6      0.57     448.5       0.0 layer2/d_1/f_reg[14]/D   
    0:01:04   48001.0      0.57     448.0       0.0 layer3/d_12/f_reg[15]/D  
    0:01:04   48003.4      0.57     447.9       0.0 layer1/d_7/f_reg[15]/D   
    0:01:04   48009.8      0.57     447.4       0.0 layer3/d_4/f_reg[12]/D   
    0:01:04   48017.5      0.57     447.3       0.0 layer1/d_2/f_reg[15]/D   
    0:01:05   48024.7      0.57     447.0       0.0 layer2/d_9/f_reg[15]/D   
    0:01:05   48026.3      0.56     446.8       0.0 layer3/d_8/f_reg[14]/D   
    0:01:05   48029.5      0.56     446.2       0.0 layer1/d_5/f_reg[14]/D   
    0:01:05   48033.5      0.56     445.5       0.0 layer2/d_0/f_reg[15]/D   
    0:01:05   48042.0      0.56     445.3       0.0 layer2/d_8/f_reg[14]/D   
    0:01:05   48049.7      0.56     445.4       0.0 layer2/d_10/f_reg[14]/D  
    0:01:05   48049.7      0.56     445.1       0.0 layer1/d_2/f_reg[14]/D   
    0:01:05   48051.8      0.56     444.7       0.0 layer3/d_10/f_reg[14]/D  
    0:01:05   48065.7      0.56     443.3       0.0 layer3/d_12/f_reg[15]/D  
    0:01:06   48072.3      0.56     442.9       0.0 layer3/d_12/f_reg[14]/D  
    0:01:06   48084.0      0.56     442.4       0.0 layer2/d_9/f_reg[14]/D   
    0:01:06   48090.4      0.56     442.3       0.0 layer3/d_9/f_reg[14]/D   
    0:01:06   48094.7      0.56     441.9       0.0 layer2/d_0/f_reg[15]/D   
    0:01:06   48098.4      0.56     441.8       0.0 layer3/d_0/f_reg[15]/D   
    0:01:06   48101.6      0.56     441.5       0.0 layer3/d_7/f_reg[15]/D   
    0:01:06   48104.8      0.56     441.4       0.0 layer3/d_1/f_reg[15]/D   
    0:01:06   48106.4      0.56     441.3       0.0 layer3/d_5/f_reg[15]/D   
    0:01:06   48113.0      0.56     441.2       0.0 layer3/d_12/f_reg[15]/D  
    0:01:07   48114.9      0.55     441.1       0.0 layer2/d_6/f_reg[15]/D   
    0:01:07   48117.8      0.55     440.8       0.0 layer3/d_3/f_reg[15]/D   
    0:01:07   48120.5      0.55     440.5       0.0 layer3/d_3/f_reg[15]/D   
    0:01:07   48131.1      0.55     439.4       0.0 layer3/d_13/f_reg[15]/D  
    0:01:07   48134.3      0.55     439.1       0.0 layer2/d_4/f_reg[15]/D   
    0:01:07   48134.6      0.55     438.9       0.0 layer2/d_2/f_reg[15]/D   
    0:01:07   48136.7      0.55     438.1       0.0 layer3/d_14/f_reg[15]/D  
    0:01:07   48144.4      0.55     437.6       0.0 layer2/d_5/f_reg[15]/D   
    0:01:07   48150.5      0.55     437.4       0.0 layer1/d_3/f_reg[15]/D   
    0:01:08   48161.4      0.55     437.1       0.0 layer3/d_1/f_reg[15]/D   
    0:01:08   48163.8      0.55     436.6       0.0 layer3/d_9/f_reg[14]/D   
    0:01:08   48167.0      0.55     435.8       0.0 layer2/d_10/f_reg[15]/D  
    0:01:08   48171.5      0.55     435.4       0.0 layer2/d_11/f_reg[14]/D  
    0:01:08   48173.1      0.55     435.1       0.0 layer3/d_12/f_reg[12]/D  
    0:01:08   48174.5      0.55     434.5       0.0 layer3/d_9/f_reg[15]/D   
    0:01:08   48180.6      0.55     434.4       0.0 layer2/d_7/f_reg[15]/D   
    0:01:08   48181.4      0.54     433.7       0.0 layer1/d_2/f_reg[15]/D   
    0:01:09   48185.4      0.54     433.0       0.0 layer3/d_3/f_reg[15]/D   
    0:01:09   48187.2      0.54     432.6       0.0 layer3/d_11/f_reg[15]/D  
    0:01:09   48187.5      0.54     432.2       0.0 layer3/d_11/f_reg[15]/D  
    0:01:09   48189.1      0.54     432.0       0.0 layer3/d_5/f_reg[15]/D   
    0:01:09   48194.1      0.54     431.8       0.0 layer2/d_2/f_reg[12]/D   
    0:01:09   48197.6      0.54     430.9       0.0 layer1/d_2/f_reg[14]/D   
    0:01:09   48201.9      0.54     429.6       0.0 layer2/d_6/f_reg[15]/D   
    0:01:09   48209.3      0.54     429.5       0.0 layer3/d_8/f_reg[14]/D   
    0:01:09   48211.7      0.54     429.4       0.0 layer2/d_10/f_reg[15]/D  
    0:01:10   48219.7      0.54     429.1       0.0 layer2/d_6/f_reg[15]/D   
    0:01:10   48220.5      0.54     428.8       0.0 layer3/d_2/f_reg[14]/D   
    0:01:10   48224.5      0.54     428.5       0.0 layer1/d_6/f_reg[15]/D   
    0:01:10   48225.8      0.54     428.1       0.0 layer1/d_2/f_reg[14]/D   
    0:01:10   48227.4      0.54     427.8       0.0 layer3/d_9/f_reg[15]/D   
    0:01:10   48229.8      0.53     427.2       0.0 layer2/d_9/f_reg[15]/D   
    0:01:10   48234.6      0.53     426.9       0.0 layer3/d_13/f_reg[14]/D  
    0:01:10   48237.5      0.53     410.6       0.0 layer3/d_0/f_reg[15]/D   
    0:01:10   48238.3      0.53     410.4       0.0 layer2/d_3/f_reg[14]/D   
    0:01:10   48243.6      0.53     410.0       0.0 layer1/d_6/f_reg[15]/D   
    0:01:10   48247.1      0.53     409.8       0.0 layer3/d_0/f_reg[15]/D   
    0:01:11   48253.5      0.53     409.7       0.0 layer1/d_1/f_reg[15]/D   
    0:01:11   48257.5      0.53     409.6       0.0 layer3/d_9/f_reg[12]/D   
    0:01:11   48259.6      0.53     409.3       0.0 layer2/d_9/f_reg[15]/D   
    0:01:11   48264.9      0.53     409.1       0.0 layer3/d_0/f_reg[15]/D   
    0:01:11   48267.3      0.53     408.9       0.0 layer3/d_1/f_reg[14]/D   
    0:01:11   48275.0      0.53     408.6       0.0 layer2/d_0/f_reg[15]/D   
    0:01:11   48276.3      0.53     408.2       0.0 layer3/d_1/f_reg[14]/D   
    0:01:11   48277.7      0.53     408.1       0.0 layer1/d_0/f_reg[14]/D   
    0:01:11   48283.3      0.53     407.8       0.0 layer3/d_2/f_reg[15]/D   
    0:01:11   48284.1      0.53     407.8       0.0 layer3/d_5/f_reg[15]/D   
    0:01:12   48289.9      0.53     407.5       0.0 layer2/d_9/f_reg[15]/D   
    0:01:12   48293.1      0.53     407.5       0.0 layer3/d_0/f_reg[15]/D   
    0:01:12   48297.9      0.52     407.4       0.0 layer3/d_11/f_reg[15]/D  
    0:01:12   48299.5      0.52     407.3       0.0 layer1/d_7/f_reg[15]/D   
    0:01:12   48298.7      0.52     406.9       0.0 layer1/d_3/f_reg[15]/D   
    0:01:12   48301.1      0.52     406.8       0.0 layer3/d_12/f_reg[15]/D  
    0:01:12   48302.7      0.52     406.6       0.0 layer1/d_0/f_reg[15]/D   
    0:01:12   48303.7      0.52     406.6       0.0 layer3/d_0/f_reg[15]/D   
    0:01:12   48304.5      0.52     406.4       0.0 layer2/d_2/f_reg[14]/D   
    0:01:12   48306.4      0.52     405.8       0.0 layer2/d_4/f_reg[15]/D   
    0:01:12   48310.9      0.52     405.7       0.0 layer1/d_0/f_reg[14]/D   
    0:01:12   48311.5      0.52     405.6       0.0 layer1/d_1/f_reg[14]/D   
    0:01:13   48313.3      0.52     405.2       0.0 layer1/d_2/f_reg[15]/D   
    0:01:13   48317.0      0.52     404.8       0.0 layer1/d_6/f_reg[15]/D   
    0:01:13   48322.9      0.52     404.5       0.0 layer2/d_8/f_reg[14]/D   
    0:01:13   48321.3      0.52     404.3       0.0 layer2/d_9/f_reg[15]/D   
    0:01:13   48328.7      0.52     404.2       0.0 layer3/d_10/f_reg[12]/D  
    0:01:13   48333.0      0.52     404.3       0.0 layer1/d_1/f_reg[14]/D   
    0:01:13   48338.3      0.52     404.1       0.0 layer2/d_6/f_reg[14]/D   
    0:01:13   48342.0      0.52     403.9       0.0 layer3/d_15/f_reg[12]/D  
    0:01:13   48347.1      0.52     403.7       0.0 layer3/d_2/f_reg[14]/D   
    0:01:14   48348.2      0.52     403.6       0.0 layer3/d_4/f_reg[15]/D   
    0:01:14   48352.1      0.52     403.4       0.0 layer2/d_1/f_reg[14]/D   
    0:01:14   48354.8      0.52     403.3       0.0 layer3/d_5/f_reg[15]/D   
    0:01:14   48355.9      0.52     403.1       0.0 layer2/d_7/f_reg[14]/D   
    0:01:14   48356.4      0.52     402.9       0.0 layer1/d_1/f_reg[14]/D   
    0:01:14   48358.0      0.52     402.7       0.0 layer2/d_11/f_reg[14]/D  
    0:01:14   48361.2      0.52     402.6       0.0 layer3/d_13/f_reg[15]/D  
    0:01:14   48360.9      0.52     402.5       0.0 layer3/d_6/f_reg[12]/D   
    0:01:14   48366.0      0.51     402.3       0.0 layer3/d_2/f_reg[14]/D   
    0:01:14   48369.2      0.51     402.2       0.0 layer3/d_3/f_reg[12]/D   
    0:01:15   48371.3      0.51     402.1       0.0 layer3/d_9/f_reg[12]/D   
    0:01:15   48379.3      0.51     402.0       0.0 layer1/d_2/f_reg[15]/D   
    0:01:15   48380.1      0.51     401.5       0.0 layer2/d_6/f_reg[11]/D   
    0:01:15   48384.1      0.51     401.4       0.0 layer3/d_8/f_reg[15]/D   
    0:01:15   48381.4      0.51     401.2       0.0 layer2/d_6/f_reg[14]/D   
    0:01:15   48385.1      0.51     400.9       0.0 layer3/d_14/f_reg[15]/D  
    0:01:15   48385.9      0.51     400.8       0.0 layer1/d_0/f_reg[15]/D   
    0:01:15   48389.4      0.51     400.7       0.0 layer3/d_7/f_reg[15]/D   
    0:01:15   48394.4      0.51     400.3       0.0 layer3/d_5/f_reg[15]/D   
    0:01:15   48399.0      0.51     400.2       0.0 layer3/d_8/f_reg[14]/D   
    0:01:16   48401.9      0.51     400.0       0.0 layer2/d_6/f_reg[14]/D   
    0:01:16   48405.9      0.51     399.8       0.0 layer1/d_3/f_reg[12]/D   
    0:01:16   48408.5      0.51     399.7       0.0 layer2/d_9/f_reg[15]/D   
    0:01:16   48413.9      0.51     335.1       0.0 layer3/d_0/f_reg[15]/D   
    0:01:16   48418.4      0.51     335.0       0.0 layer3/d_10/f_reg[12]/D  
    0:01:16   48425.3      0.51     334.9       0.0 layer2/d_0/f_reg[14]/D   
    0:01:16   48426.6      0.51     334.7       0.0 layer3/d_11/f_reg[15]/D  
    0:01:16   48430.9      0.51     334.7       0.0 layer3/d_6/f_reg[14]/D   
    0:01:16   48431.2      0.51     334.6       0.0 layer1/d_7/f_reg[15]/D   
    0:01:16   48438.9      0.51     334.5       0.0 layer3/d_10/f_reg[15]/D  
    0:01:16   48439.1      0.51     334.3       0.0 layer3/d_5/f_reg[15]/D   
    0:01:17   48442.1      0.51     334.1       0.0 layer2/d_6/f_reg[14]/D   
    0:01:17   48441.0      0.51     334.0       0.0 layer2/d_0/f_reg[14]/D   
    0:01:17   48446.0      0.51     334.0       0.0 layer3/d_9/f_reg[12]/D   
    0:01:17   48446.8      0.51     333.8       0.0 layer3/d_0/f_reg[15]/D   
    0:01:17   48445.8      0.51     333.7       0.0 layer3/d_11/f_reg[15]/D  
    0:01:17   48447.6      0.50     333.5       0.0 layer3/d_7/f_reg[15]/D   
    0:01:17   48450.0      0.50     333.3       0.0 layer2/d_11/f_reg[14]/D  
    0:01:17   48454.8      0.50     333.1       0.0 layer2/d_5/f_reg[15]/D   
    0:01:17   48453.8      0.50     333.0       0.0 layer3/d_2/f_reg[14]/D   
    0:01:17   48456.7      0.50     332.7       0.0 layer2/d_8/f_reg[15]/D   
    0:01:18   48458.0      0.50     332.5       0.0 layer3/d_2/f_reg[15]/D   
    0:01:18   48460.9      0.50     332.3       0.0 layer1/d_7/f_reg[15]/D   
    0:01:18   48464.4      0.50     332.3       0.0 layer2/d_4/f_reg[15]/D   
    0:01:18   48477.7      0.50     332.1       0.0 layer2/d_7/f_reg[15]/D   
    0:01:18   48479.8      0.50     332.1       0.0 layer2/d_2/f_reg[13]/D   
    0:01:18   48483.3      0.50     332.0       0.0 layer3/d_5/f_reg[15]/D   
    0:01:18   48487.8      0.50     331.8       0.0 layer2/d_9/f_reg[15]/D   
    0:01:18   48495.8      0.50     331.8       0.0 layer3/d_4/f_reg[15]/D   
    0:01:18   48497.7      0.50     332.0       0.0 layer2/d_10/f_reg[15]/D  
    0:01:19   48505.6      0.50     331.7       0.0 layer1/d_1/f_reg[15]/D   
    0:01:19   48509.6      0.50     331.5       0.0 layer3/d_2/f_reg[12]/D   
    0:01:19   48512.3      0.50     331.4       0.0 layer1/d_2/f_reg[12]/D   
    0:01:19   48513.3      0.50     331.2       0.0 layer3/d_7/f_reg[14]/D   
    0:01:19   48517.3      0.50     331.1       0.0 layer2/d_7/f_reg[14]/D   
    0:01:19   48519.7      0.50     331.0       0.0 layer2/d_3/f_reg[15]/D   
    0:01:19   48523.7      0.50     330.6       0.0 layer2/d_9/f_reg[15]/D   
    0:01:19   48526.6      0.50     330.3       0.0 layer2/d_4/f_reg[15]/D   
    0:01:19   48531.2      0.50     330.3       0.0 layer1/d_6/f_reg[15]/D   
    0:01:19   48534.4      0.50     330.1       0.0 layer3/d_7/f_reg[14]/D   
    0:01:19   48534.9      0.50     330.0       0.0 layer2/d_0/f_reg[15]/D   
    0:01:20   48540.2      0.50     329.8       0.0 layer1/d_6/f_reg[15]/D   
    0:01:20   48541.3      0.50     329.4       0.0 layer2/d_0/f_reg[15]/D   
    0:01:20   48545.0      0.50     329.2       0.0 layer3/d_12/f_reg[13]/D  
    0:01:20   48547.7      0.50     329.0       0.0 layer3/d_5/f_reg[15]/D   
    0:01:20   48550.1      0.49     328.8       0.0 layer2/d_10/f_reg[12]/D  
    0:01:20   48558.0      0.49     328.6       0.0 layer1/d_1/f_reg[15]/D   
    0:01:20   48559.9      0.49     328.4       0.0 layer3/d_6/f_reg[15]/D   
    0:01:20   48562.8      0.49     328.0       0.0 layer2/d_5/f_reg[15]/D   
    0:01:20   48571.6      0.49     327.9       0.0 layer3/d_9/f_reg[14]/D   
    0:01:20   48576.4      0.49     327.9       0.0 layer2/d_3/f_reg[15]/D   
    0:01:20   48581.2      0.49     327.6       0.0 layer3/d_5/f_reg[14]/D   
    0:01:21   48584.1      0.49     327.5       0.0 layer3/d_14/f_reg[12]/D  
    0:01:21   48588.4      0.49     327.3       0.0 layer2/d_1/f_reg[15]/D   
    0:01:21   48589.2      0.49     327.2       0.0 layer2/d_6/f_reg[15]/D   
    0:01:21   48591.0      0.49     327.0       0.0 layer2/d_8/f_reg[15]/D   
    0:01:21   48589.2      0.49     326.7       0.0 layer3/d_6/f_reg[15]/D   
    0:01:21   48593.7      0.49     326.6       0.0 layer2/d_4/f_reg[15]/D   
    0:01:21   48596.3      0.49     326.5       0.0 layer1/d_1/f_reg[15]/D   
    0:01:21   48600.1      0.49     326.5       0.0 layer2/d_7/f_reg[15]/D   
    0:01:21   48603.3      0.49     326.4       0.0 layer2/d_7/f_reg[14]/D   
    0:01:21   48605.4      0.49     326.3       0.0 layer2/d_4/f_reg[15]/D   
    0:01:21   48604.8      0.49     326.2       0.0 layer2/d_3/f_reg[14]/D   
    0:01:22   48608.3      0.49     326.0       0.0 layer3/d_2/f_reg[15]/D   
    0:01:22   48607.5      0.49     325.9       0.0 layer1/d_1/f_reg[15]/D   
    0:01:22   48607.0      0.49     325.8       0.0 layer3/d_6/f_reg[15]/D   
    0:01:22   48609.6      0.49     325.8       0.0 layer1/d_5/f_reg[15]/D   
    0:01:22   48616.3      0.49     325.6       0.0 layer3/d_8/f_reg[15]/D   
    0:01:22   48617.1      0.49     325.5       0.0 layer2/d_6/f_reg[15]/D   
    0:01:22   48620.5      0.49     325.4       0.0 layer2/d_5/f_reg[15]/D   
    0:01:22   48633.0      0.49     324.9       0.0 layer1/d_1/f_reg[15]/D   
    0:01:22   48638.4      0.49     324.6       0.0 layer2/d_11/f_reg[14]/D  
    0:01:22   48644.7      0.49     324.6       0.0 layer3/d_11/f_reg[14]/D  
    0:01:22   48645.5      0.49     324.4       0.0 layer1/d_7/f_reg[15]/D   
    0:01:22   48649.8      0.48     324.2       0.0 layer1/d_0/f_reg[15]/D   
    0:01:23   48655.7      0.48     324.1       0.0 layer3/d_5/f_reg[14]/D   
    0:01:23   48662.8      0.48     323.7       0.0 layer3/d_4/f_reg[14]/D   
    0:01:23   48663.1      0.48     323.5       0.0 layer3/d_7/f_reg[15]/D   
    0:01:23   48665.2      0.48     323.5       0.0 layer2/d_1/f_reg[13]/D   
    0:01:23   48666.6      0.48     323.4       0.0 layer3/d_2/f_reg[15]/D   
    0:01:23   48669.5      0.48     323.2       0.0 layer2/d_11/f_reg[14]/D  
    0:01:23   48670.3      0.48     323.1       0.0 layer3/d_5/f_reg[14]/D   
    0:01:23   48673.5      0.48     323.1       0.0 layer1/d_2/f_reg[15]/D   
    0:01:23   48674.5      0.48     323.0       0.0 layer3/d_6/f_reg[15]/D   
    0:01:23   48677.7      0.48     322.9       0.0 layer2/d_9/f_reg[15]/D   
    0:01:23   48676.9      0.48     322.9       0.0 layer3/d_9/f_reg[15]/D   
    0:01:24   48680.4      0.48     322.4       0.0 layer1/d_1/f_reg[15]/D   
    0:01:24   48682.5      0.48     322.3       0.0 layer3/d_0/f_reg[14]/D   
    0:01:24   48687.0      0.48     322.2       0.0 layer3/d_7/f_reg[14]/D   
    0:01:24   48688.4      0.48     322.1       0.0 layer3/d_5/f_reg[15]/D   
    0:01:24   48687.6      0.48     322.0       0.0 layer2/d_7/f_reg[14]/D   
    0:01:24   48689.2      0.48     321.9       0.0 layer2/d_1/f_reg[15]/D   
    0:01:24   48690.0      0.48     321.7       0.0 layer2/d_2/f_reg[12]/D   
    0:01:24   48694.0      0.48     321.7       0.0 layer3/d_11/f_reg[12]/D  
    0:01:24   48699.5      0.48     321.8       0.0 layer3/d_9/f_reg[15]/D   
    0:01:24   48700.6      0.48     321.6       0.0 layer3/d_14/f_reg[12]/D  
    0:01:25   48700.9      0.48     321.5       0.0 layer2/d_1/f_reg[15]/D   
    0:01:25   48704.1      0.48     321.4       0.0 layer3/d_2/f_reg[15]/D   
    0:01:25   48708.6      0.48     321.5       0.0 layer3/d_11/f_reg[14]/D  
    0:01:25   48710.5      0.48     321.5       0.0 layer2/d_5/f_reg[15]/D   
    0:01:25   48709.7      0.48     321.5       0.0 layer3/d_8/f_reg[15]/D   
    0:01:25   48710.2      0.48     321.6       0.0 layer3/d_4/f_reg[14]/D   
    0:01:25   48718.4      0.48     321.4       0.0 layer2/d_10/f_reg[15]/D  
    0:01:25   48721.1      0.48     320.8       0.0 layer3/d_11/f_reg[14]/D  
    0:01:25   48725.3      0.48     320.7       0.0 layer3/d_9/f_reg[15]/D   
    0:01:25   48727.7      0.48     320.6       0.0 layer3/d_14/f_reg[12]/D  
    0:01:25   48731.7      0.48     320.3       0.0 layer3/d_5/f_reg[14]/D   
    0:01:25   48741.8      0.47     320.1       0.0 layer1/d_1/f_reg[15]/D   
    0:01:26   48746.9      0.47     319.9       0.0 layer1/d_4/f_reg[15]/D   
    0:01:26   48756.5      0.47     319.6       0.0 layer1/d_6/f_reg[15]/D   
    0:01:26   48762.3      0.47     319.6       0.0 layer3/d_8/f_reg[15]/D   
    0:01:26   48767.6      0.47     319.4       0.0 layer3/d_8/f_reg[15]/D   
    0:01:26   48771.1      0.47     319.3       0.0 layer2/d_10/f_reg[15]/D  
    0:01:26   48772.2      0.47     319.1       0.0 layer3/d_5/f_reg[15]/D   
    0:01:26   48780.4      0.47     318.9       0.0 layer2/d_0/f_reg[14]/D   
    0:01:26   48786.3      0.47     318.8       0.0 layer2/d_0/f_reg[14]/D   
    0:01:26   48792.1      0.47     318.6       0.0 layer3/d_0/f_reg[12]/D   
    0:01:26   48799.8      0.47     318.5       0.0 layer2/d_3/f_reg[12]/D   
    0:01:26   48802.5      0.47     318.4       0.0 layer3/d_9/f_reg[15]/D   
    0:01:26   48807.8      0.47     318.2       0.0 layer2/d_9/f_reg[15]/D   
    0:01:26   48810.7      0.47     318.1       0.0 layer3/d_5/f_reg[15]/D   
    0:01:27   48816.3      0.47     318.1       0.0 layer1/d_5/f_reg[15]/D   
    0:01:27   48820.8      0.47     317.9       0.0 layer2/d_11/f_reg[15]/D  
    0:01:27   48822.4      0.47     317.7       0.0 layer1/d_2/f_reg[15]/D   
    0:01:27   48824.6      0.47     317.5       0.0 layer2/d_9/f_reg[15]/D   
    0:01:27   48827.0      0.47     317.3       0.0 layer1/d_1/f_reg[15]/D   
    0:01:27   48828.6      0.47     317.1       0.0 layer1/d_4/f_reg[15]/D   
    0:01:27   48826.7      0.47     317.0       0.0 layer2/d_10/f_reg[14]/D  
    0:01:27   48830.2      0.47     316.9       0.0 layer1/d_5/f_reg[13]/D   
    0:01:27   48837.6      0.47     316.6       0.0 layer2/d_7/f_reg[15]/D   
    0:01:27   48838.4      0.47     316.5       0.0 layer1/d_3/f_reg[14]/D   
    0:01:27   48839.7      0.47     316.3       0.0 layer3/d_4/f_reg[14]/D   
    0:01:27   48840.8      0.47     316.2       0.0 layer2/d_0/f_reg[14]/D   
    0:01:28   48840.0      0.47     316.0       0.0 layer3/d_3/f_reg[15]/D   
    0:01:28   48840.8      0.47     316.0       0.0 layer1/d_2/f_reg[15]/D   
    0:01:28   48845.0      0.47     315.8       0.0 layer2/d_4/f_reg[12]/D   
    0:01:28   48847.2      0.46     315.8       0.0 layer2/d_6/f_reg[15]/D   
    0:01:28   48853.8      0.46     315.6       0.0 layer2/d_1/f_reg[14]/D   
    0:01:28   48855.4      0.46     315.5       0.0 layer2/d_2/f_reg[13]/D   
    0:01:28   48858.6      0.46     315.5       0.0 layer2/d_11/f_reg[15]/D  
    0:01:28   48863.7      0.46     315.5       0.0 layer2/d_3/f_reg[15]/D   
    0:01:28   48866.6      0.46     315.3       0.0 layer1/d_6/f_reg[14]/D   
    0:01:28   48870.8      0.46     315.1       0.0 layer2/d_6/f_reg[15]/D   
    0:01:28   48873.5      0.46     315.1       0.0 layer1/d_1/f_reg[15]/D   
    0:01:28   48875.9      0.46     314.9       0.0 layer1/d_0/f_reg[12]/D   
    0:01:28   48882.6      0.46     314.8       0.0 layer3/d_13/f_reg[14]/D  
    0:01:28   48883.6      0.46     314.7       0.0 layer2/d_3/f_reg[15]/D   
    0:01:29   48884.9      0.46     314.5       0.0 layer3/d_4/f_reg[15]/D   
    0:01:29   48889.7      0.46     314.5       0.0 layer2/d_3/f_reg[15]/D   
    0:01:29   48894.8      0.46     314.4       0.0 layer2/d_10/f_reg[15]/D  
    0:01:29   48901.2      0.46     314.2       0.0 layer3/d_3/f_reg[13]/D   
    0:01:29   48904.1      0.46     314.1       0.0 layer3/d_5/f_reg[15]/D   
    0:01:29   48904.1      0.46     314.0       0.0 layer2/d_6/f_reg[15]/D   
    0:01:29   48910.2      0.46     313.8       0.0 layer1/d_6/f_reg[14]/D   
    0:01:29   48915.0      0.46     313.5       0.0 layer1/d_4/f_reg[15]/D   
    0:01:29   48920.6      0.46     313.4       0.0 layer3/d_14/f_reg[15]/D  
    0:01:29   48928.0      0.46     313.2       0.0 layer3/d_6/f_reg[15]/D   
    0:01:29   48928.8      0.46     313.1       0.0 layer1/d_7/f_reg[12]/D   
    0:01:29   48931.5      0.46     313.0       0.0 layer3/d_4/f_reg[14]/D   
    0:01:29   48935.0      0.46     313.0       0.0 layer3/d_5/f_reg[15]/D   
    0:01:29   48936.6      0.46     313.0       0.0 layer2/d_7/f_reg[15]/D   
    0:01:30   48945.3      0.46     312.9       0.0 layer1/d_4/f_reg[15]/D   
    0:01:30   48948.0      0.46     312.9       0.0 layer2/d_8/f_reg[14]/D   
    0:01:30   48950.9      0.46     312.8       0.0 layer3/d_11/f_reg[14]/D  
    0:01:30   48954.1      0.46     312.7       0.0 layer1/d_1/f_reg[15]/D   
    0:01:30   48954.4      0.46     312.6       0.0 layer2/d_3/f_reg[15]/D   
    0:01:30   48956.8      0.46     312.5       0.0 layer3/d_13/f_reg[14]/D  
    0:01:30   48958.1      0.46     312.5       0.0 layer3/d_14/f_reg[15]/D  
    0:01:30   48961.6      0.46     312.3       0.0 layer2/d_7/f_reg[15]/D   
    0:01:30   48964.7      0.46     312.3       0.0 layer2/d_8/f_reg[14]/D   
    0:01:30   48966.9      0.46     312.1       0.0 layer3/d_14/f_reg[15]/D  
    0:01:30   48971.7      0.46     311.9       0.0 layer2/d_10/f_reg[15]/D  
    0:01:31   48973.8      0.46     311.8       0.0 layer3/d_2/f_reg[15]/D   
    0:01:31   48981.5      0.46     311.7       0.0 layer2/d_5/f_reg[15]/D   
    0:01:31   48987.6      0.46     311.3       0.0 layer1/d_4/f_reg[15]/D   
    0:01:31   48990.5      0.45     311.2       0.0 layer2/d_7/f_reg[12]/D   
    0:01:31   48993.5      0.45     311.1       0.0 layer3/d_2/f_reg[15]/D   
    0:01:31   48995.3      0.45     310.9       0.0 layer1/d_0/f_reg[15]/D   
    0:01:31   48998.8      0.45     310.6       0.0 layer3/d_5/f_reg[15]/D   
    0:01:31   49005.4      0.45     310.5       0.0 layer2/d_2/f_reg[13]/D   
    0:01:31   49008.1      0.45     310.5       0.0 layer2/d_10/f_reg[15]/D  
    0:01:31   49017.7      0.45     310.4       0.0 layer1/d_4/f_reg[15]/D   
    0:01:31   49026.2      0.45     310.3       0.0 layer2/d_3/f_reg[15]/D   
    0:01:31   49029.9      0.45     310.2       0.0 layer2/d_9/f_reg[15]/D   
    0:01:31   49036.3      0.45     310.1       0.0 layer1/d_7/f_reg[12]/D   
    0:01:31   49039.0      0.45     310.0       0.0 layer3/d_9/f_reg[15]/D   
    0:01:32   49042.2      0.45     310.0       0.0 layer2/d_7/f_reg[15]/D   
    0:01:32   49043.7      0.45     309.9       0.0 layer2/d_5/f_reg[15]/D   
    0:01:32   49048.5      0.45     309.6       0.0 layer3/d_0/f_reg[15]/D   
    0:01:32   49052.8      0.45     309.5       0.0 layer2/d_6/f_reg[15]/D   
    0:01:32   49055.7      0.45     309.4       0.0 layer3/d_7/f_reg[15]/D   
    0:01:32   49061.3      0.45     309.4       0.0 layer3/d_8/f_reg[15]/D   
    0:01:32   49062.6      0.45     309.2       0.0 layer3/d_0/f_reg[15]/D   
    0:01:32   49067.2      0.45     309.0       0.0 layer3/d_14/f_reg[15]/D  
    0:01:32   49070.9      0.45     308.9       0.0 layer2/d_11/f_reg[15]/D  
    0:01:32   49070.9      0.45     308.7       0.0 layer2/d_6/f_reg[14]/D   
    0:01:32   49073.3      0.45     308.5       0.0 layer2/d_3/f_reg[12]/D   
    0:01:32   49075.4      0.45     308.5       0.0 layer3/d_7/f_reg[15]/D   
    0:01:33   49077.8      0.45     308.4       0.0 layer3/d_13/f_reg[15]/D  
    0:01:33   49079.4      0.45     308.3       0.0 layer2/d_6/f_reg[15]/D   
    0:01:33   49082.1      0.45     308.1       0.0 layer1/d_7/f_reg[12]/D   
    0:01:33   49084.2      0.45     308.1       0.0 layer3/d_7/f_reg[15]/D   
    0:01:33   49089.2      0.45     307.9       0.0 layer1/d_0/f_reg[15]/D   
    0:01:33   49091.6      0.45     307.9       0.0 layer1/d_0/f_reg[15]/D   
    0:01:33   49093.0      0.45     307.9       0.0 layer3/d_5/f_reg[15]/D   
    0:01:33   49095.4      0.45     307.8       0.0 layer3/d_11/f_reg[14]/D  
    0:01:33   49100.9      0.45     307.7       0.0 layer3/d_1/f_reg[15]/D   
    0:01:33   49103.3      0.45     307.7       0.0 layer2/d_3/f_reg[15]/D   
    0:01:33   49105.7      0.45     307.7       0.0 layer2/d_9/f_reg[15]/D   
    0:01:34   49105.5      0.45     307.6       0.0 layer2/d_6/f_reg[14]/D   
    0:01:34   49106.5      0.45     307.4       0.0 layer1/d_6/f_reg[15]/D   
    0:01:34   49110.0      0.45     307.3       0.0 layer1/d_4/f_reg[15]/D   
    0:01:34   49113.7      0.45     307.1       0.0 layer2/d_8/f_reg[12]/D   
    0:01:34   49116.6      0.45     307.1       0.0 layer2/d_8/f_reg[12]/D   
    0:01:34   49120.6      0.45     307.0       0.0 layer3/d_7/f_reg[14]/D   
    0:01:34   49128.9      0.45     306.9       0.0 layer3/d_12/f_reg[15]/D  
    0:01:34   49132.1      0.45     306.8       0.0 layer2/d_11/f_reg[15]/D  
    0:01:34   49134.7      0.45     306.5       0.0 layer3/d_5/f_reg[15]/D   
    0:01:34   49139.2      0.45     306.4       0.0 layer1/d_1/f_reg[15]/D   
    0:01:34   49143.5      0.45     306.3       0.0 layer1/d_0/f_reg[14]/D   
    0:01:34   49148.8      0.45     306.2       0.0 layer3/d_6/f_reg[15]/D   
    0:01:35   49151.7      0.45     306.0       0.0 layer2/d_10/f_reg[15]/D  
    0:01:35   49153.6      0.45     305.9       0.0 layer2/d_7/f_reg[15]/D   
    0:01:35   49156.0      0.44     305.9       0.0 layer3/d_13/f_reg[15]/D  
    0:01:35   49159.7      0.44     305.8       0.0 layer3/d_0/f_reg[15]/D   
    0:01:35   49162.7      0.44     305.7       0.0 layer3/d_3/f_reg[13]/D   
    0:01:35   49164.0      0.44     305.6       0.0 layer3/d_5/f_reg[15]/D   
    0:01:35   49169.6      0.44     305.4       0.0 layer1/d_0/f_reg[15]/D   
    0:01:35   49172.2      0.44     305.4       0.0 layer3/d_4/f_reg[14]/D   
    0:01:35   49178.6      0.44     305.4       0.0 layer3/d_1/f_reg[14]/D   
    0:01:35   49181.5      0.44     305.3       0.0 layer3/d_0/f_reg[15]/D   
    0:01:35   49182.6      0.44     305.1       0.0 layer1/d_1/f_reg[15]/D   
    0:01:35   49182.9      0.44     305.1       0.0 layer1/d_1/f_reg[13]/D   
    0:01:35   49183.1      0.44     304.9       0.0 layer2/d_6/f_reg[15]/D   
    0:01:35   49185.8      0.44     304.8       0.0 layer1/d_4/f_reg[15]/D   
    0:01:35   49191.1      0.44     304.7       0.0 layer2/d_8/f_reg[15]/D   
    0:01:36   49194.3      0.44     304.6       0.0 layer2/d_0/f_reg[14]/D   
    0:01:36   49198.6      0.44     304.5       0.0 layer1/d_5/f_reg[15]/D   
    0:01:36   49201.8      0.44     304.3       0.0 layer1/d_0/f_reg[15]/D   
    0:01:36   49202.6      0.44     304.2       0.0 layer1/d_6/f_reg[15]/D   
    0:01:36   49206.3      0.44     304.2       0.0 layer3/d_5/f_reg[15]/D   
    0:01:36   49212.4      0.44     304.2       0.0 layer1/d_4/f_reg[15]/D   
    0:01:36   49214.3      0.44     304.2       0.0 layer1/d_6/f_reg[15]/D   
    0:01:36   49215.9      0.44     304.1       0.0 layer3/d_7/f_reg[14]/D   
    0:01:36   49216.4      0.44     304.0       0.0 layer3/d_13/f_reg[15]/D  
    0:01:36   49218.0      0.44     303.9       0.0 layer3/d_7/f_reg[15]/D   
    0:01:36   49222.5      0.44     303.9       0.0 layer2/d_3/f_reg[15]/D   
    0:01:36   49225.2      0.44     303.8       0.0 layer2/d_6/f_reg[12]/D   
    0:01:36   49228.1      0.44     303.7       0.0 layer1/d_6/f_reg[14]/D   
    0:01:37   49229.2      0.44     303.7       0.0 layer3/d_3/f_reg[13]/D   
    0:01:37   49231.3      0.44     303.6       0.0 layer1/d_1/f_reg[15]/D   
    0:01:37   49233.9      0.44     303.5       0.0 layer2/d_11/f_reg[14]/D  
    0:01:37   49235.8      0.44     303.5       0.0 layer3/d_14/f_reg[15]/D  
    0:01:37   49238.2      0.44     303.5       0.0 layer1/d_7/f_reg[14]/D   
    0:01:37   49241.1      0.44     303.5       0.0 layer3/d_9/f_reg[15]/D   
    0:01:37   49241.4      0.44     303.5       0.0 layer3/d_15/f_reg[13]/D  
    0:01:37   49243.0      0.44     303.4       0.0 layer1/d_4/f_reg[15]/D   
    0:01:37   49244.3      0.44     303.3       0.0 layer3/d_0/f_reg[13]/D   
    0:01:37   49249.4      0.44     303.2       0.0 layer3/d_5/f_reg[15]/D   
    0:01:37   49249.1      0.44     303.1       0.0 layer2/d_1/f_reg[14]/D   
    0:01:37   49251.0      0.44     303.1       0.0 layer1/d_1/f_reg[15]/D   
    0:01:37   49255.5      0.44     303.1       0.0 layer3/d_14/f_reg[14]/D  
    0:01:37   49257.6      0.44     303.0       0.0 layer2/d_10/f_reg[15]/D  
    0:01:38   49258.9      0.44     303.0       0.0 layer2/d_6/f_reg[12]/D   
    0:01:38   49261.1      0.44     303.0       0.0 layer3/d_3/f_reg[15]/D   
    0:01:38   49260.0      0.44     302.9       0.0 layer1/d_1/f_reg[15]/D   
    0:01:38   49260.8      0.44     302.8       0.0 layer3/d_9/f_reg[15]/D   
    0:01:38   49258.4      0.44     302.7       0.0 layer2/d_4/f_reg[14]/D   
    0:01:38   49261.3      0.44     302.7       0.0 layer3/d_8/f_reg[15]/D   
    0:01:38   49263.7      0.44     302.7       0.0 layer3/d_8/f_reg[15]/D   
    0:01:38   49268.3      0.44     302.6       0.0 layer3/d_2/f_reg[15]/D   
    0:01:38   49272.2      0.44     302.6       0.0 layer2/d_9/f_reg[15]/D   
    0:01:38   49275.7      0.44     302.5       0.0 layer3/d_3/f_reg[12]/D   
    0:01:38   49276.8      0.44     302.3       0.0 layer3/d_5/f_reg[15]/D   
    0:01:38   49278.1      0.44     302.3       0.0 layer2/d_6/f_reg[15]/D   
    0:01:38   49282.6      0.44     302.2       0.0 layer3/d_15/f_reg[14]/D  
    0:01:39   49287.4      0.44     302.2       0.0 layer2/d_1/f_reg[14]/D   
    0:01:39   49291.1      0.44     302.3       0.0 layer3/d_0/f_reg[15]/D   
    0:01:39   49293.3      0.44     302.2       0.0 layer1/d_1/f_reg[13]/D   
    0:01:39   49297.0      0.44     302.1       0.0 layer3/d_12/f_reg[15]/D  
    0:01:39   49302.0      0.44     302.0       0.0 layer3/d_12/f_reg[15]/D  
    0:01:39   49303.4      0.44     302.0       0.0 layer3/d_5/f_reg[15]/D   
    0:01:39   49312.4      0.44     301.9       0.0 layer3/d_12/f_reg[12]/D  
    0:01:39   49313.5      0.44     301.9       0.0 layer3/d_14/f_reg[15]/D  
    0:01:39   49317.2      0.44     301.8       0.0 layer3/d_10/f_reg[12]/D  
    0:01:40   49317.2      0.44     301.8       0.0 layer3/d_7/f_reg[15]/D   
    0:01:40   49317.5      0.43     301.7       0.0 layer1/d_2/f_reg[15]/D   
    0:01:40   49322.8      0.43     301.7       0.0 layer3/d_5/f_reg[15]/D   
    0:01:40   49326.2      0.43     301.5       0.0 layer3/d_2/f_reg[12]/D   
    0:01:40   49328.1      0.43     301.5       0.0 layer2/d_6/f_reg[15]/D   
    0:01:40   49331.3      0.43     301.4       0.0 layer3/d_3/f_reg[13]/D   
    0:01:40   49330.8      0.43     301.4       0.0 layer3/d_14/f_reg[14]/D  
    0:01:40   49331.6      0.43     301.4       0.0 layer3/d_4/f_reg[14]/D   
    0:01:40   49334.5      0.43     301.4       0.0 layer2/d_3/f_reg[15]/D   
    0:01:40   49335.8      0.43     301.3       0.0 layer1/d_5/f_reg[15]/D   
    0:01:40   49335.3      0.43     301.3       0.0 layer2/d_1/f_reg[14]/D   
    0:01:41   49336.6      0.43     301.2       0.0 layer2/d_0/f_reg[14]/D   
    0:01:41   49345.7      0.43     300.9       0.0 layer3/d_4/f_reg[14]/D   
    0:01:41   49346.2      0.43     300.8       0.0 layer2/d_2/f_reg[13]/D   
    0:01:41   49349.6      0.43     300.8       0.0 layer3/d_15/f_reg[14]/D  
    0:01:41   49350.2      0.43     300.8       0.0 layer2/d_3/f_reg[15]/D   
    0:01:41   49350.7      0.43     300.7       0.0                          
    0:01:42   49352.3      0.43     300.7       0.0 layer3/d_5/f_reg[15]/D   
    0:01:43   49355.5      0.43     300.5       0.0 layer3/d_7/f_reg[14]/D   
    0:01:43   49358.2      0.43     300.5       0.0                          
    0:01:44   49061.6      0.43     300.5       0.0                          
    0:01:45   48807.5      0.43     301.1       0.0                          
    0:01:45   48807.3      0.43     300.5       0.0                          
    0:01:45   48811.0      0.43     300.4       0.0 layer1/d_1/f_reg[15]/D   
    0:01:45   48811.0      0.43     300.4       0.0 layer2/d_11/f_reg[15]/D  
    0:01:45   48812.1      0.43     300.4       0.0 layer2/d_5/f_reg[15]/D   
    0:01:45   48813.9      0.43     300.4       0.0 layer3/d_15/f_reg[14]/D  
    0:01:45   48817.1      0.43     300.4       0.0 layer3/d_2/f_reg[15]/D   
    0:01:45   48818.2      0.43     300.3       0.0 layer3/d_1/f_reg[12]/D   
    0:01:45   48819.2      0.43     300.3       0.0 layer1/d_1/f_reg[15]/D   
    0:01:45   48821.9      0.43     300.2       0.0 layer1/d_1/f_reg[15]/D   
    0:01:46   48829.1      0.43     300.2       0.0 layer3/d_0/f_reg[12]/D   
    0:01:46   48829.9      0.43     300.2       0.0 layer1/d_1/f_reg[15]/D   
    0:01:46   48835.7      0.43     300.2       0.0 layer3/d_0/f_reg[13]/D   
    0:01:46   48838.7      0.43     300.1       0.0 layer1/d_3/f_reg[14]/D   
    0:01:46   48843.5      0.43     300.0       0.0 layer3/d_5/f_reg[12]/D   
    0:01:46   48844.2      0.43     300.0       0.0 layer2/d_10/f_reg[15]/D  
    0:01:46   48843.5      0.43     300.0       0.0 layer2/d_7/f_reg[14]/D   
    0:01:46   48842.9      0.43     300.0       0.0 layer3/d_1/f_reg[12]/D   
    0:01:46   48848.5      0.43     299.9       0.0 layer3/d_14/f_reg[15]/D  
    0:01:46   48849.6      0.43     299.9       0.0 layer1/d_4/f_reg[14]/D   
    0:01:47   48851.4      0.43     299.8       0.0 layer3/d_1/f_reg[15]/D   
    0:01:47   48850.1      0.43     299.7       0.0 layer1/d_2/f_reg[13]/D   
    0:01:47   48852.8      0.43     299.7       0.0 layer3/d_1/f_reg[12]/D   
    0:01:47   48854.4      0.43     299.7       0.0 layer3/d_2/f_reg[15]/D   
    0:01:47   48856.5      0.43     299.7       0.0 layer3/d_12/f_reg[15]/D  
    0:01:47   48857.3      0.43     299.7       0.0 layer1/d_3/f_reg[14]/D   
    0:01:47   48856.0      0.43     299.6       0.0 layer3/d_8/f_reg[14]/D   
    0:01:47   48861.0      0.43     299.5       0.0 layer2/d_0/f_reg[12]/D   
    0:01:47   48866.9      0.43     299.4       0.0 layer3/d_2/f_reg[15]/D   
    0:01:47   48876.7      0.43     299.4       0.0 layer3/d_9/f_reg[15]/D   
    0:01:47   48879.4      0.43     299.3       0.0 layer2/d_11/f_reg[15]/D  
    0:01:47   48879.4      0.43     299.2       0.0 layer3/d_4/f_reg[14]/D   
    0:01:47   48878.6      0.43     299.1       0.0 layer1/d_3/f_reg[15]/D   
    0:01:48   48881.0      0.43     299.1       0.0 layer2/d_8/f_reg[12]/D   
    0:01:48   48884.9      0.43     299.0       0.0 layer3/d_7/f_reg[14]/D   
    0:01:48   48890.8      0.43     299.0       0.0 layer1/d_1/f_reg[15]/D   
    0:01:48   48893.2      0.43     298.9       0.0 layer3/d_13/f_reg[14]/D  
    0:01:48   48894.5      0.43     294.5       0.0 layer2/d_4/f_reg[12]/D   
    0:01:48   48897.4      0.43     294.5       0.0 layer3/d_14/f_reg[15]/D  
    0:01:48   48901.4      0.43     294.5       0.0 layer2/d_11/f_reg[15]/D  
    0:01:48   48903.0      0.43     294.4       0.0 layer3/d_5/f_reg[12]/D   
    0:01:48   48904.4      0.43     294.4       0.0 layer3/d_13/f_reg[13]/D  
    0:01:48   48904.6      0.43     294.4       0.0 layer3/d_12/f_reg[15]/D  
    0:01:48   48904.9      0.43     294.3       0.0 layer1/d_7/f_reg[14]/D   
    0:01:49   48907.3      0.43     294.2       0.0 layer3/d_5/f_reg[14]/D   
    0:01:49   48908.9      0.43     294.2       0.0 layer2/d_1/f_reg[13]/D   
    0:01:49   48911.5      0.43     294.2       0.0 layer3/d_14/f_reg[14]/D  
    0:01:49   48912.1      0.43     294.1       0.0 layer3/d_1/f_reg[12]/D   
    0:01:49   48911.5      0.43     294.0       0.0 layer3/d_9/f_reg[15]/D   
    0:01:49   48914.2      0.43     294.0       0.0 layer1/d_6/f_reg[13]/D   
    0:01:49   48916.6      0.43     293.9       0.0 layer1/d_0/f_reg[15]/D   
    0:01:49   48920.3      0.43     293.9       0.0 layer1/d_3/f_reg[15]/D   
    0:01:49   48921.4      0.43     293.9       0.0 layer1/d_6/f_reg[13]/D   
    0:01:49   48925.9      0.43     293.8       0.0 layer1/d_5/f_reg[15]/D   
    0:01:49   48925.9      0.43     293.8       0.0 layer3/d_7/f_reg[14]/D   
    0:01:49   48925.9      0.43     293.7       0.0 layer1/d_2/f_reg[12]/D   
    0:01:50   48929.1      0.43     293.7       0.0 layer2/d_5/f_reg[14]/D   
    0:01:50   48929.6      0.43     293.7       0.0 layer2/d_6/f_reg[15]/D   
    0:01:50   48931.2      0.42     293.6       0.0 layer2/d_6/f_reg[15]/D   
    0:01:50   48932.3      0.42     293.6       0.0 layer2/d_9/f_reg[14]/D   
    0:01:50   48933.9      0.42     293.6       0.0 layer2/d_4/f_reg[14]/D   
    0:01:50   48931.2      0.42     293.5       0.0 layer3/d_8/f_reg[14]/D   
    0:01:50   48934.7      0.42     293.4       0.0 layer2/d_8/f_reg[15]/D   
    0:01:50   48938.4      0.42     293.3       0.0 layer2/d_8/f_reg[12]/D   
    0:01:50   48938.4      0.42     293.2       0.0 layer2/d_2/f_reg[12]/D   
    0:01:50   48949.6      0.42     293.1       0.0 layer3/d_6/f_reg[12]/D   
    0:01:50   48956.2      0.42     293.0       0.0 layer2/d_11/f_reg[15]/D  
    0:01:51   48957.3      0.42     293.0       0.0 layer1/d_1/f_reg[12]/D   
    0:01:51   48961.0      0.42     293.0       0.0 layer1/d_1/f_reg[12]/D   
    0:01:51   48964.2      0.42     292.8       0.0 layer2/d_6/f_reg[15]/D   
    0:01:51   48966.9      0.42     292.8       0.0 layer1/d_4/f_reg[14]/D   
    0:01:51   48972.2      0.42     292.8       0.0 layer2/d_3/f_reg[15]/D   
    0:01:51   48973.3      0.42     292.8       0.0 layer2/d_4/f_reg[14]/D   
    0:01:51   48975.7      0.42     292.7       0.0 layer1/d_6/f_reg[13]/D   
    0:01:51   48977.5      0.42     292.7       0.0 layer1/d_0/f_reg[14]/D   
    0:01:51   48982.8      0.42     292.6       0.0 layer3/d_3/f_reg[15]/D   
    0:01:51   48982.8      0.42     292.6       0.0 layer1/d_2/f_reg[12]/D   
    0:01:51   48982.8      0.42     292.6       0.0 layer3/d_10/f_reg[12]/D  
    0:01:51   48984.4      0.42     292.6       0.0 layer2/d_5/f_reg[15]/D   
    0:01:51   48991.1      0.42     292.5       0.0 layer2/d_11/f_reg[15]/D  
    0:01:51   48990.8      0.42     292.4       0.0 layer1/d_1/f_reg[14]/D   
    0:01:52   48991.9      0.42     292.4       0.0 layer3/d_15/f_reg[15]/D  
    0:01:52   48994.5      0.42     292.3       0.0 layer3/d_11/f_reg[11]/D  
    0:01:52   48995.3      0.42     292.3       0.0 layer3/d_7/f_reg[13]/D   
    0:01:52   48996.7      0.42     292.2       0.0 layer1/d_7/f_reg[13]/D   
    0:01:52   48996.4      0.42     292.2       0.0 layer3/d_6/f_reg[13]/D   
    0:01:52   49000.7      0.42     292.1       0.0 layer2/d_9/f_reg[14]/D   
    0:01:52   49003.1      0.42     292.0       0.0 layer1/d_3/f_reg[14]/D   
    0:01:52   49004.6      0.42     291.9       0.0 layer2/d_0/f_reg[12]/D   
    0:01:52   49007.8      0.42     291.8       0.0 layer3/d_12/f_reg[15]/D  
    0:01:52   49008.1      0.42     291.8       0.0 layer1/d_2/f_reg[12]/D   
    0:01:52   49010.5      0.42     291.7       0.0 layer1/d_3/f_reg[14]/D   
    0:01:52   49013.7      0.42     291.7       0.0 layer1/d_5/f_reg[15]/D   
    0:01:52   49014.5      0.42     291.7       0.0 layer1/d_0/f_reg[15]/D   
    0:01:53   49014.5      0.42     291.6       0.0 layer1/d_0/f_reg[15]/D   
    0:01:53   49017.9      0.42     291.6       0.0 layer1/d_5/f_reg[15]/D   
    0:01:53   49019.5      0.42     291.5       0.0 layer2/d_2/f_reg[12]/D   
    0:01:53   49025.1      0.42     291.5       0.0 layer1/d_3/f_reg[15]/D   
    0:01:53   49032.3      0.42     291.4       0.0 layer1/d_2/f_reg[13]/D   
    0:01:53   49033.4      0.42     291.3       0.0 layer2/d_5/f_reg[15]/D   
    0:01:53   49033.1      0.42     291.3       0.0 layer1/d_1/f_reg[13]/D   
    0:01:53   49035.0      0.42     291.1       0.0 layer1/d_3/f_reg[15]/D   
    0:01:53   49038.2      0.42     291.2       0.0 layer3/d_13/f_reg[13]/D  
    0:01:53   49041.6      0.42     291.2       0.0 layer3/d_10/f_reg[12]/D  
    0:01:53   49053.1      0.42     291.1       0.0 layer3/d_0/f_reg[12]/D   
    0:01:54   49060.5      0.42     291.1       0.0 layer3/d_10/f_reg[12]/D  
    0:01:54   49060.8      0.42     291.1       0.0 layer3/d_10/f_reg[15]/D  
    0:01:54   49063.2      0.42     291.1       0.0 layer2/d_8/f_reg[13]/D   
    0:01:54   49065.6      0.42     291.0       0.0 layer3/d_3/f_reg[12]/D   
    0:01:54   49067.7      0.42     291.0       0.0 layer3/d_7/f_reg[13]/D   
    0:01:54   49070.9      0.42     259.6       0.0 layer3/d_14/f_reg[12]/D  
    0:01:54   49074.3      0.42     259.5       0.0 layer1/d_4/f_reg[14]/D   
    0:01:54   49078.3      0.42     259.5       0.0 layer1/d_2/f_reg[13]/D   
    0:01:54   49079.9      0.42     259.4       0.0 layer3/d_12/f_reg[15]/D  
    0:01:54   49079.7      0.42     259.4       0.0 layer2/d_2/f_reg[12]/D   
    0:01:55   49079.7      0.42     259.4       0.0 layer3/d_14/f_reg[11]/D  
    0:01:55   49079.1      0.42     259.3       0.0 layer1/d_5/f_reg[15]/D   
    0:01:55   49079.9      0.42     259.3       0.0 layer2/d_5/f_reg[15]/D   
    0:01:55   49079.9      0.42     259.2       0.0 layer2/d_8/f_reg[12]/D   
    0:01:55   49080.7      0.42     259.1       0.0 layer3/d_12/f_reg[15]/D  
    0:01:55   49081.0      0.42     259.0       0.0 layer1/d_6/f_reg[14]/D   
    0:01:55   49083.4      0.41     259.0       0.0 layer2/d_0/f_reg[15]/D   
    0:01:55   49085.8      0.41     259.0       0.0 layer2/d_1/f_reg[15]/D   
    0:01:55   49089.2      0.41     259.0       0.0 layer1/d_4/f_reg[14]/D   
    0:01:56   49092.7      0.41     259.0       0.0 layer3/d_10/f_reg[12]/D  
    0:01:56   49096.4      0.41     258.9       0.0 layer1/d_5/f_reg[14]/D   
    0:01:56   49099.3      0.41     258.8       0.0 layer1/d_5/f_reg[14]/D   
    0:01:56   49102.8      0.41     258.9       0.0 layer1/d_6/f_reg[14]/D   
    0:01:56   49105.2      0.41     258.9       0.0 layer3/d_13/f_reg[13]/D  
    0:01:56   49106.0      0.41     258.8       0.0 layer2/d_11/f_reg[15]/D  
    0:01:56   49108.1      0.41     258.7       0.0 layer3/d_1/f_reg[14]/D   
    0:01:56   49113.4      0.41     258.7       0.0 layer3/d_6/f_reg[15]/D   
    0:01:56   49115.3      0.41     258.6       0.0 layer1/d_7/f_reg[11]/D   
    0:01:56   49120.6      0.41     258.6       0.0 layer3/d_6/f_reg[13]/D   
    0:01:56   49124.9      0.41     258.5       0.0 layer2/d_10/f_reg[15]/D  
    0:01:57   49123.8      0.41     258.5       0.0 layer1/d_6/f_reg[14]/D   
    0:01:57   49129.4      0.41     258.4       0.0 layer3/d_5/f_reg[15]/D   
    0:01:57   49134.2      0.41     258.4       0.0 layer2/d_4/f_reg[14]/D   
    0:01:57   49136.1      0.41     258.4       0.0 layer1/d_6/f_reg[12]/D   
    0:01:57   49138.7      0.41     258.4       0.0 layer2/d_8/f_reg[15]/D   
    0:01:57   49141.6      0.41     258.5       0.0 layer2/d_4/f_reg[14]/D   
    0:01:57   49143.5      0.41     258.5       0.0 layer3/d_5/f_reg[15]/D   
    0:01:57   49144.3      0.41     258.4       0.0 layer3/d_6/f_reg[12]/D   
    0:01:57   49145.4      0.41     258.4       0.0 layer2/d_0/f_reg[15]/D   
    0:01:57   49147.5      0.41     258.4       0.0 layer2/d_0/f_reg[12]/D   
    0:01:57   49152.8      0.41     258.3       0.0 layer2/d_0/f_reg[12]/D   
    0:01:58   49156.3      0.41     258.3       0.0 layer3/d_15/f_reg[13]/D  
    0:01:58   49159.7      0.41     258.3       0.0 layer3/d_5/f_reg[15]/D   
    0:01:58   49164.8      0.41     258.2       0.0 layer3/d_6/f_reg[13]/D   
    0:01:58   49165.6      0.41     258.1       0.0 layer3/d_8/f_reg[15]/D   
    0:01:58   49167.2      0.41     258.1       0.0 layer1/d_1/f_reg[13]/D   
    0:01:58   49170.6      0.41     258.0       0.0 layer2/d_7/f_reg[13]/D   
    0:01:58   49172.0      0.41     258.0       0.0 layer3/d_8/f_reg[15]/D   
    0:01:58   49172.5      0.41     257.9       0.0 layer3/d_1/f_reg[14]/D   
    0:01:58   49173.8      0.41     257.8       0.0 layer3/d_2/f_reg[12]/D   
    0:01:58   49178.1      0.41     257.8       0.0 layer2/d_1/f_reg[15]/D   
    0:01:58   49181.0      0.41     257.8       0.0 layer3/d_2/f_reg[12]/D   
    0:01:58   49184.2      0.41     257.7       0.0 layer2/d_8/f_reg[14]/D   
    0:01:58   49187.1      0.41     257.6       0.0 layer2/d_11/f_reg[15]/D  
    0:01:59   49191.1      0.41     257.6       0.0 layer2/d_2/f_reg[15]/D   
    0:01:59   49192.7      0.41     257.5       0.0 layer1/d_4/f_reg[14]/D   
    0:01:59   49195.9      0.41     257.5       0.0 layer3/d_12/f_reg[15]/D  
    0:01:59   49202.3      0.41     257.5       0.0 layer1/d_5/f_reg[15]/D   
    0:01:59   49206.5      0.41     257.4       0.0 layer2/d_7/f_reg[13]/D   
    0:01:59   49210.0      0.41     257.4       0.0 layer1/d_7/f_reg[15]/D   
    0:01:59   49213.5      0.41     257.2       0.0 layer3/d_1/f_reg[14]/D   
    0:01:59   49216.9      0.41     257.2       0.0 layer1/d_2/f_reg[13]/D   
    0:01:59   49217.4      0.41     257.1       0.0 layer3/d_2/f_reg[12]/D   
    0:01:59   49223.0      0.41     257.0       0.0 layer2/d_8/f_reg[13]/D   
    0:01:59   49224.1      0.41     256.9       0.0 layer2/d_9/f_reg[12]/D   
    0:02:00   49226.5      0.41     256.8       0.0 layer2/d_1/f_reg[12]/D   
    0:02:00   49226.5      0.41     256.7       0.0 layer2/d_8/f_reg[13]/D   
    0:02:00   49225.7      0.41     256.7       0.0 layer3/d_1/f_reg[14]/D   
    0:02:00   49227.8      0.41     256.7       0.0 layer2/d_11/f_reg[15]/D  
    0:02:00   49228.6      0.41     256.6       0.0 layer2/d_9/f_reg[15]/D   
    0:02:00   49231.8      0.41     256.6       0.0 layer3/d_8/f_reg[13]/D   
    0:02:00   49232.6      0.41     256.5       0.0 layer3/d_8/f_reg[15]/D   
    0:02:00   49233.9      0.41     256.5       0.0 layer3/d_9/f_reg[14]/D   
    0:02:00   49235.0      0.40     256.4       0.0 layer2/d_6/f_reg[11]/D   
    0:02:00   49236.3      0.40     256.4       0.0 layer2/d_11/f_reg[15]/D  
    0:02:00   49240.1      0.40     256.3       0.0 layer3/d_6/f_reg[13]/D   
    0:02:01   49243.8      0.40     256.2       0.0 layer3/d_10/f_reg[15]/D  
    0:02:01   49246.7      0.40     256.3       0.0 layer3/d_8/f_reg[12]/D   
    0:02:01   49253.9      0.40     256.2       0.0 layer1/d_6/f_reg[14]/D   
    0:02:01   49257.9      0.40     256.3       0.0 layer3/d_4/f_reg[15]/D   
    0:02:01   49259.5      0.40     256.3       0.0 layer1/d_2/f_reg[14]/D   
    0:02:01   49261.3      0.40     256.2       0.0 layer2/d_10/f_reg[15]/D  
    0:02:01   49267.7      0.40     256.2       0.0 layer2/d_9/f_reg[15]/D   
    0:02:01   49270.4      0.40     256.2       0.0 layer3/d_6/f_reg[13]/D   
    0:02:01   49270.9      0.40     256.2       0.0 layer3/d_8/f_reg[15]/D   
    0:02:01   49271.4      0.40     256.1       0.0 layer3/d_14/f_reg[14]/D  
    0:02:02   49275.7      0.40     256.1       0.0 layer3/d_4/f_reg[15]/D   
    0:02:02   49276.8      0.40     256.0       0.0 layer1/d_2/f_reg[14]/D   
    0:02:02   49280.0      0.40     256.0       0.0 layer2/d_9/f_reg[14]/D   
    0:02:02   49281.8      0.40     256.0       0.0 layer3/d_13/f_reg[12]/D  
    0:02:02   49284.7      0.40     256.0       0.0 layer1/d_7/f_reg[11]/D   
    0:02:02   49285.3      0.40     256.0       0.0 layer2/d_9/f_reg[15]/D   
    0:02:02   49291.9      0.40     256.0       0.0 layer2/d_2/f_reg[15]/D   
    0:02:02   49297.0      0.40     255.9       0.0 layer3/d_7/f_reg[15]/D   
    0:02:02   49299.4      0.40     255.9       0.0 layer3/d_3/f_reg[13]/D   
    0:02:02   49301.5      0.40     255.8       0.0 layer3/d_3/f_reg[13]/D   
    0:02:02   49305.0      0.40     255.8       0.0 layer2/d_4/f_reg[14]/D   
    0:02:02   49307.6      0.40     255.7       0.0 layer3/d_14/f_reg[13]/D  
    0:02:03   49309.7      0.40     255.7       0.0 layer3/d_7/f_reg[13]/D   
    0:02:03   49315.3      0.40     255.6       0.0 layer3/d_9/f_reg[14]/D   
    0:02:03   49316.9      0.40     255.6       0.0 layer3/d_12/f_reg[15]/D  
    0:02:03   49316.7      0.40     255.6       0.0 layer1/d_6/f_reg[14]/D   
    0:02:03   49320.1      0.40     255.5       0.0 layer3/d_0/f_reg[13]/D   
    0:02:03   49325.2      0.40     255.6       0.0 layer1/d_2/f_reg[14]/D   
    0:02:03   49330.5      0.40     255.6       0.0 layer1/d_6/f_reg[14]/D   
    0:02:03   49331.6      0.40     255.6       0.0 layer3/d_5/f_reg[15]/D   
    0:02:04   49334.0      0.40     255.5       0.0 layer3/d_6/f_reg[13]/D   
    0:02:04   49336.3      0.40     255.5       0.0 layer3/d_4/f_reg[15]/D   
    0:02:04   49337.7      0.40     255.5       0.0 layer3/d_0/f_reg[13]/D   
    0:02:04   49338.7      0.40     255.5       0.0 layer3/d_8/f_reg[15]/D   
    0:02:04   49339.5      0.40     255.4       0.0 layer2/d_8/f_reg[12]/D   
    0:02:04   49342.5      0.40     255.4       0.0 layer2/d_10/f_reg[14]/D  
    0:02:04   49344.6      0.40     255.4       0.0 layer3/d_15/f_reg[11]/D  
    0:02:04   49343.3      0.40     255.3       0.0 layer3/d_14/f_reg[12]/D  
    0:02:04   49345.4      0.40     255.3       0.0 layer2/d_3/f_reg[12]/D   
    0:02:04   49346.7      0.40     255.2       0.0 layer1/d_5/f_reg[15]/D   
    0:02:05   49346.7      0.40     255.2       0.0 layer1/d_0/f_reg[15]/D   
    0:02:05   49351.5      0.40     255.2       0.0 layer1/d_4/f_reg[14]/D   
    0:02:05   49349.4      0.40     255.1       0.0 layer3/d_10/f_reg[12]/D  
    0:02:05   49349.4      0.40     255.1       0.0 layer2/d_8/f_reg[12]/D   
    0:02:05   49353.1      0.40     255.1       0.0 layer3/d_9/f_reg[14]/D   
    0:02:05   49358.4      0.40     255.0       0.0 layer2/d_2/f_reg[15]/D   
    0:02:05   49358.4      0.40     255.0       0.0 layer1/d_7/f_reg[13]/D   
    0:02:05   49360.8      0.40     255.0       0.0 layer2/d_1/f_reg[12]/D   
    0:02:05   49362.2      0.40     254.9       0.0 layer3/d_6/f_reg[15]/D   
    0:02:05   49363.5      0.40     254.9       0.0 layer1/d_0/f_reg[15]/D   
    0:02:05   49369.9      0.40     254.9       0.0 layer3/d_8/f_reg[15]/D   
    0:02:05   49369.9      0.40     254.9       0.0 layer3/d_2/f_reg[13]/D   
    0:02:06   49370.9      0.40     254.9       0.0 layer3/d_5/f_reg[15]/D   
    0:02:06   49373.6      0.40     254.8       0.0 layer1/d_5/f_reg[14]/D   
    0:02:06   49378.4      0.40     254.8       0.0 layer3/d_15/f_reg[13]/D  
    0:02:06   49380.0      0.40     254.8       0.0 layer1/d_0/f_reg[15]/D   
    0:02:06   49380.5      0.40     254.8       0.0 layer1/d_5/f_reg[15]/D   
    0:02:06   49382.9      0.40     254.8       0.0 layer1/d_3/f_reg[14]/D   
    0:02:06   49384.8      0.40     254.8       0.0 layer3/d_3/f_reg[13]/D   
    0:02:06   49385.6      0.40     254.7       0.0 layer3/d_10/f_reg[15]/D  
    0:02:07   49386.9      0.40     254.6       0.0 layer3/d_14/f_reg[12]/D  
    0:02:07   49386.9      0.40     254.6       0.0 layer2/d_8/f_reg[12]/D   
    0:02:07   49387.7      0.40     254.5       0.0 layer2/d_0/f_reg[13]/D   
    0:02:07   49390.9      0.40     254.5       0.0 layer2/d_9/f_reg[15]/D   
    0:02:07   49393.5      0.40     254.5       0.0 layer2/d_2/f_reg[15]/D   
    0:02:07   49395.9      0.40     254.5       0.0 layer3/d_13/f_reg[12]/D  
    0:02:07   49401.3      0.40     254.4       0.0 layer3/d_8/f_reg[15]/D   
    0:02:08   49402.3      0.40     254.4       0.0                          
    0:02:08   49402.3      0.40     254.3       0.0                          
    0:02:08   49405.0      0.40     254.3       0.0                          
    0:02:08   49406.0      0.40     254.3       0.0                          
    0:02:08   49405.5      0.40     254.3       0.0                          
    0:02:08   49407.6      0.40     254.2       0.0                          
    0:02:08   49407.6      0.40     254.2       0.0                          
    0:02:09   49408.4      0.40     254.2       0.0                          
    0:02:09   49407.6      0.40     254.2       0.0                          
    0:02:09   49408.7      0.40     254.2       0.0                          
    0:02:09   49409.5      0.40     254.1       0.0                          
    0:02:09   49411.4      0.40     254.1       0.0                          
    0:02:09   49414.6      0.40     254.1       0.0                          
    0:02:09   49413.2      0.40     254.0       0.0                          
    0:02:09   49413.0      0.40     253.9       0.0                          
    0:02:09   49413.5      0.40     253.9       0.0                          
    0:02:09   49413.5      0.40     253.8       0.0                          
    0:02:10   49414.3      0.40     253.8       0.0                          
    0:02:10   49414.6      0.40     253.8       0.0                          
    0:02:10   49414.6      0.40     253.7       0.0                          
    0:02:10   49416.9      0.40     253.7       0.0                          
    0:02:10   49414.8      0.40     253.7       0.0                          
    0:02:10   49416.1      0.40     253.5       0.0                          
    0:02:10   49415.9      0.40     253.4       0.0                          
    0:02:10   49416.4      0.40     253.4       0.0                          
    0:02:10   49416.9      0.40     253.4       0.0                          
    0:02:10   49417.7      0.40     253.3       0.0                          
    0:02:10   49417.7      0.40     253.3       0.0                          
    0:02:11   49417.7      0.40     253.3       0.0                          
    0:02:11   49419.9      0.40     253.3       0.0                          
    0:02:11   49419.9      0.40     253.3       0.0                          
    0:02:11   49419.9      0.40     253.2       0.0                          
    0:02:11   49421.7      0.40     253.2       0.0                          
    0:02:11   49424.1      0.40     253.1       0.0                          
    0:02:11   49424.7      0.40     253.1       0.0                          
    0:02:11   49426.5      0.40     253.0       0.0                          
    0:02:11   49425.7      0.40     253.0       0.0                          
    0:02:11   49426.3      0.40     253.0       0.0                          
    0:02:11   49424.7      0.40     252.9       0.0                          
    0:02:11   49421.5      0.40     252.9       0.0                          
    0:02:12   49421.2      0.40     252.9       0.0                          
    0:02:12   49422.5      0.40     252.8       0.0                          
    0:02:12   49420.9      0.40     252.8       0.0                          
    0:02:12   49419.1      0.40     252.6       0.0                          
    0:02:12   49419.6      0.40     252.5       0.0                          
    0:02:12   49419.6      0.40     252.4       0.0                          
    0:02:12   49420.7      0.40     252.3       0.0                          
    0:02:12   49421.7      0.40     252.3       0.0                          
    0:02:12   49421.7      0.40     252.3       0.0                          
    0:02:12   49421.7      0.40     252.2       0.0                          
    0:02:12   49420.7      0.40     252.2       0.0                          
    0:02:12   49422.0      0.40     252.2       0.0                          
    0:02:13   49421.2      0.40     252.1       0.0                          
    0:02:13   49421.5      0.40     252.1       0.0                          
    0:02:13   49420.9      0.40     252.0       0.0                          
    0:02:13   49419.9      0.40     251.9       0.0                          
    0:02:13   49420.4      0.40     252.0       0.0                          
    0:02:13   49418.5      0.40     251.9       0.0                          
    0:02:13   49418.0      0.40     251.9       0.0                          
    0:02:13   49420.9      0.40     251.9       0.0                          
    0:02:13   49420.4      0.40     251.8       0.0                          
    0:02:13   49420.1      0.40     251.7       0.0                          
    0:02:13   49419.9      0.40     251.7       0.0                          
    0:02:13   49421.2      0.40     251.6       0.0                          
    0:02:14   49422.5      0.40     251.7       0.0                          
    0:02:14   49422.0      0.40     251.6       0.0                          
    0:02:14   49421.2      0.40     251.6       0.0                          
    0:02:14   49421.2      0.40     251.6       0.0                          
    0:02:14   49421.7      0.40     251.6       0.0                          
    0:02:14   49421.2      0.40     251.5       0.0                          
    0:02:14   49422.5      0.40     251.5       0.0                          
    0:02:14   49422.5      0.40     251.5       0.0                          
    0:02:14   49423.3      0.40     251.5       0.0                          
    0:02:14   49425.7      0.40     251.5       0.0                          
    0:02:14   49423.9      0.40     251.4       0.0                          
    0:02:14   49426.5      0.40     251.4       0.0                          
    0:02:14   49426.8      0.40     251.4       0.0                          
    0:02:15   49427.9      0.40     251.3       0.0                          
    0:02:15   49430.0      0.40     251.3       0.0                          
    0:02:15   49430.8      0.40     251.3       0.0                          
    0:02:15   49431.0      0.40     251.3       0.0                          
    0:02:15   49430.2      0.40     251.2       0.0                          
    0:02:15   49430.2      0.40     251.2       0.0                          
    0:02:15   49430.2      0.40     251.2       0.0                          
    0:02:15   49427.6      0.40     251.1       0.0                          
    0:02:15   49427.3      0.40     251.0       0.0                          
    0:02:15   49429.4      0.40     251.0       0.0                          
    0:02:15   49430.2      0.40     251.0       0.0                          
    0:02:15   49430.0      0.40     250.9       0.0                          
    0:02:15   49429.2      0.40     250.9       0.0                          
    0:02:15   49426.5      0.40     250.8       0.0                          
    0:02:15   49425.7      0.40     250.8       0.0                          
    0:02:15   49426.3      0.40     250.7       0.0                          
    0:02:16   49426.3      0.40     250.7       0.0                          
    0:02:16   49426.8      0.40     250.6       0.0                          
    0:02:16   49426.8      0.40     250.6       0.0                          
    0:02:16   49430.0      0.40     250.6       0.0                          
    0:02:16   49428.9      0.40     250.6       0.0                          
    0:02:16   49428.4      0.40     250.6       0.0                          
    0:02:16   49427.1      0.40     250.6       0.0                          
    0:02:16   49426.8      0.40     250.5       0.0                          
    0:02:16   49426.5      0.40     250.5       0.0                          
    0:02:16   49426.5      0.40     250.6       0.0                          
    0:02:16   49428.9      0.40     250.5       0.0                          
    0:02:16   49429.7      0.40     250.5       0.0                          
    0:02:16   49429.7      0.40     250.5       0.0                          
    0:02:16   49427.3      0.40     250.5       0.0                          
    0:02:17   49426.3      0.40     250.4       0.0                          
    0:02:17   49426.0      0.40     250.4       0.0                          
    0:02:17   49426.5      0.40     250.3       0.0                          
    0:02:17   49425.2      0.40     250.3       0.0                          
    0:02:17   49424.1      0.40     250.2       0.0                          
    0:02:17   49424.9      0.40     250.3       0.0                          
    0:02:17   49424.4      0.40     250.2       0.0                          
    0:02:17   49425.7      0.40     250.3       0.0                          
    0:02:17   49426.3      0.40     250.2       0.0                          
    0:02:17   49428.9      0.40     250.2       0.0                          
    0:02:17   49430.2      0.40     250.2       0.0                          
    0:02:17   49430.0      0.40     250.1       0.0                          
    0:02:17   49430.5      0.40     250.1       0.0                          
    0:02:17   49429.4      0.40     250.0       0.0                          
    0:02:17   49431.8      0.40     249.9       0.0                          
    0:02:18   49432.4      0.40     249.9       0.0                          
    0:02:18   49430.0      0.40     249.8       0.0                          
    0:02:18   49429.4      0.40     249.8       0.0                          
    0:02:18   49431.8      0.40     249.0       0.0                          
    0:02:18   49432.6      0.40     249.0       0.0                          
    0:02:18   49437.4      0.40     248.9       0.0                          
    0:02:18   49437.2      0.40     248.9       0.0                          
    0:02:18   49437.7      0.40     248.9       0.0                          
    0:02:18   49437.4      0.40     248.8       0.0                          
    0:02:18   49437.2      0.40     248.8       0.0                          
    0:02:18   49437.2      0.40     248.8       0.0                          
    0:02:18   49437.4      0.40     248.8       0.0                          
    0:02:18   49440.4      0.40     248.7       0.0                          
    0:02:19   49442.0      0.40     248.7       0.0                          
    0:02:19   49442.0      0.40     248.7       0.0                          
    0:02:19   49445.7      0.40     248.7       0.0                          
    0:02:19   49447.3      0.40     248.6       0.0                          
    0:02:19   49448.6      0.40     248.6       0.0                          
    0:02:19   49452.6      0.40     248.6       0.0                          
    0:02:19   49451.8      0.40     248.5       0.0                          
    0:02:19   49453.4      0.40     248.5       0.0                          
    0:02:19   49453.4      0.40     248.5       0.0                          
    0:02:19   49455.0      0.40     248.4       0.0                          
    0:02:19   49456.3      0.40     248.4       0.0                          
    0:02:19   49458.2      0.40     248.2       0.0                          
    0:02:19   49458.2      0.40     248.2       0.0                          
    0:02:19   49460.0      0.40     245.0       0.0                          
    0:02:19   49460.3      0.40     245.0       0.0                          
    0:02:19   49461.4      0.40     245.0       0.0                          
    0:02:20   49462.2      0.40     245.0       0.0                          
    0:02:20   49463.0      0.40     244.9       0.0                          
    0:02:20   49465.4      0.40     244.9       0.0                          
    0:02:20   49465.6      0.40     244.9       0.0                          
    0:02:20   49465.9      0.40     243.8       0.0                          
    0:02:20   49466.2      0.40     243.8       0.0                          
    0:02:20   49467.5      0.40     243.7       0.0                          
    0:02:20   49467.8      0.40     243.5       0.0                          
    0:02:20   49466.7      0.40     243.5       0.0                          
    0:02:20   49468.3      0.40     243.5       0.0                          
    0:02:20   49469.3      0.40     243.4       0.0                          
    0:02:20   49472.8      0.40     243.3       0.0                          
    0:02:20   49474.4      0.40     243.2       0.0                          
    0:02:20   49477.6      0.40     242.1       0.0                          
    0:02:20   49478.4      0.40     242.1       0.0                          
    0:02:20   49480.3      0.40     242.0       0.0                          
    0:02:21   49480.8      0.40     242.0       0.0                          
    0:02:21   49481.9      0.40     241.3       0.0                          
    0:02:21   49485.0      0.40     241.2       0.0                          
    0:02:21   49485.8      0.40     241.1       0.0                          
    0:02:21   49484.5      0.40     241.1       0.0                          
    0:02:21   49485.0      0.40     241.1       0.0                          
    0:02:21   49487.2      0.40     240.9       0.0                          
    0:02:21   49488.8      0.40     240.9       0.0                          
    0:02:21   49490.6      0.40     240.6       0.0                          
    0:02:21   49490.9      0.40     240.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:21   49490.9      0.40     240.5       0.0                          
    0:02:21   49490.9      0.40     240.5       0.0                          
    0:02:23   49179.7      0.40     228.1       0.0                          
    0:02:23   49150.9      0.40     228.3       0.0                          
    0:02:23   49145.6      0.40     229.3       0.0                          
    0:02:23   49141.6      0.40     229.3       0.0                          
    0:02:23   49139.0      0.41     229.7       0.0                          
    0:02:23   49137.4      0.41     229.7       0.0                          
    0:02:23   49137.4      0.41     229.7       0.0                          
    0:02:23   49137.4      0.41     229.7       0.0                          
    0:02:24   49046.9      0.43     230.8       0.0                          
    0:02:24   49042.7      0.43     230.8       0.0                          
    0:02:24   49042.7      0.43     230.8       0.0                          
    0:02:24   49042.7      0.43     230.8       0.0                          
    0:02:24   49042.7      0.43     230.8       0.0                          
    0:02:24   49042.7      0.43     230.8       0.0                          
    0:02:24   49042.7      0.43     230.8       0.0                          
    0:02:24   49046.1      0.41     229.9       0.0 layer3/d_8/f_reg[15]/D   
    0:02:24   49046.1      0.41     229.9       0.0 layer3/d_2/f_reg[13]/D   
    0:02:24   49050.1      0.40     229.7       0.0 layer3/d_15/f_reg[15]/D  
    0:02:24   49056.5      0.40     229.7       0.0 layer3/d_15/f_reg[15]/D  
    0:02:24   49057.8      0.40     229.6       0.0 layer3/d_11/f_reg[13]/D  
    0:02:25   49063.7      0.40     229.6       0.0 layer3/d_15/f_reg[15]/D  
    0:02:25   49067.7      0.40     229.5       0.0                          
    0:02:25   49061.3      0.40     229.4       0.0                          
    0:02:25   49052.8      0.40     229.2       0.0                          
    0:02:25   49039.8      0.40     229.1       0.0                          
    0:02:25   49038.2      0.40     229.0       0.0                          
    0:02:25   49033.1      0.40     228.9       0.0                          
    0:02:25   49026.7      0.40     228.9       0.0                          
    0:02:25   49022.7      0.40     228.8       0.0                          
    0:02:25   49010.8      0.40     228.6       0.0                          
    0:02:26   49007.6      0.40     228.5       0.0                          
    0:02:26   49003.6      0.40     228.4       0.0                          
    0:02:26   49000.1      0.40     228.4       0.0                          
    0:02:26   48994.5      0.40     224.8       0.0                          
    0:02:26   48992.1      0.40     224.7       0.0                          
    0:02:26   48987.6      0.40     224.7       0.0                          
    0:02:26   48980.4      0.40     224.7       0.0                          
    0:02:27   48947.5      0.40     224.1       0.0                          
    0:02:27   48916.3      0.40     223.2       0.0                          
    0:02:27   48903.0      0.40     221.0       0.0                          
    0:02:27   48894.0      0.40     220.9       0.0                          
    0:02:27   48880.2      0.40     219.6       0.0                          
    0:02:27   48869.3      0.40     219.4       0.0                          
    0:02:27   48848.0      0.40     219.3       0.0                          
    0:02:27   48844.8      0.40     219.3       0.0                          
    0:02:28   48843.5      0.40     219.2       0.0                          
    0:02:28   48842.7      0.40     219.2       0.0                          
    0:02:28   48841.1      0.40     219.2       0.0                          
    0:02:28   48836.5      0.40     219.2       0.0                          
    0:02:28   48827.0      0.40     219.0       0.0                          
    0:02:28   48825.6      0.40     219.0       0.0                          
    0:02:28   48823.2      0.40     219.0       0.0                          
    0:02:29   48817.1      0.40     219.0       0.0                          
    0:02:29   48815.8      0.40     219.0       0.0                          
    0:02:29   48815.8      0.40     219.0       0.0                          
    0:02:29   48810.2      0.40     219.4       0.0                          
    0:02:29   48810.2      0.40     219.4       0.0                          
    0:02:29   48810.2      0.40     219.4       0.0                          
    0:02:29   48810.2      0.40     219.4       0.0                          
    0:02:29   48810.2      0.40     219.4       0.0                          
    0:02:29   48810.2      0.40     219.4       0.0                          
    0:02:29   48815.3      0.40     219.2       0.0 layer3/d_6/f_reg[15]/D   
    0:02:30   48815.0      0.40     219.1       0.0                          
    0:02:30   48812.9      0.40     219.1       0.0                          
    0:02:30   48812.1      0.40     219.1       0.0                          
    0:02:30   48809.9      0.40     219.0       0.0                          
    0:02:30   48804.9      0.40     218.9       0.0                          
    0:02:31   48802.8      0.40     219.1       0.0                          
    0:02:31   48802.5      0.40     219.0       0.0                          
    0:02:31   48802.5      0.40     219.0       0.0                          
    0:02:31   48803.0      0.40     219.0       0.0                          
    0:02:31   48802.5      0.40     218.8       0.0                          
    0:02:31   48803.6      0.40     218.7       0.0                          
    0:02:32   48805.4      0.40     218.7       0.0                          
    0:02:32   48804.6      0.40     218.6       0.0                          
    0:02:32   48805.9      0.40     218.6       0.0                          
    0:02:32   48804.1      0.40     218.6       0.0                          
    0:02:32   48803.8      0.40     218.5       0.0                          
    0:02:32   48804.6      0.40     218.5       0.0                          
    0:02:32   48804.6      0.40     218.5       0.0                          
    0:02:32   48803.8      0.40     218.5       0.0                          
    0:02:33   48806.5      0.40     218.5       0.0                          
    0:02:33   48807.0      0.40     218.4       0.0                          
    0:02:33   48808.1      0.40     218.4       0.0                          
    0:02:33   48808.3      0.40     218.4       0.0                          
    0:02:33   48809.7      0.40     218.4       0.0                          
    0:02:33   48809.9      0.40     218.3       0.0                          
    0:02:33   48809.9      0.40     218.3       0.0                          
    0:02:33   48810.2      0.40     218.3       0.0                          
    0:02:33   48809.1      0.40     218.3       0.0                          
    0:02:34   48809.1      0.40     218.2       0.0                          
    0:02:34   48809.9      0.40     218.2       0.0                          
    0:02:34   48810.7      0.40     218.2       0.0                          
    0:02:34   48812.3      0.40     218.2       0.0                          
    0:02:34   48813.9      0.40     218.2       0.0                          
    0:02:34   48815.0      0.40     218.1       0.0                          
    0:02:34   48817.1      0.40     218.0       0.0                          
    0:02:34   48815.0      0.40     218.0       0.0                          
    0:02:34   48813.1      0.40     218.0       0.0                          
    0:02:34   48815.5      0.40     218.0       0.0                          
    0:02:34   48815.5      0.40     218.0       0.0                          
    0:02:34   48815.5      0.40     217.9       0.0                          
    0:02:35   48815.5      0.40     217.9       0.0                          
    0:02:35   48816.3      0.40     217.9       0.0                          
    0:02:35   48815.0      0.40     217.9       0.0                          
    0:02:35   48815.5      0.40     217.9       0.0                          
    0:02:35   48815.3      0.40     217.9       0.0                          
    0:02:35   48815.8      0.40     217.8       0.0                          
    0:02:35   48817.6      0.40     217.8       0.0                          
    0:02:35   48817.9      0.40     217.8       0.0                          
    0:02:35   48813.7      0.40     217.8       0.0                          
    0:02:35   48813.9      0.40     217.8       0.0                          
    0:02:36   48815.0      0.40     217.7       0.0                          
    0:02:36   48815.0      0.40     217.7       0.0                          
    0:02:36   48815.0      0.40     217.7       0.0                          
    0:02:36   48815.3      0.40     217.7       0.0                          
    0:02:36   48815.5      0.40     217.6       0.0                          
    0:02:36   48817.9      0.40     217.6       0.0                          
    0:02:36   48818.2      0.40     217.5       0.0                          
    0:02:36   48818.2      0.40     217.5       0.0                          
    0:02:36   48817.6      0.40     217.5       0.0                          
    0:02:36   48817.1      0.40     217.5       0.0                          
    0:02:36   48816.9      0.40     217.4       0.0                          
    0:02:36   48817.4      0.40     217.4       0.0                          
    0:02:37   48818.2      0.40     217.4       0.0                          
    0:02:37   48817.6      0.40     217.4       0.0                          
    0:02:37   48820.0      0.40     217.4       0.0                          
    0:02:37   48821.1      0.40     217.4       0.0                          
    0:02:37   48821.6      0.40     217.3       0.0                          
    0:02:37   48823.2      0.40     217.3       0.0                          
    0:02:37   48825.1      0.40     217.3       0.0                          
    0:02:37   48826.4      0.40     217.2       0.0                          
    0:02:37   48828.3      0.40     217.2       0.0                          
    0:02:37   48828.8      0.40     217.2       0.0                          
    0:02:38   48828.8      0.40     217.2       0.0                          
    0:02:38   48828.3      0.40     217.2       0.0                          
    0:02:38   48830.4      0.40     217.3       0.0                          
    0:02:38   48830.4      0.40     217.2       0.0                          
    0:02:38   48832.0      0.40     217.2       0.0                          
    0:02:38   48835.5      0.40     217.2       0.0                          
    0:02:38   48836.3      0.40     217.2       0.0                          
    0:02:38   48836.3      0.40     217.2       0.0                          
    0:02:38   48836.3      0.40     217.1       0.0                          
    0:02:38   48836.5      0.40     217.1       0.0                          
    0:02:38   48837.9      0.40     217.1       0.0                          
    0:02:38   48840.8      0.40     217.1       0.0                          
    0:02:38   48842.7      0.40     217.1       0.0                          
    0:02:38   48846.1      0.40     217.0       0.0                          
    0:02:38   48846.9      0.40     217.0       0.0                          
    0:02:38   48846.6      0.40     217.0       0.0                          
    0:02:39   48848.2      0.40     216.9       0.0                          
    0:02:39   48851.2      0.40     216.9       0.0                          
    0:02:39   48852.0      0.40     216.9       0.0                          
    0:02:39   48852.0      0.40     216.9       0.0                          
    0:02:39   48852.0      0.40     216.9       0.0                          
    0:02:39   48852.8      0.40     216.9       0.0                          
    0:02:39   48852.8      0.40     216.9       0.0                          
    0:02:39   48853.6      0.40     216.8       0.0                          
    0:02:39   48854.1      0.40     216.8       0.0                          
    0:02:39   48854.1      0.40     216.8       0.0                          
    0:02:39   48855.2      0.40     216.8       0.0                          
    0:02:39   48854.6      0.40     216.8       0.0                          
    0:02:39   48854.6      0.40     216.7       0.0                          
    0:02:39   48855.2      0.40     216.7       0.0                          
    0:02:39   48855.2      0.40     216.7       0.0                          
    0:02:40   48858.3      0.40     216.7       0.0                          
    0:02:40   48857.5      0.40     216.7       0.0                          
    0:02:40   48857.5      0.40     216.7       0.0                          
    0:02:40   48858.3      0.40     216.7       0.0                          
    0:02:40   48859.9      0.40     216.7       0.0                          
    0:02:40   48861.0      0.40     216.7       0.0                          
    0:02:40   48862.1      0.40     216.6       0.0                          
    0:02:40   48860.7      0.40     216.6       0.0                          
    0:02:40   48859.7      0.40     216.6       0.0                          
    0:02:40   48859.1      0.40     216.6       0.0                          
    0:02:40   48858.9      0.40     216.6       0.0                          
    0:02:40   48860.7      0.40     216.5       0.0                          
    0:02:40   48860.7      0.40     216.5       0.0                          
    0:02:40   48862.6      0.40     216.5       0.0                          
    0:02:40   48864.5      0.40     216.5       0.0                          
    0:02:41   48865.8      0.40     216.4       0.0                          
    0:02:41   48866.6      0.40     216.4       0.0                          
    0:02:41   48868.7      0.40     216.4       0.0                          
    0:02:41   48870.8      0.40     216.4       0.0                          
    0:02:41   48871.9      0.40     216.4       0.0                          
    0:02:41   48871.1      0.40     216.4       0.0                          
    0:02:41   48872.4      0.40     216.3       0.0                          
    0:02:41   48873.5      0.40     216.4       0.0                          
    0:02:41   48874.0      0.40     216.3       0.0                          
    0:02:41   48874.3      0.40     216.3       0.0                          
    0:02:41   48873.2      0.40     216.3       0.0                          
    0:02:41   48873.8      0.40     216.3       0.0                          
    0:02:41   48874.0      0.40     216.2       0.0                          
    0:02:41   48874.3      0.40     216.2       0.0                          
    0:02:41   48879.4      0.40     216.2       0.0                          
    0:02:41   48880.4      0.40     216.2       0.0                          
    0:02:42   48881.5      0.40     216.2       0.0                          
    0:02:42   48884.9      0.39     216.1       0.0 layer1/d_7/f_reg[15]/D   
    0:02:42   48887.1      0.39     216.1       0.0 layer1/d_2/f_reg[14]/D   
    0:02:42   48899.3      0.39     216.1       0.0 layer3/d_5/f_reg[15]/D   
    0:02:42   48901.2      0.39     216.1       0.0 layer3/d_5/f_reg[15]/D   
    0:02:42   48900.6      0.39     216.1       0.0 layer3/d_14/f_reg[13]/D  
    0:02:42   48902.0      0.39     216.3       0.0 layer3/d_14/f_reg[12]/D  
    0:02:42   48902.2      0.39     216.3       0.0 layer1/d_4/f_reg[14]/D   
    0:02:42   48904.9      0.39     216.2       0.0 layer2/d_5/f_reg[13]/D   
    0:02:43   48904.4      0.39     216.3       0.0 layer1/d_1/f_reg[12]/D   
    0:02:43   48907.3      0.39     216.4       0.0 layer3/d_8/f_reg[15]/D   
    0:02:43   48910.0      0.39     216.4       0.0 layer2/d_2/f_reg[15]/D   
    0:02:43   48913.9      0.39     216.5       0.0 layer3/d_15/f_reg[15]/D  
    0:02:44   48915.5      0.39     216.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'network_4_8_12_16_36_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'layer3/d_1/clk': 3000 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 04:06:08 2016
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'network_4_8_12_16_36_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                            74
Number of cells:                            3
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:              35324.001999
Buf/Inv area:                     2953.398008
Noncombinational area:           13591.535511
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 48915.537509
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 04:06:11 2016
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
network_4_8_12_16_36_16
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  21.7511 mW   (86%)
  Net Switching Power  =   3.6543 mW   (14%)
                         ---------
Total Dynamic Power    =  25.4054 mW  (100%)

Cell Leakage Power     =   1.0590 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.8890e+04          571.1644        2.3396e+05        1.9696e+04  (  74.42%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.8607e+03        3.0831e+03        8.2504e+05        6.7689e+03  (  25.58%)
--------------------------------------------------------------------------------------------------
Total          2.1751e+04 uW     3.6543e+03 uW     1.0590e+06 nW     2.6464e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 04:06:11 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: layer3/mem_x/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: layer3/d_5/f_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  network_4_8_12_16_36_16
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  layer3/mem_x/data_out_reg[1]/CK (DFF_X1)                0.00 #     0.00 r
  layer3/mem_x/data_out_reg[1]/Q (DFF_X1)                 0.09       0.09 f
  layer3/mem_x/data_out[1] (memory_WIDTH16_SIZE12_LOGSIZE4)
                                                          0.00       0.09 f
  layer3/U10/Z (BUF_X1)                                   0.05       0.13 f
  layer3/d_5/data_out_x[1] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11)
                                                          0.00       0.13 f
  layer3/d_5/mult_2021/a[1] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_mult_tc_1)
                                                          0.00       0.13 f
  layer3/d_5/mult_2021/U609/ZN (INV_X1)                   0.06       0.19 r
  layer3/d_5/mult_2021/U495/Z (XOR2_X1)                   0.07       0.27 r
  layer3/d_5/mult_2021/U481/ZN (NAND2_X1)                 0.04       0.30 f
  layer3/d_5/mult_2021/U480/Z (BUF_X1)                    0.05       0.35 f
  layer3/d_5/mult_2021/U785/ZN (OAI22_X1)                 0.05       0.40 r
  layer3/d_5/mult_2021/U175/S (FA_X1)                     0.13       0.53 f
  layer3/d_5/mult_2021/U173/S (FA_X1)                     0.13       0.66 r
  layer3/d_5/mult_2021/U172/S (FA_X1)                     0.12       0.78 f
  layer3/d_5/mult_2021/U676/ZN (NAND2_X1)                 0.04       0.82 r
  layer3/d_5/mult_2021/U675/ZN (OAI21_X1)                 0.04       0.86 f
  layer3/d_5/mult_2021/U543/ZN (AOI21_X1)                 0.07       0.92 r
  layer3/d_5/mult_2021/U754/ZN (OAI21_X1)                 0.04       0.96 f
  layer3/d_5/mult_2021/U710/ZN (XNOR2_X1)                 0.06       1.02 f
  layer3/d_5/mult_2021/product[14] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_mult_tc_1)
                                                          0.00       1.02 f
  layer3/d_5/U21/Z (MUX2_X2)                              0.07       1.09 f
  layer3/d_5/add_2022/A[14] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW01_add_2)
                                                          0.00       1.09 f
  layer3/d_5/add_2022/U140/ZN (NOR2_X1)                   0.04       1.13 r
  layer3/d_5/add_2022/U224/ZN (OAI21_X1)                  0.03       1.16 f
  layer3/d_5/add_2022/U206/ZN (INV_X1)                    0.03       1.18 r
  layer3/d_5/add_2022/U235/ZN (OAI21_X1)                  0.03       1.21 f
  layer3/d_5/add_2022/U228/ZN (XNOR2_X1)                  0.05       1.27 f
  layer3/d_5/add_2022/SUM[15] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW01_add_2)
                                                          0.00       1.27 f
  layer3/d_5/U15/ZN (INV_X1)                              0.03       1.29 r
  layer3/d_5/U13/ZN (OAI222_X1)                           0.04       1.34 f
  layer3/d_5/f_reg[15]/D (DFF_X2)                         0.01       1.34 f
  data arrival time                                                  1.34

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  layer3/d_5/f_reg[15]/CK (DFF_X2)                        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/zli/ese507work/proj3/gen2/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module layer1_8_4_8_16_datapath_M8_N4_T16_P8_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer1_8_4_8_16_datapath_M8_N4_T16_P8_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer1_8_4_8_16_datapath_M8_N4_T16_P8_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer1_8_4_8_16_datapath_M8_N4_T16_P8_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer1_8_4_8_16_datapath_M8_N4_T16_P8_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer1_8_4_8_16_datapath_M8_N4_T16_P8_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer1_8_4_8_16_datapath_M8_N4_T16_P8_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer1_8_4_8_16_datapath_M8_N4_T16_P8_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 23 nets to module layer1_8_4_8_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module layer2_12_8_12_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_15 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_14 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_13 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_12 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module layer3_16_12_16_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
