{"vcs1":{"timestamp_begin":1744290566.449634712, "rt":5.23, "ut":4.92, "st":0.24}}
{"vcselab":{"timestamp_begin":1744290571.762396064, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1744290572.105986099, "rt":0.28, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1744290566.132315575}
{"VCS_COMP_START_TIME": 1744290566.132315575}
{"VCS_COMP_END_TIME": 1744290572.454674852}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 372412}}
{"vcselab": {"peak_mem": 174916}}
