// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 136
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > conv_out_0_V_address0;
    sc_out< sc_logic > conv_out_0_V_ce0;
    sc_in< sc_lv<14> > conv_out_0_V_q0;
    sc_out< sc_lv<9> > conv_out_0_V_address1;
    sc_out< sc_logic > conv_out_0_V_ce1;
    sc_in< sc_lv<14> > conv_out_0_V_q1;
    sc_out< sc_lv<9> > conv_out_1_V_address0;
    sc_out< sc_logic > conv_out_1_V_ce0;
    sc_in< sc_lv<14> > conv_out_1_V_q0;
    sc_out< sc_lv<9> > conv_out_1_V_address1;
    sc_out< sc_logic > conv_out_1_V_ce1;
    sc_in< sc_lv<14> > conv_out_1_V_q1;
    sc_out< sc_lv<9> > conv_out_2_V_address0;
    sc_out< sc_logic > conv_out_2_V_ce0;
    sc_in< sc_lv<14> > conv_out_2_V_q0;
    sc_out< sc_lv<9> > conv_out_2_V_address1;
    sc_out< sc_logic > conv_out_2_V_ce1;
    sc_in< sc_lv<14> > conv_out_2_V_q1;
    sc_out< sc_lv<9> > conv_out_3_V_address0;
    sc_out< sc_logic > conv_out_3_V_ce0;
    sc_in< sc_lv<14> > conv_out_3_V_q0;
    sc_out< sc_lv<9> > conv_out_3_V_address1;
    sc_out< sc_logic > conv_out_3_V_ce1;
    sc_in< sc_lv<14> > conv_out_3_V_q1;
    sc_out< sc_lv<9> > conv_out_4_V_address0;
    sc_out< sc_logic > conv_out_4_V_ce0;
    sc_in< sc_lv<14> > conv_out_4_V_q0;
    sc_out< sc_lv<9> > conv_out_4_V_address1;
    sc_out< sc_logic > conv_out_4_V_ce1;
    sc_in< sc_lv<14> > conv_out_4_V_q1;
    sc_out< sc_lv<9> > conv_out_5_V_address0;
    sc_out< sc_logic > conv_out_5_V_ce0;
    sc_in< sc_lv<14> > conv_out_5_V_q0;
    sc_out< sc_lv<9> > conv_out_5_V_address1;
    sc_out< sc_logic > conv_out_5_V_ce1;
    sc_in< sc_lv<14> > conv_out_5_V_q1;
    sc_out< sc_lv<9> > conv_out_6_V_address0;
    sc_out< sc_logic > conv_out_6_V_ce0;
    sc_in< sc_lv<14> > conv_out_6_V_q0;
    sc_out< sc_lv<9> > conv_out_6_V_address1;
    sc_out< sc_logic > conv_out_6_V_ce1;
    sc_in< sc_lv<14> > conv_out_6_V_q1;
    sc_out< sc_lv<9> > conv_out_7_V_address0;
    sc_out< sc_logic > conv_out_7_V_ce0;
    sc_in< sc_lv<14> > conv_out_7_V_q0;
    sc_out< sc_lv<9> > conv_out_7_V_address1;
    sc_out< sc_logic > conv_out_7_V_ce1;
    sc_in< sc_lv<14> > conv_out_7_V_q1;
    sc_out< sc_lv<9> > conv_out_8_V_address0;
    sc_out< sc_logic > conv_out_8_V_ce0;
    sc_in< sc_lv<14> > conv_out_8_V_q0;
    sc_out< sc_lv<9> > conv_out_8_V_address1;
    sc_out< sc_logic > conv_out_8_V_ce1;
    sc_in< sc_lv<14> > conv_out_8_V_q1;
    sc_out< sc_lv<9> > conv_out_9_V_address0;
    sc_out< sc_logic > conv_out_9_V_ce0;
    sc_in< sc_lv<14> > conv_out_9_V_q0;
    sc_out< sc_lv<9> > conv_out_9_V_address1;
    sc_out< sc_logic > conv_out_9_V_ce1;
    sc_in< sc_lv<14> > conv_out_9_V_q1;
    sc_out< sc_lv<9> > conv_out_10_V_address0;
    sc_out< sc_logic > conv_out_10_V_ce0;
    sc_in< sc_lv<14> > conv_out_10_V_q0;
    sc_out< sc_lv<9> > conv_out_10_V_address1;
    sc_out< sc_logic > conv_out_10_V_ce1;
    sc_in< sc_lv<14> > conv_out_10_V_q1;
    sc_out< sc_lv<9> > conv_out_11_V_address0;
    sc_out< sc_logic > conv_out_11_V_ce0;
    sc_in< sc_lv<14> > conv_out_11_V_q0;
    sc_out< sc_lv<9> > conv_out_11_V_address1;
    sc_out< sc_logic > conv_out_11_V_ce1;
    sc_in< sc_lv<14> > conv_out_11_V_q1;
    sc_out< sc_lv<9> > conv_out_12_V_address0;
    sc_out< sc_logic > conv_out_12_V_ce0;
    sc_in< sc_lv<14> > conv_out_12_V_q0;
    sc_out< sc_lv<9> > conv_out_12_V_address1;
    sc_out< sc_logic > conv_out_12_V_ce1;
    sc_in< sc_lv<14> > conv_out_12_V_q1;
    sc_out< sc_lv<8> > max_pool_out_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_V_d0;
    sc_out< sc_lv<8> > max_pool_out_0_V_address1;
    sc_out< sc_logic > max_pool_out_0_V_ce1;
    sc_out< sc_logic > max_pool_out_0_V_we1;
    sc_out< sc_lv<14> > max_pool_out_0_V_d1;
    sc_out< sc_lv<8> > max_pool_out_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_V_d0;
    sc_out< sc_lv<8> > max_pool_out_1_V_address1;
    sc_out< sc_logic > max_pool_out_1_V_ce1;
    sc_out< sc_logic > max_pool_out_1_V_we1;
    sc_out< sc_lv<14> > max_pool_out_1_V_d1;
    sc_out< sc_lv<8> > max_pool_out_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_V_d0;
    sc_out< sc_lv<8> > max_pool_out_2_V_address1;
    sc_out< sc_logic > max_pool_out_2_V_ce1;
    sc_out< sc_logic > max_pool_out_2_V_we1;
    sc_out< sc_lv<14> > max_pool_out_2_V_d1;
    sc_out< sc_lv<8> > max_pool_out_3_V_address0;
    sc_out< sc_logic > max_pool_out_3_V_ce0;
    sc_out< sc_logic > max_pool_out_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_3_V_d0;
    sc_out< sc_lv<8> > max_pool_out_3_V_address1;
    sc_out< sc_logic > max_pool_out_3_V_ce1;
    sc_out< sc_logic > max_pool_out_3_V_we1;
    sc_out< sc_lv<14> > max_pool_out_3_V_d1;
    sc_out< sc_lv<8> > max_pool_out_4_V_address0;
    sc_out< sc_logic > max_pool_out_4_V_ce0;
    sc_out< sc_logic > max_pool_out_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_4_V_d0;
    sc_out< sc_lv<8> > max_pool_out_4_V_address1;
    sc_out< sc_logic > max_pool_out_4_V_ce1;
    sc_out< sc_logic > max_pool_out_4_V_we1;
    sc_out< sc_lv<14> > max_pool_out_4_V_d1;
    sc_out< sc_lv<8> > max_pool_out_5_V_address0;
    sc_out< sc_logic > max_pool_out_5_V_ce0;
    sc_out< sc_logic > max_pool_out_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_5_V_d0;
    sc_out< sc_lv<8> > max_pool_out_5_V_address1;
    sc_out< sc_logic > max_pool_out_5_V_ce1;
    sc_out< sc_logic > max_pool_out_5_V_we1;
    sc_out< sc_lv<14> > max_pool_out_5_V_d1;
    sc_out< sc_lv<7> > max_pool_out_6_0_V_address0;
    sc_out< sc_logic > max_pool_out_6_0_V_ce0;
    sc_out< sc_logic > max_pool_out_6_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_6_0_V_d0;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_824;
    sc_signal< sc_lv<3> > f_0_reg_835;
    sc_signal< sc_lv<4> > r_0_reg_846;
    sc_signal< sc_lv<1> > icmp_ln10_fu_857_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_2090;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > add_ln10_fu_863_p2;
    sc_signal< sc_lv<7> > add_ln10_reg_2094;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > select_ln29_52_fu_881_p3;
    sc_signal< sc_lv<4> > select_ln29_52_reg_2099;
    sc_signal< sc_lv<3> > select_ln29_53_fu_889_p3;
    sc_signal< sc_lv<3> > select_ln29_53_reg_2105;
    sc_signal< sc_lv<10> > zext_ln14_fu_897_p1;
    sc_signal< sc_lv<10> > zext_ln14_reg_2111;
    sc_signal< sc_lv<6> > tmp_s_fu_913_p3;
    sc_signal< sc_lv<6> > tmp_s_reg_2116;
    sc_signal< sc_lv<5> > or_ln203_fu_921_p2;
    sc_signal< sc_lv<5> > or_ln203_reg_2121;
    sc_signal< sc_lv<8> > add_ln203_4_fu_953_p2;
    sc_signal< sc_lv<8> > add_ln203_4_reg_2128;
    sc_signal< sc_lv<64> > zext_ln1494_3_fu_1060_p1;
    sc_signal< sc_lv<64> > zext_ln1494_3_reg_2138;
    sc_signal< sc_lv<64> > sext_ln1494_1_fu_1106_p1;
    sc_signal< sc_lv<64> > sext_ln1494_1_reg_2239;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<14> > select_ln29_2_fu_1220_p3;
    sc_signal< sc_lv<14> > select_ln29_2_reg_2414;
    sc_signal< sc_lv<14> > select_ln29_6_fu_1270_p3;
    sc_signal< sc_lv<14> > select_ln29_6_reg_2420;
    sc_signal< sc_lv<14> > select_ln29_10_fu_1320_p3;
    sc_signal< sc_lv<14> > select_ln29_10_reg_2426;
    sc_signal< sc_lv<14> > select_ln29_14_fu_1370_p3;
    sc_signal< sc_lv<14> > select_ln29_14_reg_2432;
    sc_signal< sc_lv<14> > select_ln29_18_fu_1420_p3;
    sc_signal< sc_lv<14> > select_ln29_18_reg_2438;
    sc_signal< sc_lv<14> > select_ln29_22_fu_1470_p3;
    sc_signal< sc_lv<14> > select_ln29_22_reg_2444;
    sc_signal< sc_lv<13> > select_ln29_24_fu_1488_p3;
    sc_signal< sc_lv<13> > select_ln29_24_reg_2450;
    sc_signal< sc_lv<14> > conv_out_12_V_load_1_reg_2455;
    sc_signal< sc_lv<13> > select_ln29_28_fu_1506_p3;
    sc_signal< sc_lv<13> > select_ln29_28_reg_2461;
    sc_signal< sc_lv<13> > select_ln29_32_fu_1524_p3;
    sc_signal< sc_lv<13> > select_ln29_32_reg_2466;
    sc_signal< sc_lv<13> > select_ln29_36_fu_1542_p3;
    sc_signal< sc_lv<13> > select_ln29_36_reg_2471;
    sc_signal< sc_lv<13> > select_ln29_40_fu_1560_p3;
    sc_signal< sc_lv<13> > select_ln29_40_reg_2476;
    sc_signal< sc_lv<13> > select_ln29_44_fu_1578_p3;
    sc_signal< sc_lv<13> > select_ln29_44_reg_2481;
    sc_signal< sc_lv<13> > select_ln29_48_fu_1596_p3;
    sc_signal< sc_lv<13> > select_ln29_48_reg_2486;
    sc_signal< sc_lv<4> > r_fu_1604_p2;
    sc_signal< sc_lv<4> > r_reg_2491;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_828_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_839_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_850_p4;
    sc_signal< sc_lv<64> > sext_ln1494_fu_1005_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln1494_6_fu_1197_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1638_p1;
    sc_signal< sc_lv<64> > zext_ln203_5_fu_1678_p1;
    sc_signal< sc_lv<64> > sext_ln203_1_fu_1688_p1;
    sc_signal< sc_lv<1> > icmp_ln13_fu_875_p2;
    sc_signal< sc_lv<3> > f_fu_869_p2;
    sc_signal< sc_lv<5> > shl_ln_fu_905_p3;
    sc_signal< sc_lv<7> > tmp_1_fu_927_p3;
    sc_signal< sc_lv<8> > zext_ln203_7_fu_939_p1;
    sc_signal< sc_lv<8> > zext_ln203_8_fu_943_p1;
    sc_signal< sc_lv<8> > zext_ln14_1_fu_901_p1;
    sc_signal< sc_lv<8> > sub_ln203_2_fu_947_p2;
    sc_signal< sc_lv<9> > tmp_2_fu_959_p3;
    sc_signal< sc_lv<10> > zext_ln1494_fu_967_p1;
    sc_signal< sc_lv<10> > zext_ln203_6_fu_935_p1;
    sc_signal< sc_lv<10> > sub_ln1494_fu_971_p2;
    sc_signal< sc_lv<3> > trunc_ln1494_fu_977_p1;
    sc_signal< sc_lv<7> > tmp_fu_987_p4;
    sc_signal< sc_lv<3> > or_ln1494_fu_981_p2;
    sc_signal< sc_lv<10> > tmp_3_fu_997_p3;
    sc_signal< sc_lv<6> > or_ln1494_1_fu_1022_p2;
    sc_signal< sc_lv<10> > p_shl4_cast_fu_1028_p4;
    sc_signal< sc_lv<10> > p_shl5_cast_fu_1038_p4;
    sc_signal< sc_lv<10> > sub_ln1494_1_fu_1048_p2;
    sc_signal< sc_lv<10> > add_ln1494_fu_1054_p2;
    sc_signal< sc_lv<9> > tmp_6_fu_1070_p3;
    sc_signal< sc_lv<7> > tmp_7_fu_1082_p3;
    sc_signal< sc_lv<10> > zext_ln1494_4_fu_1078_p1;
    sc_signal< sc_lv<10> > zext_ln1494_5_fu_1090_p1;
    sc_signal< sc_lv<10> > sub_ln1494_2_fu_1094_p2;
    sc_signal< sc_lv<10> > add_ln1494_2_fu_1100_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1121_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_1_fu_1117_p1;
    sc_signal< sc_lv<13> > select_ln29_fu_1127_p3;
    sc_signal< sc_lv<14> > zext_ln29_fu_1135_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_1139_p2;
    sc_signal< sc_lv<6> > tmp_5_fu_1153_p3;
    sc_signal< sc_lv<6> > or_ln1494_2_fu_1160_p2;
    sc_signal< sc_lv<10> > p_shl_cast_fu_1166_p4;
    sc_signal< sc_lv<10> > p_shl1_cast_fu_1176_p4;
    sc_signal< sc_lv<10> > sub_ln1494_3_fu_1186_p2;
    sc_signal< sc_lv<10> > add_ln1494_3_fu_1192_p2;
    sc_signal< sc_lv<14> > select_ln29_1_fu_1145_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_1214_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_1232_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_2_fu_1228_p1;
    sc_signal< sc_lv<13> > select_ln29_4_fu_1238_p3;
    sc_signal< sc_lv<14> > zext_ln29_1_fu_1246_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_1250_p2;
    sc_signal< sc_lv<14> > select_ln29_5_fu_1256_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_1264_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_8_fu_1282_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_3_fu_1278_p1;
    sc_signal< sc_lv<13> > select_ln29_8_fu_1288_p3;
    sc_signal< sc_lv<14> > zext_ln29_2_fu_1296_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_9_fu_1300_p2;
    sc_signal< sc_lv<14> > select_ln29_9_fu_1306_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_1314_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_12_fu_1332_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_4_fu_1328_p1;
    sc_signal< sc_lv<13> > select_ln29_12_fu_1338_p3;
    sc_signal< sc_lv<14> > zext_ln29_3_fu_1346_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_1350_p2;
    sc_signal< sc_lv<14> > select_ln29_13_fu_1356_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_1364_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_16_fu_1382_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_5_fu_1378_p1;
    sc_signal< sc_lv<13> > select_ln29_16_fu_1388_p3;
    sc_signal< sc_lv<14> > zext_ln29_4_fu_1396_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_17_fu_1400_p2;
    sc_signal< sc_lv<14> > select_ln29_17_fu_1406_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_18_fu_1414_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_20_fu_1432_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_6_fu_1428_p1;
    sc_signal< sc_lv<13> > select_ln29_20_fu_1438_p3;
    sc_signal< sc_lv<14> > zext_ln29_5_fu_1446_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_21_fu_1450_p2;
    sc_signal< sc_lv<14> > select_ln29_21_fu_1456_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_22_fu_1464_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_24_fu_1482_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_7_fu_1478_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_28_fu_1500_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_8_fu_1496_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_32_fu_1518_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_9_fu_1514_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_36_fu_1536_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_10_fu_1532_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_40_fu_1554_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_11_fu_1550_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_44_fu_1572_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_12_fu_1568_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_48_fu_1590_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_13_fu_1586_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_1612_p3;
    sc_signal< sc_lv<9> > zext_ln203_fu_1619_p1;
    sc_signal< sc_lv<9> > zext_ln203_4_fu_1623_p1;
    sc_signal< sc_lv<9> > zext_ln14_2_fu_1609_p1;
    sc_signal< sc_lv<9> > sub_ln203_fu_1626_p2;
    sc_signal< sc_lv<9> > add_ln203_fu_1632_p2;
    sc_signal< sc_lv<9> > p_shl10_cast_fu_1648_p4;
    sc_signal< sc_lv<9> > p_shl11_cast_fu_1657_p4;
    sc_signal< sc_lv<9> > sub_ln203_1_fu_1666_p2;
    sc_signal< sc_lv<9> > add_ln203_3_fu_1672_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_1692_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_1705_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_11_fu_1718_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_1731_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_19_fu_1744_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_23_fu_1757_p2;
    sc_signal< sc_lv<14> > zext_ln29_6_fu_1770_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_25_fu_1773_p2;
    sc_signal< sc_lv<14> > select_ln29_25_fu_1779_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_26_fu_1787_p2;
    sc_signal< sc_lv<14> > select_ln29_26_fu_1792_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_27_fu_1799_p2;
    sc_signal< sc_lv<14> > zext_ln29_7_fu_1814_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_29_fu_1817_p2;
    sc_signal< sc_lv<14> > select_ln29_29_fu_1823_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_30_fu_1831_p2;
    sc_signal< sc_lv<14> > select_ln29_30_fu_1837_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_31_fu_1845_p2;
    sc_signal< sc_lv<14> > zext_ln29_8_fu_1860_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_33_fu_1863_p2;
    sc_signal< sc_lv<14> > select_ln29_33_fu_1869_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_34_fu_1877_p2;
    sc_signal< sc_lv<14> > select_ln29_34_fu_1883_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_35_fu_1891_p2;
    sc_signal< sc_lv<14> > zext_ln29_9_fu_1906_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_37_fu_1909_p2;
    sc_signal< sc_lv<14> > select_ln29_37_fu_1915_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_38_fu_1923_p2;
    sc_signal< sc_lv<14> > select_ln29_38_fu_1929_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_39_fu_1937_p2;
    sc_signal< sc_lv<14> > zext_ln29_10_fu_1952_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_41_fu_1955_p2;
    sc_signal< sc_lv<14> > select_ln29_41_fu_1961_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_42_fu_1969_p2;
    sc_signal< sc_lv<14> > select_ln29_42_fu_1975_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_43_fu_1983_p2;
    sc_signal< sc_lv<14> > zext_ln29_11_fu_1998_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_45_fu_2001_p2;
    sc_signal< sc_lv<14> > select_ln29_45_fu_2007_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_46_fu_2015_p2;
    sc_signal< sc_lv<14> > select_ln29_46_fu_2021_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_47_fu_2029_p2;
    sc_signal< sc_lv<14> > zext_ln29_12_fu_2044_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_49_fu_2047_p2;
    sc_signal< sc_lv<14> > select_ln29_49_fu_2053_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_50_fu_2061_p2;
    sc_signal< sc_lv<14> > select_ln29_50_fu_2067_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_51_fu_2075_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_4E;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<4> ap_const_lv4_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_863_p2();
    void thread_add_ln1494_2_fu_1100_p2();
    void thread_add_ln1494_3_fu_1192_p2();
    void thread_add_ln1494_fu_1054_p2();
    void thread_add_ln203_3_fu_1672_p2();
    void thread_add_ln203_4_fu_953_p2();
    void thread_add_ln203_fu_1632_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_839_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_828_p4();
    void thread_ap_phi_mux_r_0_phi_fu_850_p4();
    void thread_ap_ready();
    void thread_conv_out_0_V_address0();
    void thread_conv_out_0_V_address1();
    void thread_conv_out_0_V_ce0();
    void thread_conv_out_0_V_ce1();
    void thread_conv_out_10_V_address0();
    void thread_conv_out_10_V_address1();
    void thread_conv_out_10_V_ce0();
    void thread_conv_out_10_V_ce1();
    void thread_conv_out_11_V_address0();
    void thread_conv_out_11_V_address1();
    void thread_conv_out_11_V_ce0();
    void thread_conv_out_11_V_ce1();
    void thread_conv_out_12_V_address0();
    void thread_conv_out_12_V_address1();
    void thread_conv_out_12_V_ce0();
    void thread_conv_out_12_V_ce1();
    void thread_conv_out_1_V_address0();
    void thread_conv_out_1_V_address1();
    void thread_conv_out_1_V_ce0();
    void thread_conv_out_1_V_ce1();
    void thread_conv_out_2_V_address0();
    void thread_conv_out_2_V_address1();
    void thread_conv_out_2_V_ce0();
    void thread_conv_out_2_V_ce1();
    void thread_conv_out_3_V_address0();
    void thread_conv_out_3_V_address1();
    void thread_conv_out_3_V_ce0();
    void thread_conv_out_3_V_ce1();
    void thread_conv_out_4_V_address0();
    void thread_conv_out_4_V_address1();
    void thread_conv_out_4_V_ce0();
    void thread_conv_out_4_V_ce1();
    void thread_conv_out_5_V_address0();
    void thread_conv_out_5_V_address1();
    void thread_conv_out_5_V_ce0();
    void thread_conv_out_5_V_ce1();
    void thread_conv_out_6_V_address0();
    void thread_conv_out_6_V_address1();
    void thread_conv_out_6_V_ce0();
    void thread_conv_out_6_V_ce1();
    void thread_conv_out_7_V_address0();
    void thread_conv_out_7_V_address1();
    void thread_conv_out_7_V_ce0();
    void thread_conv_out_7_V_ce1();
    void thread_conv_out_8_V_address0();
    void thread_conv_out_8_V_address1();
    void thread_conv_out_8_V_ce0();
    void thread_conv_out_8_V_ce1();
    void thread_conv_out_9_V_address0();
    void thread_conv_out_9_V_address1();
    void thread_conv_out_9_V_ce0();
    void thread_conv_out_9_V_ce1();
    void thread_f_fu_869_p2();
    void thread_icmp_ln10_fu_857_p2();
    void thread_icmp_ln13_fu_875_p2();
    void thread_icmp_ln1494_10_fu_1314_p2();
    void thread_icmp_ln1494_11_fu_1718_p2();
    void thread_icmp_ln1494_12_fu_1332_p2();
    void thread_icmp_ln1494_13_fu_1350_p2();
    void thread_icmp_ln1494_14_fu_1364_p2();
    void thread_icmp_ln1494_15_fu_1731_p2();
    void thread_icmp_ln1494_16_fu_1382_p2();
    void thread_icmp_ln1494_17_fu_1400_p2();
    void thread_icmp_ln1494_18_fu_1414_p2();
    void thread_icmp_ln1494_19_fu_1744_p2();
    void thread_icmp_ln1494_1_fu_1139_p2();
    void thread_icmp_ln1494_20_fu_1432_p2();
    void thread_icmp_ln1494_21_fu_1450_p2();
    void thread_icmp_ln1494_22_fu_1464_p2();
    void thread_icmp_ln1494_23_fu_1757_p2();
    void thread_icmp_ln1494_24_fu_1482_p2();
    void thread_icmp_ln1494_25_fu_1773_p2();
    void thread_icmp_ln1494_26_fu_1787_p2();
    void thread_icmp_ln1494_27_fu_1799_p2();
    void thread_icmp_ln1494_28_fu_1500_p2();
    void thread_icmp_ln1494_29_fu_1817_p2();
    void thread_icmp_ln1494_2_fu_1214_p2();
    void thread_icmp_ln1494_30_fu_1831_p2();
    void thread_icmp_ln1494_31_fu_1845_p2();
    void thread_icmp_ln1494_32_fu_1518_p2();
    void thread_icmp_ln1494_33_fu_1863_p2();
    void thread_icmp_ln1494_34_fu_1877_p2();
    void thread_icmp_ln1494_35_fu_1891_p2();
    void thread_icmp_ln1494_36_fu_1536_p2();
    void thread_icmp_ln1494_37_fu_1909_p2();
    void thread_icmp_ln1494_38_fu_1923_p2();
    void thread_icmp_ln1494_39_fu_1937_p2();
    void thread_icmp_ln1494_3_fu_1692_p2();
    void thread_icmp_ln1494_40_fu_1554_p2();
    void thread_icmp_ln1494_41_fu_1955_p2();
    void thread_icmp_ln1494_42_fu_1969_p2();
    void thread_icmp_ln1494_43_fu_1983_p2();
    void thread_icmp_ln1494_44_fu_1572_p2();
    void thread_icmp_ln1494_45_fu_2001_p2();
    void thread_icmp_ln1494_46_fu_2015_p2();
    void thread_icmp_ln1494_47_fu_2029_p2();
    void thread_icmp_ln1494_48_fu_1590_p2();
    void thread_icmp_ln1494_49_fu_2047_p2();
    void thread_icmp_ln1494_4_fu_1232_p2();
    void thread_icmp_ln1494_50_fu_2061_p2();
    void thread_icmp_ln1494_51_fu_2075_p2();
    void thread_icmp_ln1494_5_fu_1250_p2();
    void thread_icmp_ln1494_6_fu_1264_p2();
    void thread_icmp_ln1494_7_fu_1705_p2();
    void thread_icmp_ln1494_8_fu_1282_p2();
    void thread_icmp_ln1494_9_fu_1300_p2();
    void thread_icmp_ln1494_fu_1121_p2();
    void thread_max_pool_out_0_V_address0();
    void thread_max_pool_out_0_V_address1();
    void thread_max_pool_out_0_V_ce0();
    void thread_max_pool_out_0_V_ce1();
    void thread_max_pool_out_0_V_d0();
    void thread_max_pool_out_0_V_d1();
    void thread_max_pool_out_0_V_we0();
    void thread_max_pool_out_0_V_we1();
    void thread_max_pool_out_1_V_address0();
    void thread_max_pool_out_1_V_address1();
    void thread_max_pool_out_1_V_ce0();
    void thread_max_pool_out_1_V_ce1();
    void thread_max_pool_out_1_V_d0();
    void thread_max_pool_out_1_V_d1();
    void thread_max_pool_out_1_V_we0();
    void thread_max_pool_out_1_V_we1();
    void thread_max_pool_out_2_V_address0();
    void thread_max_pool_out_2_V_address1();
    void thread_max_pool_out_2_V_ce0();
    void thread_max_pool_out_2_V_ce1();
    void thread_max_pool_out_2_V_d0();
    void thread_max_pool_out_2_V_d1();
    void thread_max_pool_out_2_V_we0();
    void thread_max_pool_out_2_V_we1();
    void thread_max_pool_out_3_V_address0();
    void thread_max_pool_out_3_V_address1();
    void thread_max_pool_out_3_V_ce0();
    void thread_max_pool_out_3_V_ce1();
    void thread_max_pool_out_3_V_d0();
    void thread_max_pool_out_3_V_d1();
    void thread_max_pool_out_3_V_we0();
    void thread_max_pool_out_3_V_we1();
    void thread_max_pool_out_4_V_address0();
    void thread_max_pool_out_4_V_address1();
    void thread_max_pool_out_4_V_ce0();
    void thread_max_pool_out_4_V_ce1();
    void thread_max_pool_out_4_V_d0();
    void thread_max_pool_out_4_V_d1();
    void thread_max_pool_out_4_V_we0();
    void thread_max_pool_out_4_V_we1();
    void thread_max_pool_out_5_V_address0();
    void thread_max_pool_out_5_V_address1();
    void thread_max_pool_out_5_V_ce0();
    void thread_max_pool_out_5_V_ce1();
    void thread_max_pool_out_5_V_d0();
    void thread_max_pool_out_5_V_d1();
    void thread_max_pool_out_5_V_we0();
    void thread_max_pool_out_5_V_we1();
    void thread_max_pool_out_6_0_V_address0();
    void thread_max_pool_out_6_0_V_ce0();
    void thread_max_pool_out_6_0_V_d0();
    void thread_max_pool_out_6_0_V_we0();
    void thread_or_ln1494_1_fu_1022_p2();
    void thread_or_ln1494_2_fu_1160_p2();
    void thread_or_ln1494_fu_981_p2();
    void thread_or_ln203_fu_921_p2();
    void thread_p_shl10_cast_fu_1648_p4();
    void thread_p_shl11_cast_fu_1657_p4();
    void thread_p_shl1_cast_fu_1176_p4();
    void thread_p_shl4_cast_fu_1028_p4();
    void thread_p_shl5_cast_fu_1038_p4();
    void thread_p_shl_cast_fu_1166_p4();
    void thread_r_fu_1604_p2();
    void thread_select_ln29_10_fu_1320_p3();
    void thread_select_ln29_12_fu_1338_p3();
    void thread_select_ln29_13_fu_1356_p3();
    void thread_select_ln29_14_fu_1370_p3();
    void thread_select_ln29_16_fu_1388_p3();
    void thread_select_ln29_17_fu_1406_p3();
    void thread_select_ln29_18_fu_1420_p3();
    void thread_select_ln29_1_fu_1145_p3();
    void thread_select_ln29_20_fu_1438_p3();
    void thread_select_ln29_21_fu_1456_p3();
    void thread_select_ln29_22_fu_1470_p3();
    void thread_select_ln29_24_fu_1488_p3();
    void thread_select_ln29_25_fu_1779_p3();
    void thread_select_ln29_26_fu_1792_p3();
    void thread_select_ln29_28_fu_1506_p3();
    void thread_select_ln29_29_fu_1823_p3();
    void thread_select_ln29_2_fu_1220_p3();
    void thread_select_ln29_30_fu_1837_p3();
    void thread_select_ln29_32_fu_1524_p3();
    void thread_select_ln29_33_fu_1869_p3();
    void thread_select_ln29_34_fu_1883_p3();
    void thread_select_ln29_36_fu_1542_p3();
    void thread_select_ln29_37_fu_1915_p3();
    void thread_select_ln29_38_fu_1929_p3();
    void thread_select_ln29_40_fu_1560_p3();
    void thread_select_ln29_41_fu_1961_p3();
    void thread_select_ln29_42_fu_1975_p3();
    void thread_select_ln29_44_fu_1578_p3();
    void thread_select_ln29_45_fu_2007_p3();
    void thread_select_ln29_46_fu_2021_p3();
    void thread_select_ln29_48_fu_1596_p3();
    void thread_select_ln29_49_fu_2053_p3();
    void thread_select_ln29_4_fu_1238_p3();
    void thread_select_ln29_50_fu_2067_p3();
    void thread_select_ln29_52_fu_881_p3();
    void thread_select_ln29_53_fu_889_p3();
    void thread_select_ln29_5_fu_1256_p3();
    void thread_select_ln29_6_fu_1270_p3();
    void thread_select_ln29_8_fu_1288_p3();
    void thread_select_ln29_9_fu_1306_p3();
    void thread_select_ln29_fu_1127_p3();
    void thread_sext_ln1494_1_fu_1106_p1();
    void thread_sext_ln1494_fu_1005_p1();
    void thread_sext_ln203_1_fu_1688_p1();
    void thread_sext_ln203_fu_1638_p1();
    void thread_shl_ln_fu_905_p3();
    void thread_sub_ln1494_1_fu_1048_p2();
    void thread_sub_ln1494_2_fu_1094_p2();
    void thread_sub_ln1494_3_fu_1186_p2();
    void thread_sub_ln1494_fu_971_p2();
    void thread_sub_ln203_1_fu_1666_p2();
    void thread_sub_ln203_2_fu_947_p2();
    void thread_sub_ln203_fu_1626_p2();
    void thread_tmp_1_fu_927_p3();
    void thread_tmp_2_fu_959_p3();
    void thread_tmp_3_fu_997_p3();
    void thread_tmp_5_fu_1153_p3();
    void thread_tmp_6_fu_1070_p3();
    void thread_tmp_7_fu_1082_p3();
    void thread_tmp_9_fu_1612_p3();
    void thread_tmp_fu_987_p4();
    void thread_tmp_s_fu_913_p3();
    void thread_trunc_ln1494_10_fu_1532_p1();
    void thread_trunc_ln1494_11_fu_1550_p1();
    void thread_trunc_ln1494_12_fu_1568_p1();
    void thread_trunc_ln1494_13_fu_1586_p1();
    void thread_trunc_ln1494_1_fu_1117_p1();
    void thread_trunc_ln1494_2_fu_1228_p1();
    void thread_trunc_ln1494_3_fu_1278_p1();
    void thread_trunc_ln1494_4_fu_1328_p1();
    void thread_trunc_ln1494_5_fu_1378_p1();
    void thread_trunc_ln1494_6_fu_1428_p1();
    void thread_trunc_ln1494_7_fu_1478_p1();
    void thread_trunc_ln1494_8_fu_1496_p1();
    void thread_trunc_ln1494_9_fu_1514_p1();
    void thread_trunc_ln1494_fu_977_p1();
    void thread_zext_ln1494_3_fu_1060_p1();
    void thread_zext_ln1494_4_fu_1078_p1();
    void thread_zext_ln1494_5_fu_1090_p1();
    void thread_zext_ln1494_6_fu_1197_p1();
    void thread_zext_ln1494_fu_967_p1();
    void thread_zext_ln14_1_fu_901_p1();
    void thread_zext_ln14_2_fu_1609_p1();
    void thread_zext_ln14_fu_897_p1();
    void thread_zext_ln203_4_fu_1623_p1();
    void thread_zext_ln203_5_fu_1678_p1();
    void thread_zext_ln203_6_fu_935_p1();
    void thread_zext_ln203_7_fu_939_p1();
    void thread_zext_ln203_8_fu_943_p1();
    void thread_zext_ln203_fu_1619_p1();
    void thread_zext_ln29_10_fu_1952_p1();
    void thread_zext_ln29_11_fu_1998_p1();
    void thread_zext_ln29_12_fu_2044_p1();
    void thread_zext_ln29_1_fu_1246_p1();
    void thread_zext_ln29_2_fu_1296_p1();
    void thread_zext_ln29_3_fu_1346_p1();
    void thread_zext_ln29_4_fu_1396_p1();
    void thread_zext_ln29_5_fu_1446_p1();
    void thread_zext_ln29_6_fu_1770_p1();
    void thread_zext_ln29_7_fu_1814_p1();
    void thread_zext_ln29_8_fu_1860_p1();
    void thread_zext_ln29_9_fu_1906_p1();
    void thread_zext_ln29_fu_1135_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
