%% This BibTeX bibliography file was created using BibDesk.
%% http://bibdesk.sourceforge.net/

%% Created for Stephen Roberts at 2014-11-16 15:24:38 +0000 

@inproceedings{hammond:2009aa,
 author = {Hammond, S. D. and Mudalige, G. R. and Smith, J. A. and Jarvis, S. A. and Herdman, J. A. and Vadgama, A.},
 title = {{WARPP: A Toolkit for Simulating High-performance Parallel Scientific Codes}},
 booktitle = {Proceedings of the 2Nd International Conference on Simulation Tools and Techniques},
 series = {Simutools '09},
 year = {2009},
 isbn = {978-963-9799-45-5},
 location = {Rome, Italy},
 pages = {19:1--19:10},
 articleno = {19},
 numpages = {10},
 url = {http://dx.doi.org/10.4108/ICST.SIMUTOOLS2009.5753},
 doi = {10.4108/ICST.SIMUTOOLS2009.5753},
 acmid = {1537640},
 publisher = {ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering)},
 address = {ICST, Brussels, Belgium, Belgium},
 keywords = {application performance modelling, high performance computing, performance modelling, simulation},
} 
 



@inproceedings{maury:2006aa,
  author = {Curtis-Maury, M. and Dzierwa, J. and Antonopoulos, C.D. and Nikolopoulos, D.S.}, 
  booktitle = {Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International}, 
  title = {{Online Strategies for High-Performance Power-Aware Thread Execution on Emerging Multiprocessors}}, 
  year = {2006}, 
  month = {April}, 
  pages = {8 pp.-}, 
  keywords = {energy conservation;shared memory systems;HPPATCH;dense shared memory multiprocessors;granularity control;hardware event monitor;high-performance power-aware thread execution;online strategy;power estimation model;processor power consumption;runtime algorithm;thread granularity;Computer science;Concurrent computing;Control systems;Energy consumption;Frequency;Hardware;Power system modeling;Runtime;Supercomputers;Yarn}, 
  doi = {10.1109/IPDPS.2006.1639598},
}

@inproceedings{le:2010aa,
  title = {{Dynamic Voltage and Frequency Scaling: The Laws of Diminishing Returns}},
  author = {Le Sueur, Etienne and Heiser, Gernot},
  booktitle = {Proceedings of the 2010 international conference on Power aware computing and systems},
  pages = {1--8},
  year = {2010},
  organization = {USENIX Association}
}

@inproceedings{bunt:2013aa, 
  author = {Bunt, R.A. and Pennycook, S.J. and Jarvis, S.A. and Lapworth, B.L. and Ho, Y.K.}, 
  booktitle = {High Performance Computing and Communications 2013 IEEE International Conference on Embedded and Ubiquitous Computing, 2013 IEEE 10th International Conference on}, 
  title = {{Model-Led Optimisation of a Geometric Multigrid Application}}, 
  year = {2013}, 
  month = {Nov}, 
  pages = {742-753}, 
  keywords = {computational fluid dynamics;digital simulation;microprocessor chips;parallel processing;HYDRA;Intel X5650-based commodity cluster;OPlus;Rolls-Royce;analytical performance model;code optimisation efforts;computational fluid dynamics simulations;geometric multigrid application;model-led optimisation;performance bottlenecks;production nonlinear multigrid solver;proprietary communication library;unexpected communication behaviours;Analytical models;Computational modeling;Hardware;Libraries;Optimization;Program processors;fluid dynamics;high performance computing;modelling;performance analysis;scientific computing}, 
  doi = {10.1109/HPCC.and.EUC.2013.109}
}


@inproceedings{choi:2004aa,
 author = {Choi, Kihwan and Soma, Ramakrishna and Pedram, Massoud},
 title = {{Dynamic Voltage and Frequency Scaling Based on Workload Decomposition}},
 booktitle = {Proceedings of the 2004 International Symposium on Low Power Electronics and Design},
 series = {ISLPED '04},
 year = {2004},
 isbn = {1-58113-929-2},
 location = {Newport Beach, California, USA},
 pages = {174--179},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1013235.1013282},
 doi = {10.1145/1013235.1013282},
 acmid = {1013282},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dynamic voltage and frequency scaling, workload decomposition},
} 

@inproceedings{hackenberg:2013ab, 
  author = {Hackenberg, D. and Oldenburg, R. and Molka, D. and Schone, R.}, 
  booktitle = {Green Computing Conference (IGCC), 2013 International}, 
  title = {{Introducing FIRESTARTER: A Processor Stress Test Utility}}, 
  year = {2013}, 
  month = {June}, 
  pages = {1-9}, 
  keywords = {microprocessor chips;performance evaluation;power aware computing;Firestarter open source tool;assembly routines;cooling systems;energy efficiency research;high-level language code;near-peak power consumption;power consumption patterns;processor stress test utility;test system characterization;x86_64 processors;Bridges;Microarchitecture;Out of order;Ports (Computers);Power demand;Registers;Stress;FIRESTARTER;LINPACK;Prime95}, 
  doi = {10.1109/IGCC.2013.6604507}
}


@article{rodrigues:2011aa,
 author = {Rodrigues, A. F. and Hemmert, K. S. and Barrett, B. W. and Kersey, C. and Oldfield, R. and Weston, M. and Risen, R. and Cook, J. and Rosenfeld, P. and CooperBalls, E. and Jacob, B.},
 title = {{The Structural Simulation Toolkit}},
 journal = {SIGMETRICS Perform. Eval. Rev.},
 issue_date = {March 2011},
 volume = {38},
 number = {4},
 month = mar,
 year = {2011},
 issn = {0163-5999},
 pages = {37--42},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1964218.1964225},
 doi = {10.1145/1964218.1964225},
 acmid = {1964225},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {SST, architecture, performance analysis, simulation},
} 

@article{rong:2010aa, 
  author = {Rong Ge and Xizhou Feng and Shuaiwen Song and Hung-Ching Chang and Dong Li and Cameron, K.W.}, 
  journal = {Parallel and Distributed Systems, IEEE Transactions on}, 
  title = {{PowerPack: Energy Profiling and Analysis of High-Performance Systems and Applications}}, 
  year = {2010}, 
  month = {May}, 
  volume = {21}, 
  number = {5}, 
  pages = {658-671}, 
  keywords = {energy conservation;multiprocessing systems;parallel processing;power aware computing;power consumption;DVFS scheduling;PowerPack;dynamic voltage and frequency scaling techniques;energy consumption;energy efficiency;energy profiling;high-performance computing system design;multicore support systems;multiprocessor-based nodes;power efficiency;CMP-based cluster;Distributed system;dynamic voltage and frequency scaling.;energy efficiency;power management;power measurement;system tools}, 
  doi = {10.1109/TPDS.2009.76}, 
  ISSN = {1045-9219}
}


@article{kim:2003aa,
  author = {Kim, N.S. and Austin, T. and Baauw, D. and Mudge, T. and Flautner, K. and Hu, J.S. and Irwin, M.J. and Kandemir, M. and Narayanan, V.}, 
  journal = {Computer}, 
  title = {{Leakage Current: Moore's Law Meets Static Power}}, 
  year = {2003}, 
  month = {Dec}, 
  volume = {36}, 
  number = {12}, 
  pages = {68-75}, 
  keywords = {computer architecture;digital integrated circuits;integrated circuit design;low-power electronics;microprocessor chips;power consumption;dynamic power;feature sizes;leakage current;low-power design challenges;off-state leakage;power consumption;power dissipation;primary microprocessor design constraint;repeated capacitance charge;repeated capacitance discharge;static power;CMOS logic circuits;CMOS technology;Energy consumption;Equations;Frequency;Leakage current;Microprocessors;Moore's Law;Power dissipation;Threshold voltage}, 
  doi = {10.1109/MC.2003.1250885}, 
  ISSN = {0018-9162}
}

@inproceedings{che:2009aa, 
  author = {Shuai Che and Boyer, M. and Jiayuan Meng and Tarjan, D. and Sheaffer, J.W. and Sang-Ha Lee and Skadron, K.}, 
  booktitle = {Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on}, 
  title = {{Rodinia: A Benchmark Suite for Heterogeneous Computing}}, 
  year = {2009}, 
  month = {Oct}, 
  pages = {44-54}, 
  keywords = {parallel programming;Berkeleys dwarf taxonomy;Rodinia-a benchmark suite;data layout;heterogeneous computing;memory-bandwidth limitation;multicore CPU platform;multicore GPU platform;parallel communication pattern;parallel program;power consumption;synchronization technique;Application software;Benchmark testing;Central Processing Unit;Computer architecture;Energy consumption;Kernel;Microprocessors;Multicore processing;Parallel processing;Yarn}, 
  doi = {10.1109/IISWC.2009.5306797},
}

@article{williams:2009aa,
 author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
 title = {{Roofline: An Insightful Visual Performance Model for Multicore Architectures}},
 journal = {Commun. ACM},
 issue_date = {April 2009},
 volume = {52},
 number = {4},
 month = apr,
 year = {2009},
 issn = {0001-0782},
 pages = {65--76},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1498765.1498785},
 doi = {10.1145/1498765.1498785},
 acmid = {1498785},
 publisher = {ACM},
 address = {New York, NY, USA},
} 
(UTF-8) 

@article{heroux:2009aa,
  title = {{Improving Performance via Mini-Applications}},
  author = {Heroux, Michael A and Doerfler, Douglas W and Crozier, Paul S and Willenbring, James M and Edwards, H Carter and Williams, Alan and Rajan, Mahesh and Keiter, Eric R and Thornquist, Heidi K and Numrich, Robert W},
  journal = {Sandia National Laboratories, Tech. Rep},
  year = {2009},
  publisher = {Citeseer}
}

@inproceedings{li:2009aa,
  Author = {Sheng Li and Ahn, Jung-Ho and Strong, R.D. and Brockman, J.B. and Tullsen, D.M. and Jouppi, N.P.},
  Booktitle = {Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on},
  Date-Added = {2014-11-16 15:17:59 +0000},
  Date-Modified = {2014-11-16 15:18:09 +0000},
  Issn = {1072-4451},
  Keywords = {XML;cache storage;computer architecture;logic design;microprocessor chips;performance evaluation;ITRS roadmap;McPAT;PARSEC benchmark simulation;SOI;XML interface;bulk CMOS;cache sharing;chip multiprocessor;critical-path timing modeling;double-gate transistors;energy-delay-area product;in-order processor cores;integrated memory controllers;leakage power modeling;manycore architectures;manycore processor configurations;microarchitectural level;multicore architectures;multiple-domain clocking;networks-on-chip;out-of-order processor cores;performance simulator;shared caches;size 90 nm to 22 nm;Costs;Electronic design automation and methodology;Integrated circuit interconnections;Microarchitecture;Multicore processing;Out of order;Predictive models;Semiconductor device modeling;Space exploration;Timing;Performance;Verification},
  Month = {Dec},
  Pages = {469-480},
  title = {{McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures}},
  Year = {2009}}

@inproceedings{karkhanis:2007aa,
  Acmid = {1250712},
  Address = {New York, NY, USA},
  Author = {Karkhanis, Tejas S. and Smith, James E.},
  Booktitle = {Proceedings of the 34th Annual International Symposium on Computer Architecture},
  Date-Added = {2014-11-16 15:05:12 +0000},
  Date-Modified = {2014-11-16 15:05:12 +0000},
  Doi = {10.1145/1250662.1250712},
  Isbn = {978-1-59593-706-3},
  Keywords = {analytical model, application specific processors, design optimization, energy model, performance model},
  Location = {San Diego, California, USA},
  Numpages = {10},
  Pages = {402--411},
  Publisher = {ACM},
  Series = {ISCA '07},
  title = {{Automated Design of Application Specific Superscalar Processors: an Analytical Approach}},
  Url = {http://doi.acm.org/10.1145/1250662.1250712},
  Year = {2007},
  Bdsk-Url-1 = {http://doi.acm.org/10.1145/1250662.1250712},
  Bdsk-Url-2 = {http://dx.doi.org/10.1145/1250662.1250712}}

@inproceedings{isci:2003aa,
  Acmid = {956567},
  Address = {Washington, DC, USA},
  Author = {Isci, Canturk and Martonosi, Margaret},
  Booktitle = {Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture},
  Date-Added = {2014-11-16 15:01:34 +0000},
  Date-Modified = {2014-11-16 15:01:35 +0000},
  Isbn = {0-7695-2043-X},
  Pages = {93--},
  Publisher = {IEEE Computer Society},
  Series = {MICRO 36},
  title = {{Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data}},
  Url = {http://dl.acm.org/citation.cfm?id=956417.956567},
  Year = {2003},
  Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=956417.956567}}

@inproceedings{hong:2010aa,
  Acmid = {1815998},
  Address = {New York, NY, USA},
  Author = {Hong, Sunpyo and Kim, Hyesoon},
  Booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
  Date-Added = {2014-11-16 14:59:05 +0000},
  Date-Modified = {2014-11-16 14:59:06 +0000},
  Doi = {10.1145/1815961.1815998},
  Isbn = {978-1-4503-0053-7},
  Keywords = {CUDA, GPU architecture, analytical model, energy, performance, power estimation},
  Location = {Saint-Malo, France},
  Numpages = {10},
  Pages = {280--289},
  Publisher = {ACM},
  Series = {ISCA '10},
  title = {{An Integrated GPU Power and Performance Model}},
  Url = {http://doi.acm.org/10.1145/1815961.1815998},
  Year = {2010},
  Bdsk-Url-1 = {http://doi.acm.org/10.1145/1815961.1815998},
  Bdsk-Url-2 = {http://dx.doi.org/10.1145/1815961.1815998}
}

@inproceedings{brooks:2000aa,
  author = {Brooks, David and Tiwari, Vivek and Martonosi, Margaret},
  title = {{Wattch: A Framework for Architectural-level Power Analysis and Optimizations}},
  booktitle = {Proceedings of the 27th Annual International Symposium on Computer Architecture},
  series = {ISCA '00},
  year = {2000},
  isbn = {1-58113-232-8},
  location = {Vancouver, British Columbia, Canada},
  pages = {83--94},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/339647.339657},
  doi = {10.1145/339647.339657},
  acmid = {339657},
  publisher = {ACM},
  address = {New York, NY, USA},
} 

@inproceedings{manousakis:2012aa,
  author = {Manousakis, I. and Nikolopoulos, D.S.}, 
  booktitle = {Computer Architecture and High Performance Computing (SBAC-PAD), 2012 IEEE 24th International Symposium on}, 
  title = {{BTL: A Framework for Measuring and Modeling Energy in Memory Hierarchies}}, 
  year = {2012}, 
  month = {Oct}, 
  pages = {139-146}, 
  keywords = {DRAM chips;benchmark testing;energy conservation;microprocessor chips;power aware computing;DRAM;autonomic power instrumentation setup;bottom line;computing system;energy consumption measurement;energy measurement;energy modeling;energy optimization;energy-aware optimization;memory hierarchy;microbenchmark;processor specific model;system energy efficiency;Energy consumption;Instruments;Kernel;Memory management;Power demand;Prefetching;Energy;Energy Efficiency;Memory;Power;Power Modeling}, 
  doi = {10.1109/SBAC-PAD.2012.38}, 
  ISSN = {1550-6533}
}

@inproceedings{kamble:1997aa, 
author = {Kamble, M.B. and Ghose, K.}, 
booktitle = {Low Power Electronics and Design, 1997. Proceedings., 1997 International Symposium on}, 
title = {{Analytical Energy Dissipation Models for Low Power Caches}}, 
year = {1997}, 
month = {Aug}, 
pages = {143-148}, 
keywords = {CMOS memory circuits;SRAM chips;cache storage;circuit analysis computing;CAPE simulator;CMOS SRAM cell;analytical energy dissipation models;hit/miss counts;low energy cache architectures;low power caches;read/write requests fraction;run time statistics;static RAM;stochastical distributions;Analytical models;Computer architecture;Computer science;Energy dissipation;Energy efficiency;Microprocessors;Permission;Random access memory;Read-write memory;State estimation},}


@inproceedings{alexandrov:1995aa,
   author = {Alexandrov, Albert and Ionescu, Mihai F. and Schauser, Klaus E. and Scheiman, Chris},
   title = {{LogGP: Incorporating Long Messages into the LogP Model\&Mdash;One Step Closer Towards a Realistic Model for Parallel Computation}},
   booktitle = {Proceedings of the Seventh Annual ACM Symposium on Parallel Algorithms and Architectures},
   series = {SPAA '95},
   year = {1995},
   isbn = {0-89791-717-0},
   location = {Santa Barbara, California, USA},
   pages = {95--105},
   numpages = {11},
   url = {http://doi.acm.org/10.1145/215399.215427},
   doi = {10.1145/215399.215427},
   acmid = {215427},
   publisher = {ACM},
   address = {New York, NY, USA},
} 



@inproceedings{amdahl:1967aa,
   author = {Amdahl, Gene M.},
   title = {{Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities}},
   booktitle = {Proceedings of the April 18-20, 1967, Spring Joint Computer Conference},
   series = {AFIPS '67 (Spring)},
   year = {1967},
   location = {Atlantic City, New Jersey},
   pages = {483--485},
   numpages = {3},
   url = {http://doi.acm.org/10.1145/1465482.1465560},
   doi = {10.1145/1465482.1465560},
   acmid = {1465560},
   publisher = {ACM},
   address = {New York, NY, USA},
} 

@inproceedings{culler:1993aa,
   author = {Culler, David and Karp, Richard and Patterson, David and Sahay, Abhijit and Schauser, Klaus Erik and Santos, Eunice and Subramonian, Ramesh and von Eicken, Thorsten},
   title = {{LogP: Towards a Realistic Model of Parallel Computation}},
   booktitle = {Proceedings of the Fourth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
   series = {PPOPP '93},
   year = {1993},
   isbn = {0-89791-589-5},
   location = {San Diego, California, USA},
   pages = {1--12},
   numpages = {12},
   url = {http://doi.acm.org/10.1145/155332.155333},
   doi = {10.1145/155332.155333},
   acmid = {155333},
   publisher = {ACM},
   address = {New York, NY, USA},
   keywords = {PRAM, complexity analysis, massively parallel processors, parallel algorithms, parallel models},
}

@article{tiwari:1994aa,
  Author = {Tiwari, V. and Malik, S. and Wolfe, A.},
  Date-Added = {2014-11-16 00:28:17 +0000},
  Date-Modified = {2014-11-16 00:28:17 +0000},
  Doi = {10.1109/92.335012},
  Issn = {1063-8210},
  Journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  Keywords = {computer testing;integrated circuit testing;real-time systems;software cost estimation;software performance evaluation;Fujitsu SPARClite 934;Intel 486DX2;dedicated processor;design space;embedded software;instruction level power model;microprocessors;power analysis technique;power analysis tools;power constraints;power reduction;software power minimization;Application software;Circuits;Costs;Embedded computing;Embedded software;Embedded system;Logic;Minimization;Power system modeling;Silicon},
  Month = {Dec},
  Number = {4},
  Pages = {437-445},
  title = {{Power Analysis of Embedded Software: a First Step Towards Software Power Minimization}},
  Volume = {2},
  Year = {1994},
  Bdsk-Url-1 = {http://dx.doi.org/10.1109/92.335012}}

@inproceedings{jan:2009aa,
  Author = {Jan, C-H and Agostinelli, M and Buehler, M and Chen, Z-P and Choi, S-J and Curello, G and Deshpande, H and Gannavaram, S and Hafez, W and Jalan, U and others},
  Booktitle = {Electron Devices Meeting (IEDM), 2009 IEEE International},
  Date-Added = {2014-11-12 22:30:01 +0000},
  Date-Modified = {2014-11-12 22:30:02 +0000},
  Organization = {IEEE},
  Pages = {1--4},
  title = {{A 32nm SoC Platform Technology with 2nd Generation High-K/Metal Gate Transistors Optimized for Ultra Low Power, High Performance, and High Density Product Applications}},
  Year = {2009}}

@article{gonzales:1995aa,
  Author = {Ricardo Gonzales and Mark Horowitz},
  Date-Added = {2014-11-12 20:59:50 +0000},
  Date-Modified = {2014-11-12 20:59:52 +0000},
  Journal = {IEEE Journal of Solid State Circuits},
  Pages = {1277--1284},
  title = {{Energy Dissipation in General Purpose Processors}},
  Volume = {31},
  Year = {1995}}

@article{brooks:2000ab,
  Author = {Brooks, D.M. and Bose, P. and Schuster, S.E. and Jacobson, H. and Kudva, P.N. and Buyuktosunoglu, A. and Wellman, J.-D. and Zyuban, V. and Gupta, M. and Cook, P.W.},
  Date-Added = {2014-11-11 19:35:19 +0000},
  Date-Modified = {2014-11-11 19:35:19 +0000},
  Doi = {10.1109/40.888701},
  Issn = {0272-1732},
  Journal = {Micro, IEEE},
  Keywords = {logic design;microprocessor chips;clock-gating;dynamic adaptation;energy-enabled performance simulators;next-generation microprocessors;power consumption estimation;power-aware microarchitecture;Clocks;Costs;Energy consumption;Frequency;Microarchitecture;Microprocessors;Power dissipation;Process design;Switching loss;Voltage},
  Month = {Nov},
  Number = {6},
  Pages = {26-44},
  title = {{Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors}},
  Volume = {20},
  Year = {2000},
  Bdsk-Url-1 = {http://dx.doi.org/10.1109/40.888701}
}

@inproceedings{esmaeilzadeh:2011aa,
  Acmid = {2000108},
  Address = {New York, NY, USA},
  Author = {Esmaeilzadeh, Hadi and Blem, Emily and St. Amant, Renee and Sankaralingam, Karthikeyan and Burger, Doug},
  Booktitle = {Proceedings of the 38th Annual International Symposium on Computer Architecture},
  Date-Added = {2014-11-11 11:33:12 +0000},
  Date-Modified = {2014-11-11 11:33:14 +0000},
  Doi = {10.1145/2000064.2000108},
  Isbn = {978-1-4503-0472-6},
  Keywords = {dark silicon, modeling, multicore, power, technology scaling},
  Location = {San Jose, California, USA},
  Numpages = {12},
  Pages = {365--376},
  Publisher = {ACM},
  Series = {ISCA '11},
  title = {{Dark Silicon and the End of Multicore Scaling}},
  Url = {http://doi.acm.org/10.1145/2000064.2000108},
  Year = {2011},
}

@inproceedings{burton:2014aa,
  Author = {Burton, E.A. and Schrom, G. and Paillet, F. and Douglas, J. and Lambert, W.J. and Radhakrishnan, K. and Hill, M.J.},
  Booktitle = {Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE},
  Date-Added = {2014-11-09 17:27:16 +0000},
  Date-Modified = {2014-11-11 01:11:01 +0000},
  Doi = {10.1109/APEC.2014.6803344},
  Keywords = {MIM devices;capacitors;electronics packaging;inductors;microprocessor chips;system-on-chip;voltage regulators;4th generation intel core SoC;4th generation intel core microprocessor;FIVR;fanless tablet;frequency 140 MHz;fully integrated voltage regulator;mobile product;multiphase buck regulator;nonmagnetic package trace inductor;on-die MIM capacitor;power 3 W to 300 W;size 22 nm;unity gain bandwidth;Current measurement;Inductors;Logic gates;Microprocessors;Regulators;Voltage control;Voltage measurement},
  Month = {March},
  Pages = {432-439},
  title = {{FIVR - Fully Integrated Voltage Regulators on 4th Generation Intel Core SoCs}},
  Year = {2014},
  Bdsk-Url-1 = {http://dx.doi.org/10.1109/APEC.2014.6803344}
}

@article{hill:1989aa, 
  author = {Hill, M.D. and Smith, A.J.}, 
  journal = {Computers, IEEE Transactions on}, 
  title = {{Evaluating Associativity in CPU Caches}}, 
  year = {1989}, 
  month = {Dec}, 
  volume = {38}, 
  number = {12}, 
  pages = {1612-1630}, 
  keywords = {buffer storage;content-addressable storage;CPU caches;all-associativity simulation;associativity;cache miss ratio;direct-mapped;forest simulation;set-associative;stack simulation;Cache memory;Computer science;Computerized monitoring;Contracts;Cost function;Laboratories;Memory architecture}, 
  doi = {10.1109/12.40842}, 
  ISSN = {0018-9340},
}

@inproceedings{huang:2009aa,
  Author = {Huang, S. and Xiao, S. and Feng, W.},
  Booktitle = {Parallel Distributed Processing, 2009. IPDPS 2009. IEEE International Symposium on},
  Date-Added = {2014-09-01 15:52:51 +0000},
  Date-Modified = {2014-09-01 15:52:52 +0000},
  Doi = {10.1109/IPDPS.2009.5160980},
  Issn = {1530-2075},
  Keywords = {microprocessor chips;parallel processing;power aware computing;power consumption;biological code;computational accelerator;energy consumption;energy efficiency;energy-delay product;graphics processing units;high-end computing;nongreen computing solution;parallel code execution time;power consumption;scientific computing;Acceleration;Biological information theory;Biology computing;Central Processing Unit;Computer graphics;Electrostatics;Energy consumption;Energy efficiency;Scientific computing;Space exploration},
  Month = {May},
  Pages = {1-8},
  title = {{On the Energy Efficiency of Graphics Processing Units for Scientific Computing}},
  Year = {2009},
  Bdsk-Url-1 = {http://dx.doi.org/10.1109/IPDPS.2009.5160980}}

@inproceedings{heinecke:2013aa,
  Author = {Heinecke, A and Vaidyanathan, K. and Smelyanskiy, M. and Kobotov, A and Dubtsov, R. and Henry, G. and Shet, AG. and Chrysos, G. and Dubey, P.},
  Booktitle = {Parallel Distributed Processing (IPDPS), 2013 IEEE 27th International Symposium on},
  Date-Added = {2014-09-01 15:46:01 +0000},
  Date-Modified = {2014-09-02 07:27:58 +0000},
  Doi = {10.1109/IPDPS.2013.113},
  Issn = {1530-2075},
  Month = {May},
  Pages = {126-137},
  title = {{Design and Implementation of the Linpack Benchmark for Single and Multi-node Systems Based on Intel Xeon Phi Coprocessor}},
  Year = {2013},
  Bdsk-Url-1 = {http://dx.doi.org/10.1109/IPDPS.2013.113}}

@inproceedings{choi:2013aa,
  Author = {Choi, Jee Whan and Bedard, Daniel and Fowler, Robert and Vuduc, Richard},
  Booktitle = {Parallel \& Distributed Processing (IPDPS), 2013 IEEE 27th International Symposium on},
  Date-Added = {2014-09-01 14:59:46 +0000},
  Date-Modified = {2014-09-01 15:00:09 +0000},
  Organization = {IEEE},
  Pages = {661--672},
  title = {{A Roofline Model of Energy}},
  Year = {2013}
}

@article{brochard:2010ab,
  Author = {Brochard, Luigi and Panda, Raj and Vemuganti, Sid},
  Date-Added = {2014-09-01 14:56:37 +0000},
  Date-Modified = {2014-09-01 14:56:45 +0000},
  Doi = {10.1007/s00450-010-0123-3},
  Issn = {1865-2034},
  Journal = {Computer Science - Research and Development},
  Keywords = {Energy; Performance; Power consumption; POWER7},
  Language = {English},
  Number = {3-4},
  Pages = {135-140},
  Publisher = {Springer-Verlag},
  title = {{Optimizing Performance and Energy of HPC Applications on POWER7}},
  Url = {http://dx.doi.org/10.1007/s00450-010-0123-3},
  Volume = {25},
  Year = {2010},
  Bdsk-Url-1 = {http://dx.doi.org/10.1007/s00450-010-0123-3}}

@inproceedings{chen:2010aa,
  Acmid = {1772963},
  Address = {New York, NY, USA},
  Author = {Chen, Dehao and Vachharajani, Neil and Hundt, Robert and Liao, Shih-wei and Ramasamy, Vinodha and Yuan, Paul and Chen, Wenguang and Zheng, Weimin},
  Booktitle = {Proceedings of the 8th Annual IEEE/ACM International Symposium on Code Generation and Optimization},
  Date-Added = {2014-08-29 00:08:31 +0000},
  Date-Modified = {2014-08-29 00:08:32 +0000},
  Doi = {10.1145/1772954.1772963},
  Isbn = {978-1-60558-635-9},
  Keywords = {feedback-directed optimization, performance counters, sampling profile},
  Location = {Toronto, Ontario, Canada},
  Numpages = {11},
  Pages = {42--52},
  Publisher = {ACM},
  Series = {CGO '10},
  title = {{Taming Hardware Event Samples for FDO Compilation}},
  Url = {http://0-doi.acm.org.pugwash.lib.warwick.ac.uk/10.1145/1772954.1772963},
  Year = {2010},
  Bdsk-Url-1 = {http://0-doi.acm.org.pugwash.lib.warwick.ac.uk/10.1145/1772954.1772963},
  Bdsk-Url-2 = {http://dx.doi.org/10.1145/1772954.1772963}}

@book{intel-corporation:2013aa,
  Author = {{Intel Corporation}},
  Date-Added = {2014-08-28 10:14:56 +0000},
  Date-Modified = {2014-08-28 10:15:05 +0000},
  Keywords = {intel architecture manual},
  Month = {September},
  Number = {325462-048US},
  title = {{Intel\textsuperscript{\textregistered} 64 and IA-32 Architectures Software Developer's Manual}},
  Year = {2013}}

@article{hahnel:2012aa,
  Author = {H{\"a}hnel, Marcus and D{\"o}bel, Bj{\"o}rn and V{\"o}lp, Marcus and H{\"a}rtig, Hermann},
  Date-Added = {2014-08-26 12:38:27 +0000},
  Date-Modified = {2014-08-26 12:38:38 +0000},
  Journal = {ACM SIGMETRICS Performance Evaluation Review},
  Keywords = {rapl rate short},
  Number = {3},
  Pages = {13--17},
  Publisher = {ACM},
  title = {{Measuring Energy Consumption for Short Code Paths Using RAPL}},
  Volume = {40},
  Year = {2012}}

@misc{hewlett-packard:2004aa,
  Author = {Hewlett-Packard, Intel},
  Date-Added = {2014-08-26 12:25:22 +0000},
  Date-Modified = {2014-08-26 12:26:49 +0000},
  Keywords = {ACPI},
  title = {{Microsoft, Phoenix, and Toshiba. Advanced Configuration and Power Interface Specification}},
  Year = {2004}}

@inproceedings{david:2010aa,
  Author = {David, Howard and Gorbatov, Eugene and Hanebutte, Ulf R and Khanna, Rahul and Le, Christian},
  Booktitle = {Low-Power Electronics and Design (ISLPED), 2010 ACM/IEEE International Symposium on},
  Date-Added = {2014-08-26 12:19:34 +0000},
  Date-Modified = {2014-08-26 12:19:41 +0000},
  Keywords = {rapl origin},
  Organization = {IEEE},
  Pages = {189--194},
  title = {{RAPL: Memory Power Estimation and Capping}},
  Year = {2010}}

@inproceedings{laros-iii:2012aa,
  Author = {Laros III, James H and Pedretti, Kevin T and Kelly, Suzanne M and Shu, Wei and Vaughan, Courtenay T},
  Booktitle = {Proceedings of the 2012 Symposium on High Performance Computing},
  Date-Added = {2014-08-25 22:53:13 +0000},
  Date-Modified = {2014-08-25 22:53:23 +0000},
  Keywords = {per-code model},
  Organization = {Society for Computer Simulation International},
  Pages = {6},
  title = {{Energy Based Performance Tuning for Large Scale High Performance Computing Systems}},
  Year = {2012}}

@inproceedings{mucci:1999aa,
  Author = {Mucci, Philip J and Browne, Shirley and Deane, Christine and Ho, George},
  Booktitle = {Proceedings of the Department of Defense HPCMP Users Group Conference},
  Date-Added = {2014-08-25 21:52:58 +0000},
  Date-Modified = {2014-08-25 21:53:05 +0000},
  Keywords = {PAPI},
  Pages = {7--10},
  title = {{PAPI: A Portable Interface to Hardware Performance Counters}},
  Year = {1999}}

@inproceedings{contreras:2005aa,
  Author = {Contreras, G. and Martonosi, M.},
  Booktitle = {Low Power Electronics and Design, 2005. ISLPED '05. Proceedings of the 2005 International Symposium on},
  Date-Added = {2014-08-25 19:12:09 +0000},
  Date-Modified = {2014-08-25 19:12:10 +0000},
  Doi = {10.1109/LPE.2005.195518},
  Keywords = {Java;embedded systems;microprocessor chips;parameter estimation;performance evaluation;power consumption;CPU power consumption;Intel PXA255 processor;Intel XScale{\textregistered} processor;Java CDC programming;Java CLDC programming;SPEC2000 programming;dynamic voltage/frequency scaling environment;hardware performance counter;linear power estimation model;memory power consumption;parameter estimation technique;performance monitoring unit event;power estimation scheme;power prediction;power weight;power-aware embedded system;run-time CPU;Counting circuits;Dynamic voltage scaling;Energy consumption;Frequency estimation;Hardware;Java;Monitoring;Parameter estimation;Runtime;Testing},
  Month = {Aug},
  Pages = {221-226},
  title = {{Power Prediction for Intel XScale reg; Processors Using Performance Monitoring Unit Events}},
  Year = {2005},
  Bdsk-Url-1 = {http://dx.doi.org/10.1109/LPE.2005.195518}}

@inproceedings{do:2009aa,
  Author = {Do, Thanh and Rawshdeh, Suhib and Shi, Weisong},
  Booktitle = {Proceedings of the 2nd Workshop on Power Aware Computing and Systems (HotPower'09)},
  Date-Added = {2014-08-25 19:06:26 +0000},
  Date-Modified = {2014-08-25 19:06:32 +0000},
  Keywords = {ptop},
  title = {{ptop: A Process-Level Power Profiling Tool}},
  Year = {2009}}

@inproceedings{von-laszewski:2009aa,
  Author = {Von Laszewski, Gregor and Wang, Lizhe and Younge, Andrew J and He, Xi},
  Booktitle = {Cluster Computing and Workshops, 2009. CLUSTER'09. IEEE International Conference on},
  Date-Added = {2014-08-25 17:15:15 +0000},
  Date-Modified = {2014-08-25 17:16:01 +0000},
  Keywords = {power model},
  Organization = {IEEE},
  Pages = {1--10},
  Title = {{Power-Aware Scheduling of Virtual Machines in Dvfs-Enabled Clusters}},
  Year = {2009}}

@misc{devices:2009aa,
  Author = {Devices, Electronic Educational},
  Date-Added = {2014-08-25 14:06:41 +0000},
  Date-Modified = {2014-08-25 14:18:04 +0000},
  Keywords = {watts up pro},
  title = {{Watts up PRO Datasheet}},
  Year = {2009}}

@inproceedings{kamil:2005aa,
  Author = {Kamil, Shoaib and Husbands, Parry and Oliker, Leonid and Shalf, John and Yelick, Katherine},
  Booktitle = {Proceedings of the 2005 workshop on Memory system performance},
  Date-Added = {2014-08-25 13:00:40 +0000},
  Date-Modified = {2014-08-25 13:00:48 +0000},
  Keywords = {Cache blocking},
  Organization = {ACM},
  Pages = {36--43},
  title = {{Impact of Modern Memory Subsystems on Cache Optimizations for Stencil Computations}},
  Year = {2005}}

@inproceedings{kurd:2014aa,
  Author = {Kurd, Nasser and Chowdhury, Muntaquim and Burton, Edward and Thomas, Thomas P and Mozak, Christopher and Boswell, Brent and Lal, Manoj and Deval, Anant and Douglas, Jonathan and Elassal, Mahmoud and others},
  Booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International},
  Date-Added = {2014-08-25 12:46:35 +0000},
  Date-Modified = {2014-08-25 12:46:50 +0000},
  Keywords = {intel haswell cpu design},
  Organization = {IEEE},
  Pages = {112--113},
  title = {{5.9 Haswell: A Family of IA 22nm Processors}},
  Year = {2014}}

@inproceedings{barnette:2012aa,
  Author = {Barnette, Daniel W and Barrett, Richard F and Hammond, Simon D and Jayaraj, Jagan and Laros III, James H},
  Booktitle = {51st AIAA Aerospace Sciences Meeting including the New Horizons Forum and Aerospace Exposition},
  Date-Added = {2014-08-22 15:01:45 +0000},
  Date-Modified = {2014-08-22 15:01:58 +0000},
  Keywords = {mantevo miniapp hammond},
  title = {{Using Miniapplications in a Mantevo Framework for Optimizing Sandia's SPARC CFD Code on Multi-Core, Many-Core, and GPU-Accelerated Compute Platforms}},
  Year = {2012}}

@inproceedings{broomhead:2009aa,
  Author = {Broomhead, Timothy and Ridoux, Julien and Veitch, Darryl},
  Booktitle = {Precision Clock Synchronization for Measurement, Control and Communication, 2009. ISPCS 2009. International Symposium on},
  Date-Added = {2014-08-22 14:54:19 +0000},
  Date-Modified = {2014-11-11 01:10:28 +0000},
  Keywords = {timer rtsc clock high resolution timers unix rtc},
  Organization = {IEEE},
  Pages = {1--6},
  Title = {{Counter Availability and Characteristics for Feed-Forward Based Synchronization}},
  Year = {2009}}

@inproceedings{shao:2013aa,
  Author = {Shao, Y.S. and Brooks, D.},
  Booktitle = {Low Power Electronics and Design (ISLPED), 2013 IEEE International Symposium on},
  Date-Added = {2014-08-13 14:20:07 +0000},
  Date-Modified = {2014-11-08 13:57:48 +0000},
  Doi = {10.1109/ISLPED.2013.6629328},
  Keywords = {benchmark testing;energy consumption;microprocessor chips;multi-threading;multiprocessing systems;power aware computing;Intel Xeon Phi processor;Linpack code;Xeon Phi software developers;commercial manycore multithread x86-based processor;energy characterization;energy efficiency;energy-efficient software;high performance computing processors;high-level energy model;instruction-level energy model;processor energy consumption;Bandwidth;Computational modeling;Prefetching;Radiation detectors;Vectors;Energy Characterization;Instruction-Level Energy Model;Xeon Phi},
  Month = {Sept},
  Pages = {389-394},
  title = {{Energy Characterization and Instruction-Level Energy Model of Intel's Xeon Phi Processor}},
  Year = {2013},
  Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISLPED.2013.6629328}}

@incollection{shalf:2011aa,
  Author = {Shalf, John and Dosanjh, Sudip and Morrison, John},
  Booktitle = {High Performance Computing for Computational Science -- VECPAR 2010},
  Date-Added = {2014-08-13 12:24:21 +0000},
  Date-Modified = {2014-08-13 12:24:22 +0000},
  Doi = {10.1007/978-3-642-19328-6_1},
  Editor = {Palma, Jos{\'e}M.LaginhaM. and Dayd{\'e}, Michel and Marques, Osni and Lopes, Jo{\~a}oCorreia},
  Isbn = {978-3-642-19327-9},
  Keywords = {Exascale; HPC; codesign},
  Language = {English},
  Pages = {1-25},
  Publisher = {Springer Berlin Heidelberg},
  Series = {Lecture Notes in Computer Science},
  title = {{Exascale Computing Technology Challenges}},
  Url = {http://dx.doi.org/10.1007/978-3-642-19328-6_1},
  Volume = {6449},
  Year = {2011},
  Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-3-642-19328-6_1}}

@article{hackenberg:2013aa,
  Address = {Los Alamitos, CA, USA},
  Author = {Hackenberg, Daniel and Ilsche, Thomas and Schone, Robert and Molka, Daniel and Schmidt, Maik and Nagel, Wolfgang E.},
  Date-Modified = {2014-08-13 12:24:52 +0000},
  Doi = {http://doi.ieeecomputersociety.org/10.1109/ISPASS.2013.6557170},
  Isbn = {978-1-4673-5776-0},
  Journal = {2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  Keywords = {RAPL PAPI Watts},
  Pages = {194-204},
  Publisher = {IEEE Computer Society},
  Title = {{Power Measurement Techniques on Standard Compute Nodes: A Quantitative Comparison}},
  Volume = {0},
  Year = {2013},
  Bdsk-Url-1 = {http://doi.ieeecomputersociety.org/10.1109/ISPASS.2013.6557170}}

@book{kaxiras:2008aa,
  author = {Kaxiras, Stefanos and Martonosi, Margaret},
  title = {{Computer Architecture Techniques for Power-Efficiency}},
  year = {2008},
  isbn = {1598292080, 9781598292084},
  edition = {1st},
  publisher = {Morgan and Claypool Publishers},
} 
