

================================================================
== Vivado HLS Report for 'workload'
================================================================
* Date:           Wed Apr 15 17:33:53 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUGLESS
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  110|  110|  110|  110|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_aes256_encrypt_ecb_fu_349  |aes256_encrypt_ecb  |   47|   47|   47|   47|   none  |
        |grp_aes256_encrypt_ecb_fu_361  |aes256_encrypt_ecb  |   47|   47|   47|   47|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   32|   32|         1|          1|          1|    32|    yes   |
        |- major_loop     |   75|   75|        75|          -|          -|     1|    no    |
        | + reshape1      |   16|   16|         8|          -|          -|     2|    no    |
        |  ++ reshape1.1  |    6|    6|         3|          -|          -|     2|    no    |
        | + reshape2      |    8|    8|         4|          -|          -|     2|    no    |
        |  ++ reshape2.1  |    2|    2|         1|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   212|
|FIFO             |        -|      -|      -|     -|
|Instance         |        4|      -|    240|   972|
|Memory           |        0|      -|     32|     8|
|Multiplexer      |        -|      -|      -|   221|
|Register         |        -|      -|    199|     -|
+-----------------+---------+-------+-------+------+
|Total            |        4|      0|    471|  1413|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       10|      0|      2|    17|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |grp_aes256_encrypt_ecb_fu_349  |aes256_encrypt_ecb  |        2|      0|  120|  486|
    |grp_aes256_encrypt_ecb_fu_361  |aes256_encrypt_ecb  |        2|      0|  120|  486|
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |Total                          |                    |        4|      0|  240|  972|
    +-------------------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |local_key_0_U  |workload_local_key_0  |        0|  16|   4|    32|    8|     1|          256|
    |local_key_1_U  |workload_local_key_0  |        0|  16|   4|    32|    8|     1|          256|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                      |        0|  32|   8|    64|   16|     2|          512|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |j_2_fu_379_p2                    |     +    |      0|  0|  15|           6|           1|
    |j_4_fu_391_p2                    |     +    |      0|  0|  10|           2|           1|
    |j_5_fu_492_p2                    |     +    |      0|  0|  10|           2|           1|
    |k_2_fu_413_p2                    |     +    |      0|  0|  10|           2|           1|
    |k_3_fu_514_p2                    |     +    |      0|  0|  10|           2|           1|
    |sum2_fu_553_p2                   |     +    |      0|  0|  13|           4|           4|
    |sum_fu_428_p2                    |     +    |      0|  0|  13|           4|           4|
    |tmp1_fu_544_p2                   |     +    |      0|  0|  10|           2|           2|
    |tmp8_fu_419_p2                   |     +    |      0|  0|  10|           2|           2|
    |exitcond2_fu_373_p2              |   icmp   |      0|  0|  11|           6|           7|
    |exitcond3_fu_385_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond5_fu_407_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond6_fu_486_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_508_p2               |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state9_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    |buf_0_load_phi_fu_530_p3         |  select  |      0|  0|   8|           1|           8|
    |buf_1_1_4_fu_456_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_1_1_6_fu_463_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_1_1_7_fu_442_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_1_1_8_fu_449_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_1_load_phi_fu_524_p3         |  select  |      0|  0|   8|           1|           8|
    |data_d0                          |  select  |      0|  0|   8|           1|           8|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 212|          48|          93|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         12|    1|         12|
    |buf_0_0_1_reg_198     |   9|          2|    8|         16|
    |buf_0_0_2_be_reg_315  |   9|          2|    8|         16|
    |buf_0_0_2_reg_256     |   9|          2|    8|         16|
    |buf_0_1_1_reg_187     |   9|          2|    8|         16|
    |buf_0_1_2_be_reg_303  |   9|          2|    8|         16|
    |buf_0_1_2_reg_244     |   9|          2|    8|         16|
    |buf_1_0_1_reg_176     |   9|          2|    8|         16|
    |buf_1_0_2_be_reg_291  |   9|          2|    8|         16|
    |buf_1_0_2_reg_232     |   9|          2|    8|         16|
    |buf_1_1_1_reg_165     |   9|          2|    8|         16|
    |buf_1_1_2_be_reg_279  |   9|          2|    8|         16|
    |buf_1_1_2_reg_220     |   9|          2|    8|         16|
    |data_address0         |  15|          3|    4|         12|
    |j_1_reg_209           |   9|          2|    2|          4|
    |j_3_reg_327           |   9|          2|    2|          4|
    |j_reg_93              |   9|          2|    6|         12|
    |k_1_reg_338           |   9|          2|    2|          4|
    |k_reg_268             |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 221|         49|  115|        244|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  11|   0|   11|          0|
    |buf_0_0_1_reg_198                           |   8|   0|    8|          0|
    |buf_0_0_2_be_reg_315                        |   8|   0|    8|          0|
    |buf_0_0_2_reg_256                           |   8|   0|    8|          0|
    |buf_0_0_3_reg_635                           |   8|   0|    8|          0|
    |buf_0_0_reg_140                             |   8|   0|    8|          0|
    |buf_0_1_1_reg_187                           |   8|   0|    8|          0|
    |buf_0_1_2_be_reg_303                        |   8|   0|    8|          0|
    |buf_0_1_2_reg_244                           |   8|   0|    8|          0|
    |buf_0_1_3_reg_641                           |   8|   0|    8|          0|
    |buf_0_1_reg_128                             |   8|   0|    8|          0|
    |buf_1_0_1_reg_176                           |   8|   0|    8|          0|
    |buf_1_0_2_be_reg_291                        |   8|   0|    8|          0|
    |buf_1_0_2_reg_232                           |   8|   0|    8|          0|
    |buf_1_0_3_reg_647                           |   8|   0|    8|          0|
    |buf_1_0_reg_116                             |   8|   0|    8|          0|
    |buf_1_1_1_reg_165                           |   8|   0|    8|          0|
    |buf_1_1_2_be_reg_279                        |   8|   0|    8|          0|
    |buf_1_1_2_reg_220                           |   8|   0|    8|          0|
    |buf_1_1_3_reg_653                           |   8|   0|    8|          0|
    |buf_1_1_reg_104                             |   8|   0|    8|          0|
    |grp_aes256_encrypt_ecb_fu_349_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes256_encrypt_ecb_fu_361_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_152                                 |   1|   0|    1|          0|
    |j_1_reg_209                                 |   2|   0|    2|          0|
    |j_3_reg_327                                 |   2|   0|    2|          0|
    |j_4_reg_580                                 |   2|   0|    2|          0|
    |j_5_reg_662                                 |   2|   0|    2|          0|
    |j_reg_93                                    |   6|   0|    6|          0|
    |k_1_reg_338                                 |   2|   0|    2|          0|
    |k_2_reg_597                                 |   2|   0|    2|          0|
    |k_reg_268                                   |   2|   0|    2|          0|
    |tmp_1_reg_585                               |   1|   0|    1|          0|
    |tmp_4_reg_589                               |   1|   0|    2|          1|
    |tmp_5_reg_667                               |   1|   0|    1|          0|
    |tmp_6_reg_672                               |   1|   0|    2|          1|
    |tmp_7_reg_607                               |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 199|   0|  201|          2|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_done        | out |    1| ap_ctrl_hs |   workload   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   workload   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   workload   | return value |
|data_address0  | out |    4|  ap_memory |     data     |     array    |
|data_ce0       | out |    1|  ap_memory |     data     |     array    |
|data_we0       | out |    1|  ap_memory |     data     |     array    |
|data_d0        | out |    8|  ap_memory |     data     |     array    |
|data_q0        |  in |    8|  ap_memory |     data     |     array    |
|data_offset    |  in |    4|   ap_none  |  data_offset |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / (!i_2)
5 --> 
	9  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / (!exitcond5)
	5  / (exitcond5)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond6)
	4  / (exitcond6)
11 --> 
	11  / (!exitcond)
	10  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_offset)" [buf4.cpp:237]   --->   Operation 12 'read' 'data_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %.preheader132" [buf4.cpp:254]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_2, %0 ], [ 0, %.preheader132.preheader ]"   --->   Operation 14 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.45ns)   --->   "%exitcond2 = icmp eq i6 %j, -32" [buf4.cpp:254]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.94ns)   --->   "%j_2 = add i6 %j, 1" [buf4.cpp:254]   --->   Operation 17 'add' 'j_2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader1.preheader, label %0" [buf4.cpp:254]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [buf4.cpp:254]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4.cpp:255]   --->   Operation 20 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [buf4.cpp:260]   --->   Operation 21 'specregionend' 'empty_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %.preheader132" [buf4.cpp:254]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 23 [1/1] (1.66ns)   --->   "br label %.preheader1"   --->   Operation 23 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%buf_1_1 = phi i8 [ %buf_1_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 24 'phi' 'buf_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%buf_1_0 = phi i8 [ %buf_1_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 25 'phi' 'buf_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%buf_0_1 = phi i8 [ %buf_0_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 26 'phi' 'buf_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%buf_0_0 = phi i8 [ %buf_0_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 27 'phi' 'buf_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = phi i1 [ true, %9 ], [ false, %.preheader1.preheader ]"   --->   Operation 28 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 29 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %i_2, label %10, label %1" [buf4.cpp:269]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [buf4.cpp:269]   --->   Operation 31 'specloopname' <Predicate = (!i_2)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)" [buf4.cpp:269]   --->   Operation 32 'specregionbegin' 'tmp_2' <Predicate = (!i_2)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.66ns)   --->   "br label %2" [buf4.cpp:270]   --->   Operation 33 'br' <Predicate = (!i_2)> <Delay = 1.66>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [buf4.cpp:291]   --->   Operation 34 'ret' <Predicate = (i_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.87>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%buf_1_1_1 = phi i8 [ %buf_1_1, %1 ], [ %buf_1_1_2, %5 ]" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 35 'phi' 'buf_1_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%buf_1_0_1 = phi i8 [ %buf_1_0, %1 ], [ %buf_1_0_2, %5 ]" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 36 'phi' 'buf_1_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%buf_0_1_1 = phi i8 [ %buf_0_1, %1 ], [ %buf_0_1_2, %5 ]" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 37 'phi' 'buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%buf_0_0_1 = phi i8 [ %buf_0_0, %1 ], [ %buf_0_0_2, %5 ]" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 38 'phi' 'buf_0_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ 0, %1 ], [ %j_4, %5 ]"   --->   Operation 39 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.93ns)   --->   "%exitcond3 = icmp eq i2 %j_1, -2" [buf4.cpp:270]   --->   Operation 40 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 41 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.58ns)   --->   "%j_4 = add i2 %j_1, 1" [buf4.cpp:270]   --->   Operation 42 'add' 'j_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader131.0, label %3" [buf4.cpp:270]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [buf4.cpp:270]   --->   Operation 44 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [buf4.cpp:270]   --->   Operation 45 'specregionbegin' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i2 %j_1 to i1" [buf4.cpp:270]   --->   Operation 46 'trunc' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = shl i2 %j_1, 1" [buf4.cpp:273]   --->   Operation 47 'shl' 'tmp_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.66ns)   --->   "br label %.backedge" [buf4.cpp:271]   --->   Operation 48 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_5 : Operation 49 [2/2] (1.66ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 49 'call' 'call_ret4' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [2/2] (1.66ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_1, i8 %buf_1_0_1, i8 %buf_1_1_1)" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 50 'call' 'call_ret' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.51>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%buf_1_1_2 = phi i8 [ %buf_1_1_1, %3 ], [ %buf_1_1_2_be, %.backedge.backedge ]" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 51 'phi' 'buf_1_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%buf_1_0_2 = phi i8 [ %buf_1_0_1, %3 ], [ %buf_1_0_2_be, %.backedge.backedge ]" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 52 'phi' 'buf_1_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%buf_0_1_2 = phi i8 [ %buf_0_1_1, %3 ], [ %buf_0_1_2_be, %.backedge.backedge ]" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 53 'phi' 'buf_0_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%buf_0_0_2 = phi i8 [ %buf_0_0_1, %3 ], [ %buf_0_0_2_be, %.backedge.backedge ]" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 54 'phi' 'buf_0_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %3 ], [ %k_2, %.backedge.backedge ]"   --->   Operation 55 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.93ns)   --->   "%exitcond5 = icmp eq i2 %k, -2" [buf4.cpp:271]   --->   Operation 56 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 57 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.58ns)   --->   "%k_2 = add i2 %k, 1" [buf4.cpp:271]   --->   Operation 58 'add' 'k_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %4" [buf4.cpp:271]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.58ns)   --->   "%tmp8 = add i2 %k, %tmp_4" [buf4.cpp:273]   --->   Operation 60 'add' 'tmp8' <Predicate = (!exitcond5)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i2 %tmp8 to i4" [buf4.cpp:273]   --->   Operation 61 'zext' 'tmp8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.77ns)   --->   "%sum = add i4 %data_offset_read, %tmp8_cast" [buf4.cpp:273]   --->   Operation 62 'add' 'sum' <Predicate = (!exitcond5)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sum_cast = zext i4 %sum to i64" [buf4.cpp:273]   --->   Operation 63 'zext' 'sum_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [16 x i8]* %data, i64 0, i64 %sum_cast" [buf4.cpp:273]   --->   Operation 64 'getelementptr' 'data_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4.cpp:273]   --->   Operation 65 'load' 'buf_0_1_5' <Predicate = (!exitcond5)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i2 %k to i1" [buf4.cpp:273]   --->   Operation 66 'trunc' 'tmp_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_3)" [buf4.cpp:277]   --->   Operation 67 'specregionend' 'empty_9' <Predicate = (exitcond5)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %2" [buf4.cpp:270]   --->   Operation 68 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 69 [1/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4.cpp:273]   --->   Operation 69 'load' 'buf_0_1_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %branch3, label %branch2" [buf4.cpp:273]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.37ns)   --->   "%buf_1_1_7 = select i1 %tmp_7, i8 %buf_0_1_5, i8 %buf_0_1_2" [buf4.cpp:273]   --->   Operation 71 'select' 'buf_1_1_7' <Predicate = (!tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.37ns)   --->   "%buf_1_1_8 = select i1 %tmp_7, i8 %buf_0_0_2, i8 %buf_0_1_5" [buf4.cpp:273]   --->   Operation 72 'select' 'buf_1_1_8' <Predicate = (!tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.66ns)   --->   "br label %.backedge.backedge" [buf4.cpp:273]   --->   Operation 73 'br' <Predicate = (!tmp_1)> <Delay = 1.66>
ST_7 : Operation 74 [1/1] (1.37ns)   --->   "%buf_1_1_4 = select i1 %tmp_7, i8 %buf_0_1_5, i8 %buf_1_1_2" [buf4.cpp:273]   --->   Operation 74 'select' 'buf_1_1_4' <Predicate = (tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (1.37ns)   --->   "%buf_1_1_6 = select i1 %tmp_7, i8 %buf_1_0_2, i8 %buf_0_1_5" [buf4.cpp:273]   --->   Operation 75 'select' 'buf_1_1_6' <Predicate = (tmp_1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.66ns)   --->   "br label %.backedge.backedge" [buf4.cpp:273]   --->   Operation 76 'br' <Predicate = (tmp_1)> <Delay = 1.66>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%buf_1_1_2_be = phi i8 [ %buf_1_1_4, %branch3 ], [ %buf_1_1_2, %branch2 ]"   --->   Operation 77 'phi' 'buf_1_1_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%buf_1_0_2_be = phi i8 [ %buf_1_1_6, %branch3 ], [ %buf_1_0_2, %branch2 ]"   --->   Operation 78 'phi' 'buf_1_0_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%buf_0_1_2_be = phi i8 [ %buf_0_1_2, %branch3 ], [ %buf_1_1_7, %branch2 ]"   --->   Operation 79 'phi' 'buf_0_1_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%buf_0_0_2_be = phi i8 [ %buf_0_0_2, %branch3 ], [ %buf_1_1_8, %branch2 ]"   --->   Operation 80 'phi' 'buf_0_0_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.66>
ST_9 : Operation 82 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 82 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%buf_0_0_3 = extractvalue { i8, i8 } %call_ret4, 0" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 83 'extractvalue' 'buf_0_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%buf_0_1_3 = extractvalue { i8, i8 } %call_ret4, 1" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 84 'extractvalue' 'buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_1, i8 %buf_1_0_1, i8 %buf_1_1_1)" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 85 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%buf_1_0_3 = extractvalue { i8, i8 } %call_ret, 0" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 86 'extractvalue' 'buf_1_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%buf_1_1_3 = extractvalue { i8, i8 } %call_ret, 1" [buf4.cpp:234->buf4.cpp:280]   --->   Operation 87 'extractvalue' 'buf_1_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.66ns)   --->   "br label %.preheader" [buf4.cpp:282]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.66>

State 10 <SV = 6> <Delay = 1.87>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ %j_5, %8 ], [ 0, %.preheader131.0 ]"   --->   Operation 89 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.93ns)   --->   "%exitcond6 = icmp eq i2 %j_3, -2" [buf4.cpp:282]   --->   Operation 90 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 91 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.58ns)   --->   "%j_5 = add i2 %j_3, 1" [buf4.cpp:282]   --->   Operation 92 'add' 'j_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %9, label %6" [buf4.cpp:282]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [buf4.cpp:282]   --->   Operation 94 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [buf4.cpp:282]   --->   Operation 95 'specregionbegin' 'tmp_8' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i2 %j_3 to i1" [buf4.cpp:282]   --->   Operation 96 'trunc' 'tmp_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_6 = shl i2 %j_3, 1" [buf4.cpp:285]   --->   Operation 97 'shl' 'tmp_6' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.66ns)   --->   "br label %7" [buf4.cpp:283]   --->   Operation 98 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_2)" [buf4.cpp:290]   --->   Operation 99 'specregionend' 'empty_13' <Predicate = (exitcond6)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader1" [buf4.cpp:269]   --->   Operation 100 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 5.51>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%k_1 = phi i2 [ 0, %6 ], [ %k_3, %_ifconv ]"   --->   Operation 101 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.93ns)   --->   "%exitcond = icmp eq i2 %k_1, -2" [buf4.cpp:283]   --->   Operation 102 'icmp' 'exitcond' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 103 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.58ns)   --->   "%k_3 = add i2 %k_1, 1" [buf4.cpp:283]   --->   Operation 104 'add' 'k_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %_ifconv" [buf4.cpp:283]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i2 %k_1 to i1" [buf4.cpp:285]   --->   Operation 106 'trunc' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node buf_load_phi)   --->   "%buf_1_load_phi = select i1 %tmp_9, i8 %buf_1_1_3, i8 %buf_1_0_3" [buf4.cpp:285]   --->   Operation 107 'select' 'buf_1_load_phi' <Predicate = (!exitcond & tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (1.37ns) (out node of the LUT)   --->   "%buf_0_load_phi = select i1 %tmp_9, i8 %buf_0_1_3, i8 %buf_0_0_3" [buf4.cpp:285]   --->   Operation 108 'select' 'buf_0_load_phi' <Predicate = (!exitcond & !tmp_5)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (1.37ns) (out node of the LUT)   --->   "%buf_load_phi = select i1 %tmp_5, i8 %buf_1_load_phi, i8 %buf_0_load_phi" [buf4.cpp:285]   --->   Operation 109 'select' 'buf_load_phi' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.58ns)   --->   "%tmp1 = add i2 %k_1, %tmp_6" [buf4.cpp:285]   --->   Operation 110 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i2 %tmp1 to i4" [buf4.cpp:285]   --->   Operation 111 'zext' 'tmp10_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (1.77ns)   --->   "%sum2 = add i4 %data_offset_read, %tmp10_cast" [buf4.cpp:285]   --->   Operation 112 'add' 'sum2' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%sum2_cast = zext i4 %sum2 to i64" [buf4.cpp:285]   --->   Operation 113 'zext' 'sum2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [16 x i8]* %data, i64 0, i64 %sum2_cast" [buf4.cpp:285]   --->   Operation 114 'getelementptr' 'data_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (2.15ns)   --->   "store i8 %buf_load_phi, i8* %data_addr_1, align 1" [buf4.cpp:285]   --->   Operation 115 'store' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br label %7" [buf4.cpp:283]   --->   Operation 116 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_8)" [buf4.cpp:289]   --->   Operation 117 'specregionend' 'empty_12' <Predicate = (exitcond)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader" [buf4.cpp:282]   --->   Operation 118 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ local_key_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_key_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_offset_read (read             ) [ 001111111111]
StgValue_13      (br               ) [ 011000000000]
j                (phi              ) [ 001000000000]
exitcond2        (icmp             ) [ 001000000000]
empty            (speclooptripcount) [ 000000000000]
j_2              (add              ) [ 011000000000]
StgValue_18      (br               ) [ 000000000000]
tmp              (specregionbegin  ) [ 000000000000]
StgValue_20      (specpipeline     ) [ 000000000000]
empty_5          (specregionend    ) [ 000000000000]
StgValue_22      (br               ) [ 011000000000]
StgValue_23      (br               ) [ 000111111111]
buf_1_1          (phi              ) [ 000011111000]
buf_1_0          (phi              ) [ 000011111000]
buf_0_1          (phi              ) [ 000011111000]
buf_0_0          (phi              ) [ 000011111000]
i_2              (phi              ) [ 000011111111]
empty_6          (speclooptripcount) [ 000000000000]
StgValue_30      (br               ) [ 000000000000]
StgValue_31      (specloopname     ) [ 000000000000]
tmp_2            (specregionbegin  ) [ 000001111111]
StgValue_33      (br               ) [ 000011111111]
StgValue_34      (ret              ) [ 000000000000]
buf_1_1_1        (phi              ) [ 000001111100]
buf_1_0_1        (phi              ) [ 000001111100]
buf_0_1_1        (phi              ) [ 000001111100]
buf_0_0_1        (phi              ) [ 000001111100]
j_1              (phi              ) [ 000001000000]
exitcond3        (icmp             ) [ 000011111111]
empty_7          (speclooptripcount) [ 000000000000]
j_4              (add              ) [ 000011111111]
StgValue_43      (br               ) [ 000000000000]
StgValue_44      (specloopname     ) [ 000000000000]
tmp_3            (specregionbegin  ) [ 000000111000]
tmp_1            (trunc            ) [ 000000111000]
tmp_4            (shl              ) [ 000000111000]
StgValue_48      (br               ) [ 000011111111]
buf_1_1_2        (phi              ) [ 000011111111]
buf_1_0_2        (phi              ) [ 000011111111]
buf_0_1_2        (phi              ) [ 000011111111]
buf_0_0_2        (phi              ) [ 000011111111]
k                (phi              ) [ 000000100000]
exitcond5        (icmp             ) [ 000011111111]
empty_8          (speclooptripcount) [ 000000000000]
k_2              (add              ) [ 000011111111]
StgValue_59      (br               ) [ 000000000000]
tmp8             (add              ) [ 000000000000]
tmp8_cast        (zext             ) [ 000000000000]
sum              (add              ) [ 000000000000]
sum_cast         (zext             ) [ 000000000000]
data_addr        (getelementptr    ) [ 000000010000]
tmp_7            (trunc            ) [ 000000010000]
empty_9          (specregionend    ) [ 000000000000]
StgValue_68      (br               ) [ 000011111111]
buf_0_1_5        (load             ) [ 000000000000]
StgValue_70      (br               ) [ 000000000000]
buf_1_1_7        (select           ) [ 000011111111]
buf_1_1_8        (select           ) [ 000011111111]
StgValue_73      (br               ) [ 000011111111]
buf_1_1_4        (select           ) [ 000011111111]
buf_1_1_6        (select           ) [ 000011111111]
StgValue_76      (br               ) [ 000011111111]
buf_1_1_2_be     (phi              ) [ 000011101111]
buf_1_0_2_be     (phi              ) [ 000011101111]
buf_0_1_2_be     (phi              ) [ 000011101111]
buf_0_0_2_be     (phi              ) [ 000011101111]
StgValue_81      (br               ) [ 000011111111]
call_ret4        (call             ) [ 000000000000]
buf_0_0_3        (extractvalue     ) [ 000110000011]
buf_0_1_3        (extractvalue     ) [ 000110000011]
call_ret         (call             ) [ 000000000000]
buf_1_0_3        (extractvalue     ) [ 000110000011]
buf_1_1_3        (extractvalue     ) [ 000110000011]
StgValue_88      (br               ) [ 000011111111]
j_3              (phi              ) [ 000000000010]
exitcond6        (icmp             ) [ 000011111111]
empty_10         (speclooptripcount) [ 000000000000]
j_5              (add              ) [ 000011111111]
StgValue_93      (br               ) [ 000000000000]
StgValue_94      (specloopname     ) [ 000000000000]
tmp_8            (specregionbegin  ) [ 000000000001]
tmp_5            (trunc            ) [ 000000000001]
tmp_6            (shl              ) [ 000000000001]
StgValue_98      (br               ) [ 000011111111]
empty_13         (specregionend    ) [ 000000000000]
StgValue_100     (br               ) [ 000111111111]
k_1              (phi              ) [ 000000000001]
exitcond         (icmp             ) [ 000011111111]
empty_11         (speclooptripcount) [ 000000000000]
k_3              (add              ) [ 000011111111]
StgValue_105     (br               ) [ 000000000000]
tmp_9            (trunc            ) [ 000000000000]
buf_1_load_phi   (select           ) [ 000000000000]
buf_0_load_phi   (select           ) [ 000000000000]
buf_load_phi     (select           ) [ 000000000000]
tmp1             (add              ) [ 000000000000]
tmp10_cast       (zext             ) [ 000000000000]
sum2             (add              ) [ 000000000000]
sum2_cast        (zext             ) [ 000000000000]
data_addr_1      (getelementptr    ) [ 000000000000]
StgValue_115     (store            ) [ 000000000000]
StgValue_116     (br               ) [ 000011111111]
empty_12         (specregionend    ) [ 000000000000]
StgValue_118     (br               ) [ 000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_key_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_key_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes256_encrypt_ecb"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="data_offset_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_offset_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_1_5/6 StgValue_115/11 "/>
</bind>
</comp>

<comp id="85" class="1004" name="data_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/11 "/>
</bind>
</comp>

<comp id="93" class="1005" name="j_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="1"/>
<pin id="95" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="buf_1_1_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="1"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_1_1_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="buf_1_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="1"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_1_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="buf_0_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="1"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf_0_1_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="buf_0_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="1"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_0_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_2_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="buf_1_1_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf_1_1_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="8" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_1/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="buf_1_0_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_1 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="buf_1_0_1_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="8" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_1/5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="buf_0_1_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_1 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="buf_0_1_1_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="8" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_1/5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="buf_0_0_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_1 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="buf_0_0_1_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="8" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_1/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="j_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_1_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="buf_1_1_2_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_2 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="buf_1_1_2_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_2/6 "/>
</bind>
</comp>

<comp id="232" class="1005" name="buf_1_0_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_2 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf_1_0_2_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="8" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_2/6 "/>
</bind>
</comp>

<comp id="244" class="1005" name="buf_0_1_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_2 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="buf_0_1_2_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="8" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_2/6 "/>
</bind>
</comp>

<comp id="256" class="1005" name="buf_0_0_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_2 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="buf_0_0_2_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="8" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_2/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="k_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="1"/>
<pin id="270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="k_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="2" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="buf_1_1_2_be_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_2_be (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="buf_1_1_2_be_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="8" slack="2"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_2_be/8 "/>
</bind>
</comp>

<comp id="291" class="1005" name="buf_1_0_2_be_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="1"/>
<pin id="293" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_2_be (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="buf_1_0_2_be_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="8" slack="2"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_2_be/8 "/>
</bind>
</comp>

<comp id="303" class="1005" name="buf_0_1_2_be_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_2_be (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="buf_0_1_2_be_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="2"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="8" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_2_be/8 "/>
</bind>
</comp>

<comp id="315" class="1005" name="buf_0_0_2_be_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="1"/>
<pin id="317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_2_be (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="buf_0_0_2_be_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="2"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="8" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_2_be/8 "/>
</bind>
</comp>

<comp id="327" class="1005" name="j_3_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="1"/>
<pin id="329" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="j_3_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="338" class="1005" name="k_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="k_1_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="2" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/11 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_aes256_encrypt_ecb_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="0" index="3" bw="8" slack="0"/>
<pin id="354" dir="0" index="4" bw="8" slack="0"/>
<pin id="355" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_aes256_encrypt_ecb_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="0" index="3" bw="8" slack="0"/>
<pin id="366" dir="0" index="4" bw="8" slack="0"/>
<pin id="367" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="j_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="exitcond3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="2" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="j_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="exitcond5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="k_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp8_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="0" index="1" bw="2" slack="1"/>
<pin id="422" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp8_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp8_cast/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sum_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="5"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sum_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="buf_1_1_7_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="0" index="2" bw="8" slack="1"/>
<pin id="446" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_7/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="buf_1_1_8_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="8" slack="1"/>
<pin id="452" dir="0" index="2" bw="8" slack="0"/>
<pin id="453" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_8/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="buf_1_1_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="1"/>
<pin id="460" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_4/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="buf_1_1_6_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="8" slack="1"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_6/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="buf_0_0_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_0_3/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="buf_0_1_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_1_3/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="buf_1_0_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_1_0_3/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="buf_1_1_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_1_1_3/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="exitcond6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/10 "/>
</bind>
</comp>

<comp id="492" class="1004" name="j_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_5_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="exitcond_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="k_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/11 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_9_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="buf_1_load_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="2"/>
<pin id="527" dir="0" index="2" bw="8" slack="2"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_load_phi/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="buf_0_load_phi_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="2"/>
<pin id="533" dir="0" index="2" bw="8" slack="2"/>
<pin id="534" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_0_load_phi/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="buf_load_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_phi/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="1"/>
<pin id="547" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/11 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp10_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_cast/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sum2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="7"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sum2_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/11 "/>
</bind>
</comp>

<comp id="563" class="1005" name="data_offset_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="5"/>
<pin id="565" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="data_offset_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="j_2_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="j_4_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="2"/>
<pin id="587" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_4_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="1"/>
<pin id="591" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="597" class="1005" name="k_2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="data_addr_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="1"/>
<pin id="604" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_7_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="615" class="1005" name="buf_1_1_7_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_7 "/>
</bind>
</comp>

<comp id="620" class="1005" name="buf_1_1_8_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_8 "/>
</bind>
</comp>

<comp id="625" class="1005" name="buf_1_1_4_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_4 "/>
</bind>
</comp>

<comp id="630" class="1005" name="buf_1_1_6_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_6 "/>
</bind>
</comp>

<comp id="635" class="1005" name="buf_0_0_3_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_3 "/>
</bind>
</comp>

<comp id="641" class="1005" name="buf_0_1_3_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_3 "/>
</bind>
</comp>

<comp id="647" class="1005" name="buf_1_0_3_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_3 "/>
</bind>
</comp>

<comp id="653" class="1005" name="buf_1_1_3_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_3 "/>
</bind>
</comp>

<comp id="662" class="1005" name="j_5_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="0"/>
<pin id="664" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_5_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_6_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="1"/>
<pin id="674" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="680" class="1005" name="k_3_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="62" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="62" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="152" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="152" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="174"><net_src comp="104" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="185"><net_src comp="116" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="196"><net_src comp="128" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="207"><net_src comp="140" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="230"><net_src comp="165" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="242"><net_src comp="176" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="254"><net_src comp="187" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="266"><net_src comp="198" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="289"><net_src comp="220" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="301"><net_src comp="232" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="313"><net_src comp="244" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="325"><net_src comp="256" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="201" pin="4"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="190" pin="4"/><net_sink comp="349" pin=3"/></net>

<net id="360"><net_src comp="4" pin="0"/><net_sink comp="349" pin=4"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="8" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="179" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="168" pin="4"/><net_sink comp="361" pin=3"/></net>

<net id="372"><net_src comp="4" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="377"><net_src comp="97" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="14" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="97" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="20" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="213" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="213" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="213" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="213" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="272" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="272" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="272" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="441"><net_src comp="272" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="79" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="244" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="256" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="79" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="79" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="220" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="232" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="79" pin="3"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="349" pin="5"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="349" pin="5"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="361" pin="5"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="361" pin="5"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="331" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="52" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="331" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="56" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="331" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="331" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="342" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="342" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="56" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="342" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="520" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="524" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="530" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="543"><net_src comp="536" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="548"><net_src comp="342" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="566"><net_src comp="66" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="575"><net_src comp="379" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="583"><net_src comp="391" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="588"><net_src comp="397" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="401" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="600"><net_src comp="413" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="605"><net_src comp="72" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="610"><net_src comp="438" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="618"><net_src comp="442" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="623"><net_src comp="449" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="628"><net_src comp="456" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="633"><net_src comp="463" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="638"><net_src comp="470" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="644"><net_src comp="474" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="650"><net_src comp="478" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="656"><net_src comp="482" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="665"><net_src comp="492" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="670"><net_src comp="498" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="675"><net_src comp="502" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="683"><net_src comp="514" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="342" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {11 }
	Port: sbox | {}
	Port: local_key_0 | {}
	Port: local_key_1 | {}
 - Input state : 
	Port: workload : data | {6 7 }
	Port: workload : data_offset | {1 }
	Port: workload : sbox | {5 9 }
	Port: workload : local_key_0 | {5 9 }
	Port: workload : local_key_1 | {5 9 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		j_2 : 1
		StgValue_18 : 2
		empty_5 : 1
	State 3
	State 4
		StgValue_30 : 1
	State 5
		exitcond3 : 1
		j_4 : 1
		StgValue_43 : 2
		tmp_1 : 1
		tmp_4 : 1
		call_ret4 : 1
		call_ret : 1
	State 6
		exitcond5 : 1
		k_2 : 1
		StgValue_59 : 2
		tmp8 : 1
		tmp8_cast : 2
		sum : 3
		sum_cast : 4
		data_addr : 5
		buf_0_1_5 : 6
		tmp_7 : 1
	State 7
		buf_1_1_7 : 1
		buf_1_1_8 : 1
		buf_1_1_4 : 1
		buf_1_1_6 : 1
	State 8
	State 9
		buf_0_0_3 : 1
		buf_0_1_3 : 1
		buf_1_0_3 : 1
		buf_1_1_3 : 1
	State 10
		exitcond6 : 1
		j_5 : 1
		StgValue_93 : 2
		tmp_5 : 1
		tmp_6 : 1
	State 11
		exitcond : 1
		k_3 : 1
		StgValue_105 : 2
		tmp_9 : 1
		buf_1_load_phi : 2
		buf_0_load_phi : 2
		buf_load_phi : 3
		tmp1 : 1
		tmp10_cast : 2
		sum2 : 3
		sum2_cast : 4
		data_addr_1 : 5
		StgValue_115 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_aes256_encrypt_ecb_fu_349 |    1    |  8.4095 |   379   |   255   |
|          | grp_aes256_encrypt_ecb_fu_361 |    1    |  8.4095 |   379   |   255   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           j_2_fu_379          |    0    |    0    |    0    |    15   |
|          |           j_4_fu_391          |    0    |    0    |    0    |    10   |
|          |           k_2_fu_413          |    0    |    0    |    0    |    10   |
|          |          tmp8_fu_419          |    0    |    0    |    0    |    10   |
|    add   |           sum_fu_428          |    0    |    0    |    0    |    13   |
|          |           j_5_fu_492          |    0    |    0    |    0    |    10   |
|          |           k_3_fu_514          |    0    |    0    |    0    |    10   |
|          |          tmp1_fu_544          |    0    |    0    |    0    |    10   |
|          |          sum2_fu_553          |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        buf_1_1_7_fu_442       |    0    |    0    |    0    |    8    |
|          |        buf_1_1_8_fu_449       |    0    |    0    |    0    |    8    |
|          |        buf_1_1_4_fu_456       |    0    |    0    |    0    |    8    |
|  select  |        buf_1_1_6_fu_463       |    0    |    0    |    0    |    8    |
|          |     buf_1_load_phi_fu_524     |    0    |    0    |    0    |    8    |
|          |     buf_0_load_phi_fu_530     |    0    |    0    |    0    |    8    |
|          |      buf_load_phi_fu_536      |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        exitcond2_fu_373       |    0    |    0    |    0    |    11   |
|          |        exitcond3_fu_385       |    0    |    0    |    0    |    8    |
|   icmp   |        exitcond5_fu_407       |    0    |    0    |    0    |    8    |
|          |        exitcond6_fu_486       |    0    |    0    |    0    |    8    |
|          |        exitcond_fu_508        |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |  data_offset_read_read_fu_66  |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_1_fu_397         |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_7_fu_438         |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_498         |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_520         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|    shl   |          tmp_4_fu_401         |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_502         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        tmp8_cast_fu_424       |    0    |    0    |    0    |    0    |
|   zext   |        sum_cast_fu_433        |    0    |    0    |    0    |    0    |
|          |       tmp10_cast_fu_549       |    0    |    0    |    0    |    0    |
|          |        sum2_cast_fu_558       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        buf_0_0_3_fu_470       |    0    |    0    |    0    |    0    |
|extractvalue|        buf_0_1_3_fu_474       |    0    |    0    |    0    |    0    |
|          |        buf_1_0_3_fu_478       |    0    |    0    |    0    |    0    |
|          |        buf_1_1_3_fu_482       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    2    |  16.819 |   758   |   710   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    buf_0_0_1_reg_198   |    8   |
|  buf_0_0_2_be_reg_315  |    8   |
|    buf_0_0_2_reg_256   |    8   |
|    buf_0_0_3_reg_635   |    8   |
|     buf_0_0_reg_140    |    8   |
|    buf_0_1_1_reg_187   |    8   |
|  buf_0_1_2_be_reg_303  |    8   |
|    buf_0_1_2_reg_244   |    8   |
|    buf_0_1_3_reg_641   |    8   |
|     buf_0_1_reg_128    |    8   |
|    buf_1_0_1_reg_176   |    8   |
|  buf_1_0_2_be_reg_291  |    8   |
|    buf_1_0_2_reg_232   |    8   |
|    buf_1_0_3_reg_647   |    8   |
|     buf_1_0_reg_116    |    8   |
|    buf_1_1_1_reg_165   |    8   |
|  buf_1_1_2_be_reg_279  |    8   |
|    buf_1_1_2_reg_220   |    8   |
|    buf_1_1_3_reg_653   |    8   |
|    buf_1_1_4_reg_625   |    8   |
|    buf_1_1_6_reg_630   |    8   |
|    buf_1_1_7_reg_615   |    8   |
|    buf_1_1_8_reg_620   |    8   |
|     buf_1_1_reg_104    |    8   |
|    data_addr_reg_602   |    4   |
|data_offset_read_reg_563|    4   |
|       i_2_reg_152      |    1   |
|       j_1_reg_209      |    2   |
|       j_2_reg_572      |    6   |
|       j_3_reg_327      |    2   |
|       j_4_reg_580      |    2   |
|       j_5_reg_662      |    2   |
|        j_reg_93        |    6   |
|       k_1_reg_338      |    2   |
|       k_2_reg_597      |    2   |
|       k_3_reg_680      |    2   |
|        k_reg_268       |    2   |
|      tmp_1_reg_585     |    1   |
|      tmp_4_reg_589     |    2   |
|      tmp_5_reg_667     |    1   |
|      tmp_6_reg_672     |    2   |
|      tmp_7_reg_607     |    1   |
+------------------------+--------+
|          Total         |   236  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   3  |   4  |   12   ||    15   |
|  buf_1_1_reg_104 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_1_0_reg_116 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_0_1_reg_128 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_0_0_reg_140 |  p0  |   2  |   8  |   16   ||    9    |
|    i_2_reg_152   |  p0  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   || 10.0287 ||    51   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   16   |   758  |   710  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   51   |
|  Register |    -   |    -   |   236  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   26   |   994  |   761  |
+-----------+--------+--------+--------+--------+
