#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/CAN_Bus/ADVANCESIM12.zip_unpacked/COMPONENT/CB3M.bcm
5.1375155333333336E7,5.7931971333333336E7,1.2954203166666667E8,5.493003E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) & (T1_state=T1_WAIT)
5.8454454E7,5.1254493E7,-1.0,1.0910642566666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND))
7.6498368E7,6.2826448666666664E7,5.5751363E7,9.788400266666667E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) => not((ppriority=BUSpriority) & (BUSpriority=4) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.7324934333333336E7,4.4104421666666664E7,-1.0,1.0873638366666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & not((ppriority=4) & (T3_evaluated=FALSE) & (T3_state=T3_EN) & (T3_enabled=TRUE))
5.5225365333333336E7,5.9975946666666664E7,5.6107274666666664E7,9.421137533333333E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) => not((ppriority=5) & (T2_state=T2_SEND))
5.2953149E7,6.1735434666666664E7,-1.0,6.7896274E7:not((ppriority=5) & (T2_state=T2_SEND)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)))
