//////////////////////////////////////////////////////////////////////////
// *** DO NOT MODIFY ***
// This file was generated by common/bin/print_addr_map.py
// For usage refer to the source of that script
//////////////////////////////////////////////////////////////////////////
#ifndef _PRC_ADDR_MAP__H
#define _PRC_ADDR_MAP__H
#define PRC_REG__PLL_REG__NOC_PLL_CTRL_STAT_ADDR 0x00000000
#define PRC_REG__PLL_REG__APU_PLL_CTRL_STAT_ADDR 0x00000004
#define PRC_REG__PLL_REG__ISP_PLL_CTRL_STAT_ADDR 0x00000008
#define PRC_REG__PLL_REG__VID_PLL_CTRL_STAT_ADDR 0x0000000c
#define PRC_REG__PLL_REG__DDR_PLL_CTRL_STAT_ADDR 0x00000010
#define PRC_REG__PLL_REG__MLA_PLL_CTRL_STAT_ADDR 0x00000014
#define PRC_REG__PLL_REG__CVU_PLL_CTRL_STAT_ADDR 0x00000018
#define PRC_REG__PLL_REG__SYS_PLL_CTRL_STAT_ADDR 0x0000001c
#define PRC_REG__PLL_REG__DCTL_BOOT_REG_ADDR 0x00000020
#define PRC_REG__MISC_REG__MISC_CTRL_REG_ADDR 0x000000a0
#define PRC_REG__MISC_REG__APU_SCRATCH_PAD_REG_ADDR 0x000000a4
#define PRC_REG__MISC_REG__BSU_SCRATCH_PAD_REG_ADDR 0x000000a8
#define PRC_REG__DEVID_REG__DEVID0_CTRL_REG_ADDR 0x000000b0
#define PRC_REG__DEVID_REG__DEVID1_CTRL_REG_ADDR 0x000000b4
#define PRC_REG__DEVID_REG__DEVID2_CTRL_REG_ADDR 0x000000b8
#define PRC_REG__POR_STAT_REG__SW_STAT_ADDR 0x00000200
#define PRC_REG__POR_STAT_REG__TRT_HPI_STAT_ADDR 0x00000204
#define PRC_REG__POR_STAT_REG__TRT_ECC_STAT_ADDR 0x00000208
#define PRC_REG__BSU_ECC_INTR_REG__BSU_ECC_INTR_CTRL_ADDR 0x00000280
#define PRC_REG__PWR_REG__SRAM_PWR_REG_0_ADDR 0x00000300
#define PRC_REG__PWR_REG__PWR_REG_1_ADDR 0x00000304
#define PRC_REG__PWR_REG__PWR_REG_2_ADDR 0x00000308
#define PRC_REG__PWR_REG__PWR_REG_3_ADDR 0x0000030c
#define PRC_REG__PWR_REG__PWR_REG_4_ADDR 0x00000310
#define PRC_REG__PWR_REG__PWR_REG_5_ADDR 0x00000314
#define PRC_REG__BSU_REG__BSU_CTRL_REG_ADDR 0x00000350
#define PRC_REG__APU_RST_VEC_REG__APU_RV_0L_REG_ADDR 0x00000400
#define PRC_REG__APU_RST_VEC_REG__APU_RV_0H_REG_ADDR 0x00000404
#define PRC_REG__APU_RST_VEC_REG__APU_RV_1L_REG_ADDR 0x00000408
#define PRC_REG__APU_RST_VEC_REG__APU_RV_1H_REG_ADDR 0x0000040c
#define PRC_REG__APU_RST_VEC_REG__APU_RV_2L_REG_ADDR 0x00000410
#define PRC_REG__APU_RST_VEC_REG__APU_RV_2H_REG_ADDR 0x00000414
#define PRC_REG__APU_RST_VEC_REG__APU_RV_3L_REG_ADDR 0x00000418
#define PRC_REG__APU_RST_VEC_REG__APU_RV_3H_REG_ADDR 0x0000041c
#define PRC_REG__APU_RST_VEC_REG__APU_RV_4L_REG_ADDR 0x00000420
#define PRC_REG__APU_RST_VEC_REG__APU_RV_4H_REG_ADDR 0x00000424
#define PRC_REG__APU_RST_VEC_REG__APU_RV_5L_REG_ADDR 0x00000428
#define PRC_REG__APU_RST_VEC_REG__APU_RV_5H_REG_ADDR 0x0000042c
#define PRC_REG__APU_RST_VEC_REG__APU_RV_6L_REG_ADDR 0x00000430
#define PRC_REG__APU_RST_VEC_REG__APU_RV_6H_REG_ADDR 0x00000434
#define PRC_REG__APU_RST_VEC_REG__APU_RV_7L_REG_ADDR 0x00000438
#define PRC_REG__APU_RST_VEC_REG__APU_RV_7H_REG_ADDR 0x0000043c
#define PRC_REG__APU_RST_VEC_REG__APU_RV_8L_REG_ADDR 0x00000440
#define PRC_REG__APU_RST_VEC_REG__APU_RV_8H_REG_ADDR 0x00000444
#define PRC_REG__APU_RST_VEC_REG__APU_RV_9L_REG_ADDR 0x00000448
#define PRC_REG__APU_RST_VEC_REG__APU_RV_9H_REG_ADDR 0x0000044c
#define PRC_REG__APU_RST_VEC_REG__APU_RV_10L_REG_ADDR 0x00000450
#define PRC_REG__APU_RST_VEC_REG__APU_RV_10H_REG_ADDR 0x00000454
#define PRC_REG__APU_RST_VEC_REG__APU_RV_11L_REG_ADDR 0x00000458
#define PRC_REG__APU_RST_VEC_REG__APU_RV_11H_REG_ADDR 0x0000045c
#define PRC_REG__APU_RST_VEC_REG__APU_RV_12L_REG_ADDR 0x00000460
#define PRC_REG__APU_RST_VEC_REG__APU_RV_12H_REG_ADDR 0x00000464
#define PRC_REG__APU_RST_VEC_REG__APU_RV_13L_REG_ADDR 0x00000468
#define PRC_REG__APU_RST_VEC_REG__APU_RV_13H_REG_ADDR 0x0000046c
#define PRC_REG__APU_RST_VEC_REG__APU_RV_14L_REG_ADDR 0x00000470
#define PRC_REG__APU_RST_VEC_REG__APU_RV_14H_REG_ADDR 0x00000474
#define PRC_REG__APU_RST_VEC_REG__APU_RV_15L_REG_ADDR 0x00000478
#define PRC_REG__APU_RST_VEC_REG__APU_RV_15H_REG_ADDR 0x0000047c
#define PRC_REG__CK_EN_IDLE_REG__CK_EN0_STAT_REG_ADDR 0x000004c0
#define PRC_REG__CK_EN_IDLE_REG__CK_EN1_STAT_REG_ADDR 0x000004c4
#define PRC_REG__CK_EN_IDLE_REG__NOC_IDLE0_STAT_REG_ADDR 0x000004c8
#define PRC_REG__CK_EN_IDLE_REG__NOC_IDLE1_STAT_REG_ADDR 0x000004cc
#define PRC_REG__CKG_RST_REG__APU_CK_RST_ADDR 0x00000500
#define PRC_REG__CKG_RST_REG__APU_CR_EN_ADDR 0x00000504
#define PRC_REG__CKG_RST_REG__BSU_CK_RST_ADDR 0x00000508
#define PRC_REG__CKG_RST_REG__CVU_CK_RST_ADDR 0x0000050c
#define PRC_REG__CKG_RST_REG__SIO_CK_RST_ADDR 0x00000510
#define PRC_REG__CKG_RST_REG__PVT_CK_RST_ADDR 0x00000514
#define PRC_REG__CKG_RST_REG__ISP_CK_RST_ADDR 0x00000518
#define PRC_REG__CKG_RST_REG__SDMA0_CK_RST_ADDR 0x0000051c
#define PRC_REG__CKG_RST_REG__SDMA1_CK_RST_ADDR 0x00000520
#define PRC_REG__CKG_RST_REG__NVS_DMA_CK_RST_ADDR 0x00000524
#define PRC_REG__CKG_RST_REG__NVS_SPI_CK_RST_ADDR 0x00000528
#define PRC_REG__CKG_RST_REG__NVS_EMMC_CK_RST_ADDR 0x0000052c
#define PRC_REG__CKG_RST_REG__NVS_SDIO_CK_RST_ADDR 0x00000530
#define PRC_REG__CKG_RST_REG__NVS_PAD_CK_RST_ADDR 0x00000534
#define PRC_REG__CKG_RST_REG__DAT_CK_RST_ADDR 0x00000538
#define PRC_REG__CKG_RST_REG__DMSC_CK_RST_ADDR 0x0000053c
#define PRC_REG__CKG_RST_REG__DMS0_CK_RST_ADDR 0x00000540
#define PRC_REG__CKG_RST_REG__DMS1_CK_RST_ADDR 0x00000544
#define PRC_REG__CKG_RST_REG__DMS2_CK_RST_ADDR 0x00000548
#define PRC_REG__CKG_RST_REG__DMS3_CK_RST_ADDR 0x0000054c
#define PRC_REG__CKG_RST_REG__ETH_CK_RST_ADDR 0x00000550
#define PRC_REG__CKG_RST_REG__VIS0_CK_RST_ADDR 0x00000554
#define PRC_REG__CKG_RST_REG__VIS1_CK_RST_ADDR 0x00000558
#define PRC_REG__CKG_RST_REG__VIS2_CK_RST_ADDR 0x0000055c
#define PRC_REG__CKG_RST_REG__VIS3_CK_RST_ADDR 0x00000560
#define PRC_REG__CKG_RST_REG__SIRQ_CK_RST_ADDR 0x00000564
#define PRC_REG__CKG_RST_REG__TIM_CK_RST_ADDR 0x00000568
#define PRC_REG__CKG_RST_REG__WDT_CK_RST_ADDR 0x0000056c
#define PRC_REG__CKG_RST_REG__SMS_CK_RST_ADDR 0x00000570
#define PRC_REG__CKG_RST_REG__NOC0_CK_ADDR 0x00000574
#define PRC_REG__CKG_RST_REG__NOC1_CK_ADDR 0x00000578
#define PRC_REG__CKG_RST_REG__NOC0_RST_ADDR 0x0000057c
#define PRC_REG__CKG_RST_REG__NOC1_RST_ADDR 0x00000580
#define PRC_REG__CKG_RST_REG__PNOC0_CK_RST_ADDR 0x00000584
#define PRC_REG__CKG_RST_REG__PNOC1_CK_RST_ADDR 0x00000588
#define PRC_REG__CKG_RST_REG__PNOC2_CK_RST_ADDR 0x0000058c
#define PRC_REG__CKG_RST_REG__PNOC3_CK_RST_ADDR 0x00000590
#define PRC_REG__CKG_RST_REG__MLA_CK_RST_ADDR 0x00000594
#define PRC_REG__CKG_RST_REG__OCM_CK_RST_ADDR 0x00000598
#define PRC_REG__CKG_RST_REG__PCIE_CK_RST_ADDR 0x0000059c
#define PRC_REG__CKG_RST_REG__VID_CK_RST_ADDR 0x000005a0
#define PRC_REG__CKG_RST_REG__BYPASS_CLK_CTRL_ADDR 0x000005a4
#define PRC_REG__CKG_RST_REG__NOC_DIV_CTRL_ADDR 0x000005a8
#define PRC_REG__CKG_RST_REG__SYS_DIV_CTRL0_ADDR 0x000005ac
#define PRC_REG__CKG_RST_REG__SYS_DIV_CTRL1_ADDR 0x000005b0
#define PRC_REG__CKG_RST_REG__SYS_DIV_CTRL2_ADDR 0x000005b4
#define PRC_REG__CKG_RST_REG__SYS_DIV_CTRL3_ADDR 0x000005b8
#define PRC_REG__CKG_RST_REG__SYS_DIV_CTRL4_ADDR 0x000005bc
#define PRC_REG__CKG_RST_REG__SYS_DIV_CTRL5_ADDR 0x000005c0
#define PRC_REG__CKG_RST_REG__SYS_DIV_CTRL6_ADDR 0x000005c4
#define PRC_REG__CKG_RST_REG__SYS_DIV_CTRL7_ADDR 0x000005c8
#define PRC_REG__CKG_RST_REG__SYS_RST_CTRL_ADDR 0x000005cc
#define PRC_REG__CKG_RST_REG__WDT_RST_CTRL_ADDR 0x000005d0
#define PRC_REG__IOMUX_REG__IOMUX_REG_0_ADDR 0x00000700
#define PRC_REG__IOMUX_REG__IOMUX_REG_1_ADDR 0x00000704
#define PRC_REG__IOMUX_REG__IOMUX_REG_2_ADDR 0x00000708
#define PRC_REG__IOMUX_REG__IOMUX_REG_3_ADDR 0x0000070c
#define PRC_REG__IOMUX_REG__IOMUX_REG_4_ADDR 0x00000710
#define PRC_REG__IOMUX_REG__IOMUX_REG_5_ADDR 0x00000714
#define PRC_REG__IOMUX_REG__IOMUX_REG_6_ADDR 0x00000718
#define PRC_REG__IOMUX_REG__IOMUX_REG_7_ADDR 0x0000071c
#define PRC_REG__IOMUX_REG__IOMUX_REG_8_ADDR 0x00000720
#define PRC_REG__IOMUX_REG__IOMUX_REG_9_ADDR 0x00000724
#define PRC_REG__IOMUX_REG__IOMUX_REG_10_ADDR 0x00000728
#define PRC_REG__IOMUX_REG__IOMUX_REG_11_ADDR 0x0000072c
#define PRC_REG__IOMUX_REG__IOMUX_REG_12_ADDR 0x00000730
#define PRC_REG__IOMUX_REG__IOMUX_REG_13_ADDR 0x00000734
#define PRC_REG__IOMUX_REG__IOMUX_REG_14_ADDR 0x00000738
#define PRC_REG__IOMUX_REG__IOMUX_REG_15_ADDR 0x0000073c
#define PRC_REG__IOMUX_REG__IOMUX_REG_16_ADDR 0x00000740
#define PRC_REG__IOMUX_REG__IOMUX_REG_17_ADDR 0x00000744
#define PRC_REG__IOMUX_REG__IOMUX_REG_18_ADDR 0x00000748
#define PRC_REG__IOMUX_REG__IOMUX_REG_19_ADDR 0x0000074c
#define PRC_REG__IOMUX_REG__IOMUX_REG_20_ADDR 0x00000750
#define PRC_REG__IOMUX_REG__IOMUX_REG_21_ADDR 0x00000754
#endif // _PRC_ADDR_MAP__H
