verilog xil_defaultlib --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_swn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_s03mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_s03tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_s03sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_s03a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_srn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/AddWeighted.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/AXIvideo2Mat.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/Block_Mat_exit423_pr.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/ConvertScaleAbs.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/ConvertScaleAbs273.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/CvtColor.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/CvtColor_1.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/Duplicate.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w16_d2_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w32_d4_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w32_d5_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w32_d6_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w32_d7_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w32_d8_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/fifo_w32_d10_A.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/Filter2D.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/Filter2D_1.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/Filter2D_1_k_buf_eOg.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/GaussianBlur.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/Mat2AXIvideo.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/Sobel.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/Sobel_1.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_ama_aibs.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_CONTROL_BUS_s_axi.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_dadd_udo.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_dmul_vdy.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mac_mbkb.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mac_mdEe.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mac_mkbM.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mac_mlbW.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mac_mpcA.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mac_mqcK.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mac_mrcU.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mac_msc4.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mul_mcud.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mul_mjbC.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_mux_3hbi.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_sitodtde.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel_uitodwdI.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_AddWeigCeG.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_ConvertAem.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_ConvertBew.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_CvtColoEe0.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_CvtColoFfa.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_Duplicayd2.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_GaussiaxdS.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_Mat2AXIDeQ.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_Sobel_1zec.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/start_for_Sobel_U0.v" \
"../../../../sobel_base.srcs/sources_1/bd/design_1/ipshared/e1d0/hdl/verilog/sobel_accel.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
