<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Genesys_pingpong_clk_0_3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">Genesys_mig_7series_0_0_ui_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">Genesys_mig_7series_0_0_ui_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>pingpong_clk_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 29 16:52:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a9cece2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a9cece2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Genesys_pingpong_clk_0_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 29 16:52:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a9cece2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>pingpong_clk_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 29 16:52:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:741546e2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Genesys_pingpong_clk_0_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 29 16:52:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:741546e2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 30 02:00:26 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a9cece2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pingpong_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/d7b4/hdl/pingpong_clk_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7b4/hdl/pingpong_clk_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Genesys_pingpong_clk_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/d7b4/hdl/pingpong_clk_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7b4/hdl/pingpong_clk_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Genesys_pingpong_clk_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Genesys_pingpong_clk_0_3.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Genesys_pingpong_clk_0_3_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Genesys_pingpong_clk_0_3_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Genesys_pingpong_clk_0_3_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Genesys_pingpong_clk_0_3_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Genesys_pingpong_clk_0_3</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>pingpong_clk_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2182745a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20671c32_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f28806_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8b2c3e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7c3dba_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d676a39_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d615d66_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfc8934_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d396874_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a63028_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1582df4f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ecfd21_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e0725b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764c6576_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c57ef90_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eab8094_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456d341d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e48a813_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36831114_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d16d7a7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376f7b56_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c97792_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687b043b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24899f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777b73f5_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c0b164_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b80f1a8_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a66142d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c66d141_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704e506d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d26be7f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cc474d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503a1f4e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5822530b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b67c676_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cf729e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15af23b6_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a04be9f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a44783a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67339a09_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d646a76_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653e948b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3383fe62_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6e320d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548328fc_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f98d6f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bf2b62_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320915c3_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ae7cce_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73941283_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d427d3_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b61e66_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b06546_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754fe65a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bab2f27_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc501e7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0eae61_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50472dc1_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eff42c7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c55cb62_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c06ef6_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c60ac31_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af07a13_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5de404_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c5cc2a_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256aa647_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435cc07c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164248ce_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f04ce7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68382ac3_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f56acf_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15116ce_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e1e1c0_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763107b8_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fb8aa_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba4ea41_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456daf28_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7398f831_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e6fc90_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60578c31_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7139d6_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6184468d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e428322_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd812c3_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e010d90_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fc7bda_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5682813c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23170ca7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f94504_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5e295f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba37ae7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3672ff1f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d06ed03_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a8204f_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6453b0cd_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c7acd6_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23963045_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbd5c18_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad40d3e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ca5350_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ceae5f7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b170376_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2797fe71_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f762994_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653cb345_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a239efe_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdf1c0e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623efe00_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c99f970_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626d5b01_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62933d5_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c93452_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4669a178_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61463588_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e09a825_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e80f91_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d422e4_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef6b8f5_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186234b7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d93cc90_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238fb141_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e72d57_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734424e7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d8e740_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0a8153_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502399c7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ba3b54_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af1539c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488d113b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fea1725_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258031de_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7b22cb_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b771d5d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350b719c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30431ef7_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716e6609_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cb0553_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0b2e57_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc0fe3d_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6562d67c_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cace5b_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11260b1e_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3782d140_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd4b8bd_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f26a218_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10609869_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec474a2_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1c7f90_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405ea4ab_ARCHIVE_LOCATION">e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4e06bcd1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="97aed220"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d3ec3384"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
