INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.23_adder_sv/02.23_adder_sv.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.24_adder_sv_verification/02.24_adder_sv_verification.srcs/sim_1/new/tb_adder_verification.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_verification
