set ::env(PROJECT_NAME) a429_rx_iface
set ::env(DESIGN_TOP) a429_rx_iface
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/a429_transmitter_receiver/rtl/a429_rx_iface
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/a429_transmitter_receiver/rtl/a429_rx_iface/a429_rx_iface.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
