$date
	Tue Nov 17 22:45:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bl_mask_tb $end
$var wire 32 ! mask [31:0] $end
$var reg 5 " addr [4:0] $end
$var reg 3 # conf [2:0] $end
$scope module bl_mask_dut $end
$var wire 5 $ addr [4:0] $end
$var wire 3 % conf [2:0] $end
$var reg 32 & mask [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b10101 "
b10101 $
b0 #
b0 %
#15
b11111111111111110000000000000000 !
b11111111111111110000000000000000 &
b1 #
b1 %
#25
b1111111100000000 !
b1111111100000000 &
b10 #
b10 %
#35
b111100000000000000000000 !
b111100000000000000000000 &
b11 #
b11 %
#45
b110000000000 !
b110000000000 &
b100 #
b100 %
#55
b1000000000000000000000 !
b1000000000000000000000 &
b101 #
b101 %
#65
