<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 22 23:03:22 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8575</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4309</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>0.000</td>
<td>5.698</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>5.698</td>
<td>0.000</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.792</td>
<td>43.875
<td>0.000</td>
<td>11.396</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.188</td>
<td>29.250
<td>0.000</td>
<td>17.094</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>87.750(MHz)</td>
<td>92.326(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.565</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/VDPVRAMACCESSADDR_14_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.796</td>
</tr>
<tr>
<td>2</td>
<td>0.565</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/VDPVRAMACCESSADDR_15_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.796</td>
</tr>
<tr>
<td>3</td>
<td>0.606</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.755</td>
</tr>
<tr>
<td>4</td>
<td>0.618</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.743</td>
</tr>
<tr>
<td>5</td>
<td>0.671</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.690</td>
</tr>
<tr>
<td>6</td>
<td>0.671</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.690</td>
</tr>
<tr>
<td>7</td>
<td>0.671</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.690</td>
</tr>
<tr>
<td>8</td>
<td>0.677</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.684</td>
</tr>
<tr>
<td>9</td>
<td>0.677</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.684</td>
</tr>
<tr>
<td>10</td>
<td>0.736</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.626</td>
</tr>
<tr>
<td>11</td>
<td>0.743</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.618</td>
</tr>
<tr>
<td>12</td>
<td>0.750</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.611</td>
</tr>
<tr>
<td>13</td>
<td>0.796</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.565</td>
</tr>
<tr>
<td>14</td>
<td>0.799</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.562</td>
</tr>
<tr>
<td>15</td>
<td>0.822</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.539</td>
</tr>
<tr>
<td>16</td>
<td>0.822</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.539</td>
</tr>
<tr>
<td>17</td>
<td>0.831</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.530</td>
</tr>
<tr>
<td>18</td>
<td>0.834</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.527</td>
</tr>
<tr>
<td>19</td>
<td>0.844</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.518</td>
</tr>
<tr>
<td>20</td>
<td>0.845</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.516</td>
</tr>
<tr>
<td>21</td>
<td>0.848</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.513</td>
</tr>
<tr>
<td>22</td>
<td>0.848</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.513</td>
</tr>
<tr>
<td>23</td>
<td>0.848</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.513</td>
</tr>
<tr>
<td>24</td>
<td>0.927</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/VDPVRAMACCESSADDR_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.434</td>
</tr>
<tr>
<td>25</td>
<td>0.981</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
<td>u_v9958/IRAMADR_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.380</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.192</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>2</td>
<td>0.192</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>3</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>5</td>
<td>0.225</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>6</td>
<td>0.225</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>7</td>
<td>0.241</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.490</td>
</tr>
<tr>
<td>8</td>
<td>0.315</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>9</td>
<td>0.315</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>10</td>
<td>0.320</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.569</td>
</tr>
<tr>
<td>11</td>
<td>0.344</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.347</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>13</td>
<td>0.347</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>14</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>15</td>
<td>0.367</td>
<td>u_debugger/ff_rom_address_10_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_4_s/AD[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.485</td>
</tr>
<tr>
<td>16</td>
<td>0.371</td>
<td>u_debugger/ff_rom_address_7_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_4_s/AD[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>17</td>
<td>0.378</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_v9958/U_SPRITE/SPCC0FOUNDV_s0/Q</td>
<td>u_v9958/U_SPRITE/SPCC0FOUNDV_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0/Q</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_v9958/n1533_s1/Q</td>
<td>u_v9958/n1533_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_v9958/PREWINDOW_X_s3/Q</td>
<td>u_v9958/PREWINDOW_X_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_3_s3/Q</td>
<td>u_sdram/ff_main_timer_3_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_prev_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/VDPCMDVRAMREADINGR_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_REGISTER/REG_R25_SP2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/VDPVRAMACCESSADDR_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>14.511</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s3/I3</td>
</tr>
<tr>
<td>15.028</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/VDPVRAMACCESSADDR_16_s3/F</td>
</tr>
<tr>
<td>16.420</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s2/I0</td>
</tr>
<tr>
<td>16.969</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/VDPVRAMACCESSADDR_16_s2/F</td>
</tr>
<tr>
<td>17.724</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/VDPVRAMACCESSADDR_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>u_v9958/VDPVRAMACCESSADDR_14_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>u_v9958/VDPVRAMACCESSADDR_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.962, 27.436%; route: 7.602, 70.415%; tC2Q: 0.232, 2.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/VDPVRAMACCESSADDR_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>14.511</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s3/I3</td>
</tr>
<tr>
<td>15.028</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/VDPVRAMACCESSADDR_16_s3/F</td>
</tr>
<tr>
<td>16.420</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s2/I0</td>
</tr>
<tr>
<td>16.969</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/VDPVRAMACCESSADDR_16_s2/F</td>
</tr>
<tr>
<td>17.724</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPVRAMACCESSADDR_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_15_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.962, 27.436%; route: 7.602, 70.415%; tC2Q: 0.232, 2.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>14.511</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s3/I3</td>
</tr>
<tr>
<td>15.028</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/VDPVRAMACCESSADDR_16_s3/F</td>
</tr>
<tr>
<td>16.420</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s2/I0</td>
</tr>
<tr>
<td>16.969</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/VDPVRAMACCESSADDR_16_s2/F</td>
</tr>
<tr>
<td>17.684</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPVRAMACCESSADDR_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.962, 27.540%; route: 7.561, 70.303%; tC2Q: 0.232, 2.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>16.133</td>
<td>2.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_v9958/n1146_s4/I2</td>
</tr>
<tr>
<td>16.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1146_s4/F</td>
</tr>
<tr>
<td>17.101</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_v9958/n1146_s2/I1</td>
</tr>
<tr>
<td>17.671</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1146_s2/F</td>
</tr>
<tr>
<td>17.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_v9958/IRAMADR_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_v9958/IRAMADR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.021, 28.120%; route: 7.490, 69.721%; tC2Q: 0.232, 2.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>14.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I3</td>
</tr>
<tr>
<td>15.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.619</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 38.785%; route: 6.312, 59.045%; tC2Q: 0.232, 2.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>14.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I3</td>
</tr>
<tr>
<td>15.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.619</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 38.785%; route: 6.312, 59.045%; tC2Q: 0.232, 2.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>14.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I3</td>
</tr>
<tr>
<td>15.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.619</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 38.785%; route: 6.312, 59.045%; tC2Q: 0.232, 2.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>14.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I3</td>
</tr>
<tr>
<td>15.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.613</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 38.806%; route: 6.306, 59.023%; tC2Q: 0.232, 2.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.417</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>u_v9958/n1208_s12/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R38C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1208_s12/F</td>
</tr>
<tr>
<td>16.016</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>u_v9958/n1150_s3/I2</td>
</tr>
<tr>
<td>16.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n1150_s3/F</td>
</tr>
<tr>
<td>17.042</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>u_v9958/n1150_s2/I0</td>
</tr>
<tr>
<td>17.612</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1150_s2/F</td>
</tr>
<tr>
<td>17.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>u_v9958/IRAMADR_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>u_v9958/IRAMADR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 26.909%; route: 7.577, 70.920%; tC2Q: 0.232, 2.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.417</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>u_v9958/n1208_s12/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R38C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1208_s12/F</td>
</tr>
<tr>
<td>16.016</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>u_v9958/n1149_s4/I3</td>
</tr>
<tr>
<td>16.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n1149_s4/F</td>
</tr>
<tr>
<td>16.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_v9958/n1149_s2/I1</td>
</tr>
<tr>
<td>17.554</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1149_s2/F</td>
</tr>
<tr>
<td>17.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_v9958/IRAMADR_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_v9958/IRAMADR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 28.789%; route: 7.335, 69.027%; tC2Q: 0.232, 2.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.417</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>u_v9958/n1208_s12/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R38C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1208_s12/F</td>
</tr>
<tr>
<td>16.008</td>
<td>2.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>u_v9958/n1147_s3/I3</td>
</tr>
<tr>
<td>16.563</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1147_s3/F</td>
</tr>
<tr>
<td>16.976</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_v9958/n1147_s2/I0</td>
</tr>
<tr>
<td>17.546</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1147_s2/F</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_v9958/IRAMADR_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_v9958/IRAMADR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 28.810%; route: 7.327, 69.004%; tC2Q: 0.232, 2.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>14.143</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s34/I0</td>
</tr>
<tr>
<td>14.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s34/F</td>
</tr>
<tr>
<td>15.663</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s30/I3</td>
</tr>
<tr>
<td>16.212</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C16[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s30/F</td>
</tr>
<tr>
<td>16.384</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s27/I3</td>
</tr>
<tr>
<td>16.755</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C16[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s27/F</td>
</tr>
<tr>
<td>17.168</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s24/I2</td>
</tr>
<tr>
<td>17.539</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s24/F</td>
</tr>
<tr>
<td>17.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.555, 42.929%; route: 5.824, 54.885%; tC2Q: 0.232, 2.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>15.399</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s4/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s4/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s3/I0</td>
</tr>
<tr>
<td>16.691</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s3/F</td>
</tr>
<tr>
<td>17.493</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_v9958/IRAMADR_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_v9958/IRAMADR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 28.538%; route: 7.318, 69.266%; tC2Q: 0.232, 2.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>15.399</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s4/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s4/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s3/I0</td>
</tr>
<tr>
<td>16.691</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s3/F</td>
</tr>
<tr>
<td>17.490</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_v9958/IRAMADR_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_v9958/IRAMADR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 28.546%; route: 7.315, 69.258%; tC2Q: 0.232, 2.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>15.399</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s4/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s4/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s3/I0</td>
</tr>
<tr>
<td>16.691</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s3/F</td>
</tr>
<tr>
<td>17.467</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>u_v9958/IRAMADR_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>u_v9958/IRAMADR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 28.609%; route: 7.292, 69.190%; tC2Q: 0.232, 2.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>15.399</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s4/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s4/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s3/I0</td>
</tr>
<tr>
<td>16.691</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s3/F</td>
</tr>
<tr>
<td>17.467</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_v9958/IRAMADR_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_v9958/IRAMADR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 28.609%; route: 7.292, 69.190%; tC2Q: 0.232, 2.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>15.399</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s4/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s4/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s3/I0</td>
</tr>
<tr>
<td>16.691</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s3/F</td>
</tr>
<tr>
<td>17.458</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>u_v9958/IRAMADR_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>u_v9958/IRAMADR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 28.633%; route: 7.283, 69.164%; tC2Q: 0.232, 2.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_v9958/n1209_s6/I0</td>
</tr>
<tr>
<td>13.827</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1209_s6/F</td>
</tr>
<tr>
<td>15.399</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s4/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s4/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>u_v9958/IRAMADR_16_s3/I0</td>
</tr>
<tr>
<td>16.691</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/IRAMADR_16_s3/F</td>
</tr>
<tr>
<td>17.455</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_v9958/IRAMADR_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_v9958/IRAMADR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 28.641%; route: 7.280, 69.155%; tC2Q: 0.232, 2.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.417</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>u_v9958/n1208_s12/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R38C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1208_s12/F</td>
</tr>
<tr>
<td>16.016</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>u_v9958/n1152_s3/I3</td>
</tr>
<tr>
<td>16.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1152_s3/F</td>
</tr>
<tr>
<td>16.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_v9958/n1152_s2/I0</td>
</tr>
<tr>
<td>17.446</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1152_s2/F</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_v9958/IRAMADR_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_v9958/IRAMADR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.951, 28.058%; route: 7.335, 69.736%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>14.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I3</td>
</tr>
<tr>
<td>15.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.444</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 39.428%; route: 6.138, 58.366%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>14.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I3</td>
</tr>
<tr>
<td>15.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.441</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 39.438%; route: 6.135, 58.355%; tC2Q: 0.232, 2.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>14.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I3</td>
</tr>
<tr>
<td>15.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.441</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C15[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 39.438%; route: 6.135, 58.355%; tC2Q: 0.232, 2.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/RDXLOW_0_s0/Q</td>
</tr>
<tr>
<td>8.500</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s6/I2</td>
</tr>
<tr>
<td>9.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s6/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n296_s5/I0</td>
</tr>
<tr>
<td>9.158</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n296_s5/O</td>
</tr>
<tr>
<td>10.063</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s1/I0</td>
</tr>
<tr>
<td>10.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s1/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s0/I0</td>
</tr>
<tr>
<td>11.171</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s0/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/I0</td>
</tr>
<tr>
<td>12.121</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.156</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.597</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>14.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I3</td>
</tr>
<tr>
<td>15.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.441</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C15[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 39.438%; route: 6.135, 58.355%; tC2Q: 0.232, 2.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/VDPVRAMACCESSADDR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.417</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>u_v9958/n1208_s12/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R38C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1208_s12/F</td>
</tr>
<tr>
<td>16.023</td>
<td>2.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>u_v9958/n1214_s2/I3</td>
</tr>
<tr>
<td>16.578</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1214_s2/F</td>
</tr>
<tr>
<td>16.992</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>u_v9958/n1214_s1/I2</td>
</tr>
<tr>
<td>17.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n1214_s1/F</td>
</tr>
<tr>
<td>17.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPVRAMACCESSADDR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>u_v9958/VDPVRAMACCESSADDR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.860, 27.409%; route: 7.342, 70.367%; tC2Q: 0.232, 2.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R0_DISP_MODE_3_s0/Q</td>
</tr>
<tr>
<td>8.563</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n132_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n132_s1/F</td>
</tr>
<tr>
<td>10.670</td>
<td>1.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>u_v9958/n748_s12/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s12/F</td>
</tr>
<tr>
<td>12.482</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][B]</td>
<td>u_v9958/n748_s1/I2</td>
</tr>
<tr>
<td>12.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R34C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n748_s1/F</td>
</tr>
<tr>
<td>13.417</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>u_v9958/n1208_s12/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R38C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1208_s12/F</td>
</tr>
<tr>
<td>16.023</td>
<td>2.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>u_v9958/n1148_s4/I3</td>
</tr>
<tr>
<td>16.540</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n1148_s4/F</td>
</tr>
<tr>
<td>16.937</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>u_v9958/n1148_s2/I1</td>
</tr>
<tr>
<td>17.308</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1148_s2/F</td>
</tr>
<tr>
<td>17.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>u_v9958/IRAMADR_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>u_v9958/IRAMADR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.822, 27.186%; route: 7.326, 70.578%; tC2Q: 0.232, 2.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.658</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.288, 58.745%; tC2Q: 0.202, 41.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.737</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 64.513%; tC2Q: 0.202, 35.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q</td>
</tr>
<tr>
<td>6.765</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q</td>
</tr>
<tr>
<td>6.765</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td>u_debugger/ff_rom_address_10_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C26[1][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_10_s0/Q</td>
</tr>
<tr>
<td>6.653</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_4_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.375%; tC2Q: 0.202, 41.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>u_debugger/ff_rom_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R18C25[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_7_s0/Q</td>
</tr>
<tr>
<td>6.657</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_4_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.655%; tC2Q: 0.202, 41.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.795</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 67.773%; tC2Q: 0.202, 32.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPCC0FOUNDV_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPCC0FOUNDV_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>u_v9958/U_SPRITE/SPCC0FOUNDV_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPCC0FOUNDV_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>u_v9958/U_SPRITE/n1937_s4/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n1937_s4/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPCC0FOUNDV_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>u_v9958/U_SPRITE/SPCC0FOUNDV_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>u_v9958/U_SPRITE/SPCC0FOUNDV_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/n1078_s7/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/n1078_s7/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/n1076_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/n1076_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FF_BLINK_CLK_CNT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/n440_s7/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/n440_s7/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>u_v9958/U_VDP_TEXT12/n787_s4/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n787_s4/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_CLK_CNT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/n1533_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/n1533_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_v9958/n1533_s1/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R38C39[0][A]</td>
<td style=" font-weight:bold;">u_v9958/n1533_s1/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_v9958/n1531_s5/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1531_s5/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td style=" font-weight:bold;">u_v9958/n1533_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_v9958/n1533_s1/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_v9958/n1533_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/PREWINDOW_X_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/PREWINDOW_X_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_v9958/PREWINDOW_X_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/PREWINDOW_X_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_v9958/n528_s14/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n528_s14/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/PREWINDOW_X_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_v9958/PREWINDOW_X_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_v9958/PREWINDOW_X_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_sdram/ff_main_timer_3_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_3_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_sdram/n282_s1/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n282_s1/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1462</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_sdram/ff_main_timer_3_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_sdram/ff_main_timer_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_prev_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_prev_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_prev_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/VDPCMDVRAMREADINGR_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/VDPCMDVRAMREADINGR_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/VDPCMDVRAMREADINGR_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_REGISTER/REG_R25_SP2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_REGISTER/REG_R25_SP2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_REGISTER/REG_R25_SP2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1462</td>
<td>O_sdram_clk_d</td>
<td>0.565</td>
<td>2.442</td>
</tr>
<tr>
<td>1008</td>
<td>n207_5</td>
<td>8.312</td>
<td>2.241</td>
</tr>
<tr>
<td>176</td>
<td>ENABLE</td>
<td>3.570</td>
<td>2.074</td>
</tr>
<tr>
<td>67</td>
<td>DOTSTATE[1]</td>
<td>3.258</td>
<td>2.006</td>
</tr>
<tr>
<td>66</td>
<td>V_CNT[1]</td>
<td>5.052</td>
<td>2.505</td>
</tr>
<tr>
<td>59</td>
<td>EIGHTDOTSTATE[1]</td>
<td>3.833</td>
<td>1.991</td>
</tr>
<tr>
<td>57</td>
<td>PREDOTCOUNTER_YP[0]</td>
<td>4.595</td>
<td>1.386</td>
</tr>
<tr>
<td>55</td>
<td>n36_9</td>
<td>5.124</td>
<td>2.053</td>
</tr>
<tr>
<td>54</td>
<td>EIGHTDOTSTATE[0]</td>
<td>3.441</td>
<td>2.483</td>
</tr>
<tr>
<td>51</td>
<td>REG_R0_DISP_MODE[1]</td>
<td>0.629</td>
<td>2.792</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C38</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R31C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R18C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C29</td>
<td>84.72%</td>
</tr>
<tr>
<td>R34C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R34C31</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C39</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
