/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdmi.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 3/10/08 8:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Mar 10 16:45:02 2008
 *                 MD5 Checksum         cf66689754e95804a8fa320d4ee9eb18
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_hdmi.h $
 * 
 * Hydra_Software_Devel/2   3/10/08 8:24p pntruong
 * PR38572:  Synced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_H__
#define BCHP_HDMI_H__

/***************************************************************************
 *HDMI - HDMI Tx Control Registers
 ***************************************************************************/
#define BCHP_HDMI_CORE_REV                       0x001a0000 /* HDMI Core Revision Number */
#define BCHP_HDMI_SW_RESET_CNTRL                 0x001a0004 /* SW_RESET_CNTRL    Register */
#define BCHP_HDMI_HOTPLUG_INT                    0x001a0008 /* Hotplug Interrupt Register */
#define BCHP_HDMI_HOTPLUG                        0x001a000c /* Hotplug Status Register */
#define BCHP_HDMI_BKSV0                          0x001a0010 /* HDCP BKSV (Lower Order Bits) Register */
#define BCHP_HDMI_BKSV1                          0x001a0014 /* HDCP BKSV (Higher Order Bits) and Repeater Control Register */
#define BCHP_HDMI_AN0                            0x001a0018 /* HDCP Random Number AN (Lower Order Bits) Register */
#define BCHP_HDMI_AN1                            0x001a001c /* HDCP Random Number AN (Higher Order Bits) Register */
#define BCHP_HDMI_AN_INFLUENCE_1                 0x001a0020 /* AN_INFLUENCE_1 Register */
#define BCHP_HDMI_AN_INFLUENCE_2                 0x001a0024 /* AN_INFLUENCE_2 Register */
#define BCHP_HDMI_TST_AN0                        0x001a0028 /* HDCP Test AN0 Register */
#define BCHP_HDMI_TST_AN1                        0x001a002c /* HDCP Test AN1 Register */
#define BCHP_HDMI_KSV_FIFO_0                     0x001a0030 /* HDCP KSV FIFO (Lower Order Bits) */
#define BCHP_HDMI_KSV_FIFO_1                     0x001a0034 /* HDCP KSV FIFO (Higher Order Bits) */
#define BCHP_HDMI_V                              0x001a0038 /* HDCP Validation Value register */
#define BCHP_HDMI_HDCP_KEY_1                     0x001a003c /* HDCP Key Register (Lower Order Bits) */
#define BCHP_HDMI_HDCP_KEY_2                     0x001a0040 /* HDCP Key Register (Higher Order Bits) */
#define BCHP_HDMI_HDCP_CTL                       0x001a0044 /* HDCP Control register */
#define BCHP_HDMI_CP_STATUS                      0x001a0048 /* HDCP Status Register */
#define BCHP_HDMI_CP_INTEGRITY                   0x001a004c /* HDCP Integrity Register */
#define BCHP_HDMI_CP_INTEGRITY_CFG               0x001a0050 /* HDCP Integration Config Register */
#define BCHP_HDMI_CP_CONFIG                      0x001a0054 /* HDCP Configuration Register */
#define BCHP_HDMI_CP_TST                         0x001a0058 /* HDCP Test Control Register */
#define BCHP_HDMI_FIFO_CTL                       0x001a005c /* HDMI FIFO Control Register */
#define BCHP_HDMI_READ_POINTERS                  0x001a0060 /* HDMI Read Pointers Register */
#define BCHP_HDMI_ENCODER_CTL                    0x001a0070 /* TMDS Encoder Control Register */
#define BCHP_HDMI_PERT_CONFIG                    0x001a0074 /* PERT Configuration Register */
#define BCHP_HDMI_PERT_LFSR_PRELOAD              0x001a0078 /* PERT LFSR Preload Register */
#define BCHP_HDMI_PERT_LFSR_FEEDBACK_MASK        0x001a007c /* PERT LFSR Feedback Mask Register */
#define BCHP_HDMI_PERT_INSERT_ERR                0x001a0080 /* PERT Error Insertion Register */
#define BCHP_HDMI_PERT_INSERT_ERR_SEPARATION     0x001a0084 /* PERT Insert Error Separation Register */
#define BCHP_HDMI_PERT_TEST_LENGTH               0x001a0088 /* PERT Test Length Register */
#define BCHP_HDMI_PERT_DATA                      0x001a008c /* PERT DATA Register */
#define BCHP_HDMI_MAI_CHANNEL_MAP                0x001a0090 /* HDMI MAI Channel Map Register */
#define BCHP_HDMI_MAI_CONFIG                     0x001a0094 /* HDMI MAI Configuration Register */
#define BCHP_HDMI_MAI_FORMAT                     0x001a0098 /* Received HDMI MAI format word */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG            0x001a009c /* Audio Packet Configuration Register */
#define BCHP_HDMI_RAM_PACKET_CONFIG              0x001a00a0 /* RAM Packet Configuration Register */
#define BCHP_HDMI_RAM_PACKET_STATUS              0x001a00a4 /* RAM Packet Status Register */
#define BCHP_HDMI_CRP_CFG                        0x001a00a8 /* HDMI_CRP_CFG Register */
#define BCHP_HDMI_CTS_0                          0x001a00ac /* HDMI CTS_0 Register */
#define BCHP_HDMI_CTS_1                          0x001a00b0 /* HDMI CTS_1 Register */
#define BCHP_HDMI_CTS_PERIOD_0                   0x001a00b4 /* HDMI CTS_PERIOD_0 Register */
#define BCHP_HDMI_CTS_PERIOD_1                   0x001a00b8 /* HDMI CTS_PERIOD_1 Register */
#define BCHP_HDMI_BCH_CONFIGURATION              0x001a00bc /* ECC_0_FB_0 Register */
#define BCHP_HDMI_SCHEDULER_CONTROL              0x001a00c0 /* HDMI Scheduler Control Register */
#define BCHP_HDMI_HORZA                          0x001a00c4 /* HDMI Scheduler Horizontal Control */
#define BCHP_HDMI_HORZB                          0x001a00c8 /* HDMI Scheduler Horizontal Control */
#define BCHP_HDMI_VERTA0                         0x001a00cc /* HDMI Scheduler Vertical Field 0 Control */
#define BCHP_HDMI_VERTB0                         0x001a00d0 /* HDMI Scheduler Vertical Field 0 Control */
#define BCHP_HDMI_VERTA1                         0x001a00d4 /* HDMI Scheduler Vertical Field 1 Control */
#define BCHP_HDMI_VERTB1                         0x001a00d8 /* HDMI Scheduler Vertical Field 1 Control */
#define BCHP_HDMI_TEST                           0x001a00dc /* HDMI Scheduler Test Register */
#define BCHP_HDMI_MBIST_TM                       0x001a00e0 /* MBIST TM register */
#define BCHP_HDMI_MISC_CONTROL                   0x001a00e4 /* DVO and Pixel Repeat Control Register */
#define BCHP_HDMI_CEC_CNTRL_1                    0x001a00e8 /* CEC Control Register 1 */
#define BCHP_HDMI_CEC_CNTRL_2                    0x001a00ec /* CEC Control Register 2 */
#define BCHP_HDMI_CEC_CNTRL_3                    0x001a00f0 /* CEC Control Register 3 */
#define BCHP_HDMI_CEC_CNTRL_4                    0x001a00f4 /* CEC Control Register 4 */
#define BCHP_HDMI_CEC_CNTRL_5                    0x001a00f8 /* CEC Control Register 5 */
#define BCHP_HDMI_CEC_TX_DATA_1                  0x001a00fc /* CEC Data Transmit Register 1 */
#define BCHP_HDMI_CEC_TX_DATA_2                  0x001a0100 /* CEC Data Transmit Register 2 */
#define BCHP_HDMI_CEC_TX_DATA_3                  0x001a0104 /* CEC Data Transmit Register 3 */
#define BCHP_HDMI_CEC_TX_DATA_4                  0x001a0108 /* CEC Data Transmit Register 4 */
#define BCHP_HDMI_CEC_RX_DATA_1                  0x001a010c /* CEC Data Receive Register 1 */
#define BCHP_HDMI_CEC_RX_DATA_2                  0x001a0110 /* CEC Data Receive Register 2 */
#define BCHP_HDMI_CEC_RX_DATA_3                  0x001a0114 /* CEC Data Receive Register 3 */
#define BCHP_HDMI_CEC_RX_DATA_4                  0x001a0118 /* CEC Data Receive Register 4 */
#define BCHP_HDMI_PACKET_FIFO_CTL                0x001a011c /* Packet FIFO Control Register */
#define BCHP_HDMI_PACKET_FIFO_CFG                0x001a0120 /* Packet FIFO Configuration Register */
#define BCHP_HDMI_PACKET_FIFO_STATUS             0x001a0124 /* Packet FIFO Status Register */
#define BCHP_HDMI_DVO_TIMING_ADJUST_A            0x001a0128 /* DVO Timing Adjust Register A */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B            0x001a012c /* DVO Timing Adjust Register B */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C            0x001a0130 /* DVO Timing Adjust Register C */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D            0x001a0134 /* DVO Timing Adjust Register D */
#define BCHP_HDMI_DETECTED_HORZA                 0x001a0138 /* HDMI Detected Horizontal Control */
#define BCHP_HDMI_DETECTED_HORZB                 0x001a013c /* HDMI Detected Horizontal Control */
#define BCHP_HDMI_DETECTED_VERTA0                0x001a0140 /* HDMI Detected Vertical Field 0 Control */
#define BCHP_HDMI_DETECTED_VERTB0                0x001a0144 /* HDMI Detected Vertical Field 0 Control */
#define BCHP_HDMI_DETECTED_VERTA1                0x001a0148 /* HDMI Detected Vertical Field 1 Control */
#define BCHP_HDMI_DETECTED_VERTB1                0x001a014c /* HDMI Detected Vertical Field 1 Control */
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1            0x001a0150 /* HDMI 1.3 Audio Features configuration */
#define BCHP_HDMI_HDMI_13_AUDIO_STATUS_1         0x001a0154 /* HDMI 1.3 Audio Features configuration */
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER   0x001a0158 /* HDMI HBR Audio Packet Header */
#define BCHP_HDMI_HDMI_POSTING_MASTER            0x001a015c /* HDMI Posting Master count control */

/***************************************************************************
 *CORE_REV - HDMI Core Revision Number
 ***************************************************************************/
/* HDMI :: CORE_REV :: reserved0 [31:16] */
#define BCHP_HDMI_CORE_REV_reserved0_MASK                          0xffff0000
#define BCHP_HDMI_CORE_REV_reserved0_SHIFT                         16

/* HDMI :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_HDMI_CORE_REV_MAJOR_REV_NUMBER_MASK                   0x0000ff00
#define BCHP_HDMI_CORE_REV_MAJOR_REV_NUMBER_SHIFT                  8

/* HDMI :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_HDMI_CORE_REV_MINOR_REV_NUMBER_MASK                   0x000000ff
#define BCHP_HDMI_CORE_REV_MINOR_REV_NUMBER_SHIFT                  0

/***************************************************************************
 *SW_RESET_CNTRL - SW_RESET_CNTRL    Register
 ***************************************************************************/
/* HDMI :: SW_RESET_CNTRL :: reserved0 [31:02] */
#define BCHP_HDMI_SW_RESET_CNTRL_reserved0_MASK                    0xfffffffc
#define BCHP_HDMI_SW_RESET_CNTRL_reserved0_SHIFT                   2

/* HDMI :: SW_RESET_CNTRL :: SW_RESET_FORMAT_DETECT [01:01] */
#define BCHP_HDMI_SW_RESET_CNTRL_SW_RESET_FORMAT_DETECT_MASK       0x00000002
#define BCHP_HDMI_SW_RESET_CNTRL_SW_RESET_FORMAT_DETECT_SHIFT      1

/* HDMI :: SW_RESET_CNTRL :: SW_RESET_HDMI [00:00] */
#define BCHP_HDMI_SW_RESET_CNTRL_SW_RESET_HDMI_MASK                0x00000001
#define BCHP_HDMI_SW_RESET_CNTRL_SW_RESET_HDMI_SHIFT               0

/***************************************************************************
 *HOTPLUG_INT - Hotplug Interrupt Register
 ***************************************************************************/
/* HDMI :: HOTPLUG_INT :: reserved0 [31:03] */
#define BCHP_HDMI_HOTPLUG_INT_reserved0_MASK                       0xfffffff8
#define BCHP_HDMI_HOTPLUG_INT_reserved0_SHIFT                      3

/* HDMI :: HOTPLUG_INT :: INT_CFG [02:01] */
#define BCHP_HDMI_HOTPLUG_INT_INT_CFG_MASK                         0x00000006
#define BCHP_HDMI_HOTPLUG_INT_INT_CFG_SHIFT                        1

/* HDMI :: HOTPLUG_INT :: MI [00:00] */
#define BCHP_HDMI_HOTPLUG_INT_MI_MASK                              0x00000001
#define BCHP_HDMI_HOTPLUG_INT_MI_SHIFT                             0

/***************************************************************************
 *HOTPLUG - Hotplug Status Register
 ***************************************************************************/
/* HDMI :: HOTPLUG :: reserved0 [31:01] */
#define BCHP_HDMI_HOTPLUG_reserved0_MASK                           0xfffffffe
#define BCHP_HDMI_HOTPLUG_reserved0_SHIFT                          1

/* HDMI :: HOTPLUG :: HOTPLUG_STATE [00:00] */
#define BCHP_HDMI_HOTPLUG_HOTPLUG_STATE_MASK                       0x00000001
#define BCHP_HDMI_HOTPLUG_HOTPLUG_STATE_SHIFT                      0

/***************************************************************************
 *BKSV0 - HDCP BKSV (Lower Order Bits) Register
 ***************************************************************************/
/* HDMI :: BKSV0 :: I_BKSV_31_0 [31:00] */
#define BCHP_HDMI_BKSV0_I_BKSV_31_0_MASK                           0xffffffff
#define BCHP_HDMI_BKSV0_I_BKSV_31_0_SHIFT                          0

/***************************************************************************
 *BKSV1 - HDCP BKSV (Higher Order Bits) and Repeater Control Register
 ***************************************************************************/
/* HDMI :: BKSV1 :: I_BSTATUS_15_0 [31:16] */
#define BCHP_HDMI_BKSV1_I_BSTATUS_15_0_MASK                        0xffff0000
#define BCHP_HDMI_BKSV1_I_BSTATUS_15_0_SHIFT                       16

/* HDMI :: BKSV1 :: BCAPS_7_0 [15:08] */
#define BCHP_HDMI_BKSV1_BCAPS_7_0_MASK                             0x0000ff00
#define BCHP_HDMI_BKSV1_BCAPS_7_0_SHIFT                            8

/* HDMI :: BKSV1 :: I_BKSV_39_32 [07:00] */
#define BCHP_HDMI_BKSV1_I_BKSV_39_32_MASK                          0x000000ff
#define BCHP_HDMI_BKSV1_I_BKSV_39_32_SHIFT                         0

/***************************************************************************
 *AN0 - HDCP Random Number AN (Lower Order Bits) Register
 ***************************************************************************/
/* HDMI :: AN0 :: O_AN_31_0 [31:00] */
#define BCHP_HDMI_AN0_O_AN_31_0_MASK                               0xffffffff
#define BCHP_HDMI_AN0_O_AN_31_0_SHIFT                              0

/***************************************************************************
 *AN1 - HDCP Random Number AN (Higher Order Bits) Register
 ***************************************************************************/
/* HDMI :: AN1 :: O_AN_63_32 [31:00] */
#define BCHP_HDMI_AN1_O_AN_63_32_MASK                              0xffffffff
#define BCHP_HDMI_AN1_O_AN_63_32_SHIFT                             0

/***************************************************************************
 *AN_INFLUENCE_1 - AN_INFLUENCE_1 Register
 ***************************************************************************/
/* HDMI :: AN_INFLUENCE_1 :: AN_INFLUENCE_1 [31:00] */
#define BCHP_HDMI_AN_INFLUENCE_1_AN_INFLUENCE_1_MASK               0xffffffff
#define BCHP_HDMI_AN_INFLUENCE_1_AN_INFLUENCE_1_SHIFT              0

/***************************************************************************
 *AN_INFLUENCE_2 - AN_INFLUENCE_2 Register
 ***************************************************************************/
/* HDMI :: AN_INFLUENCE_2 :: AN_INFLUENCE_2 [31:00] */
#define BCHP_HDMI_AN_INFLUENCE_2_AN_INFLUENCE_2_MASK               0xffffffff
#define BCHP_HDMI_AN_INFLUENCE_2_AN_INFLUENCE_2_SHIFT              0

/***************************************************************************
 *TST_AN0 - HDCP Test AN0 Register
 ***************************************************************************/
/* HDMI :: TST_AN0 :: I_TST_EXTERNAL_AN_31_0 [31:00] */
#define BCHP_HDMI_TST_AN0_I_TST_EXTERNAL_AN_31_0_MASK              0xffffffff
#define BCHP_HDMI_TST_AN0_I_TST_EXTERNAL_AN_31_0_SHIFT             0

/***************************************************************************
 *TST_AN1 - HDCP Test AN1 Register
 ***************************************************************************/
/* HDMI :: TST_AN1 :: I_TST_EXTERNAL_AN_63_32 [31:00] */
#define BCHP_HDMI_TST_AN1_I_TST_EXTERNAL_AN_63_32_MASK             0xffffffff
#define BCHP_HDMI_TST_AN1_I_TST_EXTERNAL_AN_63_32_SHIFT            0

/***************************************************************************
 *KSV_FIFO_0 - HDCP KSV FIFO (Lower Order Bits)
 ***************************************************************************/
/* HDMI :: KSV_FIFO_0 :: I_KSV_FIFO_DATA_31_0 [31:00] */
#define BCHP_HDMI_KSV_FIFO_0_I_KSV_FIFO_DATA_31_0_MASK             0xffffffff
#define BCHP_HDMI_KSV_FIFO_0_I_KSV_FIFO_DATA_31_0_SHIFT            0

/***************************************************************************
 *KSV_FIFO_1 - HDCP KSV FIFO (Higher Order Bits)
 ***************************************************************************/
/* HDMI :: KSV_FIFO_1 :: reserved0 [31:08] */
#define BCHP_HDMI_KSV_FIFO_1_reserved0_MASK                        0xffffff00
#define BCHP_HDMI_KSV_FIFO_1_reserved0_SHIFT                       8

/* HDMI :: KSV_FIFO_1 :: I_KSV_FIFO_DATA_39_32 [07:00] */
#define BCHP_HDMI_KSV_FIFO_1_I_KSV_FIFO_DATA_39_32_MASK            0x000000ff
#define BCHP_HDMI_KSV_FIFO_1_I_KSV_FIFO_DATA_39_32_SHIFT           0

/***************************************************************************
 *V - HDCP Validation Value register
 ***************************************************************************/
/* HDMI :: V :: I_V_WORD_31_0 [31:00] */
#define BCHP_HDMI_V_I_V_WORD_31_0_MASK                             0xffffffff
#define BCHP_HDMI_V_I_V_WORD_31_0_SHIFT                            0

/***************************************************************************
 *HDCP_KEY_1 - HDCP Key Register (Lower Order Bits)
 ***************************************************************************/
/* HDMI :: HDCP_KEY_1 :: I_KEY_23_0 [31:08] */
#define BCHP_HDMI_HDCP_KEY_1_I_KEY_23_0_MASK                       0xffffff00
#define BCHP_HDMI_HDCP_KEY_1_I_KEY_23_0_SHIFT                      8

/* HDMI :: HDCP_KEY_1 :: reserved0 [07:06] */
#define BCHP_HDMI_HDCP_KEY_1_reserved0_MASK                        0x000000c0
#define BCHP_HDMI_HDCP_KEY_1_reserved0_SHIFT                       6

/* HDMI :: HDCP_KEY_1 :: I_KEY_NUM_5_0 [05:00] */
#define BCHP_HDMI_HDCP_KEY_1_I_KEY_NUM_5_0_MASK                    0x0000003f
#define BCHP_HDMI_HDCP_KEY_1_I_KEY_NUM_5_0_SHIFT                   0

/***************************************************************************
 *HDCP_KEY_2 - HDCP Key Register (Higher Order Bits)
 ***************************************************************************/
/* HDMI :: HDCP_KEY_2 :: I_KEY_55_24 [31:00] */
#define BCHP_HDMI_HDCP_KEY_2_I_KEY_55_24_MASK                      0xffffffff
#define BCHP_HDMI_HDCP_KEY_2_I_KEY_55_24_SHIFT                     0

/***************************************************************************
 *HDCP_CTL - HDCP Control register
 ***************************************************************************/
/* HDMI :: HDCP_CTL :: reserved0 [31:17] */
#define BCHP_HDMI_HDCP_CTL_reserved0_MASK                          0xfffe0000
#define BCHP_HDMI_HDCP_CTL_reserved0_SHIFT                         17

/* HDMI :: HDCP_CTL :: I_RESET_KU [16:16] */
#define BCHP_HDMI_HDCP_CTL_I_RESET_KU_MASK                         0x00010000
#define BCHP_HDMI_HDCP_CTL_I_RESET_KU_SHIFT                        16

/* HDMI :: HDCP_CTL :: reserved1 [15:10] */
#define BCHP_HDMI_HDCP_CTL_reserved1_MASK                          0x0000fc00
#define BCHP_HDMI_HDCP_CTL_reserved1_SHIFT                         10

/* HDMI :: HDCP_CTL :: I_FORCE_VCALC [09:09] */
#define BCHP_HDMI_HDCP_CTL_I_FORCE_VCALC_MASK                      0x00000200
#define BCHP_HDMI_HDCP_CTL_I_FORCE_VCALC_SHIFT                     9

/* HDMI :: HDCP_CTL :: I_INIT_REPEATER [08:08] */
#define BCHP_HDMI_HDCP_CTL_I_INIT_REPEATER_MASK                    0x00000100
#define BCHP_HDMI_HDCP_CTL_I_INIT_REPEATER_SHIFT                   8

/* HDMI :: HDCP_CTL :: reserved2 [07:04] */
#define BCHP_HDMI_HDCP_CTL_reserved2_MASK                          0x000000f0
#define BCHP_HDMI_HDCP_CTL_reserved2_SHIFT                         4

/* HDMI :: HDCP_CTL :: I_FORCE_CORE_UNAUTHENTICATED [03:03] */
#define BCHP_HDMI_HDCP_CTL_I_FORCE_CORE_UNAUTHENTICATED_MASK       0x00000008
#define BCHP_HDMI_HDCP_CTL_I_FORCE_CORE_UNAUTHENTICATED_SHIFT      3

/* HDMI :: HDCP_CTL :: I_SET_RDB_AUTHENTICATED [02:02] */
#define BCHP_HDMI_HDCP_CTL_I_SET_RDB_AUTHENTICATED_MASK            0x00000004
#define BCHP_HDMI_HDCP_CTL_I_SET_RDB_AUTHENTICATED_SHIFT           2

/* HDMI :: HDCP_CTL :: I_CLEAR_RDB_AUTHENTICATED [01:01] */
#define BCHP_HDMI_HDCP_CTL_I_CLEAR_RDB_AUTHENTICATED_MASK          0x00000002
#define BCHP_HDMI_HDCP_CTL_I_CLEAR_RDB_AUTHENTICATED_SHIFT         1

/* HDMI :: HDCP_CTL :: I_AUTH_REQUEST [00:00] */
#define BCHP_HDMI_HDCP_CTL_I_AUTH_REQUEST_MASK                     0x00000001
#define BCHP_HDMI_HDCP_CTL_I_AUTH_REQUEST_SHIFT                    0

/***************************************************************************
 *CP_STATUS - HDCP Status Register
 ***************************************************************************/
/* HDMI :: CP_STATUS :: HDCP_READY [31:31] */
#define BCHP_HDMI_CP_STATUS_HDCP_READY_MASK                        0x80000000
#define BCHP_HDMI_CP_STATUS_HDCP_READY_SHIFT                       31

/* HDMI :: CP_STATUS :: reserved0 [30:10] */
#define BCHP_HDMI_CP_STATUS_reserved0_MASK                         0x7ffffc00
#define BCHP_HDMI_CP_STATUS_reserved0_SHIFT                        10

/* HDMI :: CP_STATUS :: O_V_MATCH [09:09] */
#define BCHP_HDMI_CP_STATUS_O_V_MATCH_MASK                         0x00000200
#define BCHP_HDMI_CP_STATUS_O_V_MATCH_SHIFT                        9

/* HDMI :: CP_STATUS :: O_REPEATER_IS_BUSY [08:08] */
#define BCHP_HDMI_CP_STATUS_O_REPEATER_IS_BUSY_MASK                0x00000100
#define BCHP_HDMI_CP_STATUS_O_REPEATER_IS_BUSY_SHIFT               8

/* HDMI :: CP_STATUS :: reserved1 [07:05] */
#define BCHP_HDMI_CP_STATUS_reserved1_MASK                         0x000000e0
#define BCHP_HDMI_CP_STATUS_reserved1_SHIFT                        5

/* HDMI :: CP_STATUS :: AUTHENTICATED_OK [04:04] */
#define BCHP_HDMI_CP_STATUS_AUTHENTICATED_OK_MASK                  0x00000010
#define BCHP_HDMI_CP_STATUS_AUTHENTICATED_OK_SHIFT                 4

/* HDMI :: CP_STATUS :: CORE_AUTHENTICATED [03:03] */
#define BCHP_HDMI_CP_STATUS_CORE_AUTHENTICATED_MASK                0x00000008
#define BCHP_HDMI_CP_STATUS_CORE_AUTHENTICATED_SHIFT               3

/* HDMI :: CP_STATUS :: RDB_AUTHENTICATED [02:02] */
#define BCHP_HDMI_CP_STATUS_RDB_AUTHENTICATED_MASK                 0x00000004
#define BCHP_HDMI_CP_STATUS_RDB_AUTHENTICATED_SHIFT                2

/* HDMI :: CP_STATUS :: O_BKSV_VALID [01:01] */
#define BCHP_HDMI_CP_STATUS_O_BKSV_VALID_MASK                      0x00000002
#define BCHP_HDMI_CP_STATUS_O_BKSV_VALID_SHIFT                     1

/* HDMI :: CP_STATUS :: O_AN_READY [00:00] */
#define BCHP_HDMI_CP_STATUS_O_AN_READY_MASK                        0x00000001
#define BCHP_HDMI_CP_STATUS_O_AN_READY_SHIFT                       0

/***************************************************************************
 *CP_INTEGRITY - HDCP Integrity Register
 ***************************************************************************/
/* HDMI :: CP_INTEGRITY :: O_RI_15_0 [31:16] */
#define BCHP_HDMI_CP_INTEGRITY_O_RI_15_0_MASK                      0xffff0000
#define BCHP_HDMI_CP_INTEGRITY_O_RI_15_0_SHIFT                     16

/* HDMI :: CP_INTEGRITY :: O_PJ_7_0 [15:08] */
#define BCHP_HDMI_CP_INTEGRITY_O_PJ_7_0_MASK                       0x0000ff00
#define BCHP_HDMI_CP_INTEGRITY_O_PJ_7_0_SHIFT                      8

/* HDMI :: CP_INTEGRITY :: reserved0 [07:02] */
#define BCHP_HDMI_CP_INTEGRITY_reserved0_MASK                      0x000000fc
#define BCHP_HDMI_CP_INTEGRITY_reserved0_SHIFT                     2

/* HDMI :: CP_INTEGRITY :: O_RI_INTERRUPT [01:01] */
#define BCHP_HDMI_CP_INTEGRITY_O_RI_INTERRUPT_MASK                 0x00000002
#define BCHP_HDMI_CP_INTEGRITY_O_RI_INTERRUPT_SHIFT                1

/* HDMI :: CP_INTEGRITY :: O_PJ_INTERRUPT [00:00] */
#define BCHP_HDMI_CP_INTEGRITY_O_PJ_INTERRUPT_MASK                 0x00000001
#define BCHP_HDMI_CP_INTEGRITY_O_PJ_INTERRUPT_SHIFT                0

/***************************************************************************
 *CP_INTEGRITY_CFG - HDCP Integration Config Register
 ***************************************************************************/
/* HDMI :: CP_INTEGRITY_CFG :: reserved0 [31:17] */
#define BCHP_HDMI_CP_INTEGRITY_CFG_reserved0_MASK                  0xfffe0000
#define BCHP_HDMI_CP_INTEGRITY_CFG_reserved0_SHIFT                 17

/* HDMI :: CP_INTEGRITY_CFG :: I_ALWAYS_REKEY_ON_VSYNC [16:16] */
#define BCHP_HDMI_CP_INTEGRITY_CFG_I_ALWAYS_REKEY_ON_VSYNC_MASK    0x00010000
#define BCHP_HDMI_CP_INTEGRITY_CFG_I_ALWAYS_REKEY_ON_VSYNC_SHIFT   16

/* HDMI :: CP_INTEGRITY_CFG :: J_RATE_7_0 [15:08] */
#define BCHP_HDMI_CP_INTEGRITY_CFG_J_RATE_7_0_MASK                 0x0000ff00
#define BCHP_HDMI_CP_INTEGRITY_CFG_J_RATE_7_0_SHIFT                8

/* HDMI :: CP_INTEGRITY_CFG :: I_RATE_7_0 [07:00] */
#define BCHP_HDMI_CP_INTEGRITY_CFG_I_RATE_7_0_MASK                 0x000000ff
#define BCHP_HDMI_CP_INTEGRITY_CFG_I_RATE_7_0_SHIFT                0

/***************************************************************************
 *CP_CONFIG - HDCP Configuration Register
 ***************************************************************************/
/* HDMI :: CP_CONFIG :: reserved0 [31:31] */
#define BCHP_HDMI_CP_CONFIG_reserved0_MASK                         0x80000000
#define BCHP_HDMI_CP_CONFIG_reserved0_SHIFT                        31

/* HDMI :: CP_CONFIG :: RANDOM_BIT_SAMPLE_PERIOD_9_0 [30:21] */
#define BCHP_HDMI_CP_CONFIG_RANDOM_BIT_SAMPLE_PERIOD_9_0_MASK      0x7fe00000
#define BCHP_HDMI_CP_CONFIG_RANDOM_BIT_SAMPLE_PERIOD_9_0_SHIFT     21

/* HDMI :: CP_CONFIG :: AN_INFLUENCE_MODE [20:20] */
#define BCHP_HDMI_CP_CONFIG_AN_INFLUENCE_MODE_MASK                 0x00100000
#define BCHP_HDMI_CP_CONFIG_AN_INFLUENCE_MODE_SHIFT                20

/* HDMI :: CP_CONFIG :: I_ENABLE_KU_COMPUTATION [19:19] */
#define BCHP_HDMI_CP_CONFIG_I_ENABLE_KU_COMPUTATION_MASK           0x00080000
#define BCHP_HDMI_CP_CONFIG_I_ENABLE_KU_COMPUTATION_SHIFT          19

/* HDMI :: CP_CONFIG :: I_WIN_OF_OPP_THRESHOLD_4_0 [18:14] */
#define BCHP_HDMI_CP_CONFIG_I_WIN_OF_OPP_THRESHOLD_4_0_MASK        0x0007c000
#define BCHP_HDMI_CP_CONFIG_I_WIN_OF_OPP_THRESHOLD_4_0_SHIFT       14

/* HDMI :: CP_CONFIG :: I_FILTER_GENERAL_CONTROL_PACKET_EN [13:13] */
#define BCHP_HDMI_CP_CONFIG_I_FILTER_GENERAL_CONTROL_PACKET_EN_MASK 0x00002000
#define BCHP_HDMI_CP_CONFIG_I_FILTER_GENERAL_CONTROL_PACKET_EN_SHIFT 13

/* HDMI :: CP_CONFIG :: I_FILTER_CTL_3_EN [12:12] */
#define BCHP_HDMI_CP_CONFIG_I_FILTER_CTL_3_EN_MASK                 0x00001000
#define BCHP_HDMI_CP_CONFIG_I_FILTER_CTL_3_EN_SHIFT                12

/* HDMI :: CP_CONFIG :: I_MUX_VSYNC [11:11] */
#define BCHP_HDMI_CP_CONFIG_I_MUX_VSYNC_MASK                       0x00000800
#define BCHP_HDMI_CP_CONFIG_I_MUX_VSYNC_SHIFT                      11

/* HDMI :: CP_CONFIG :: I_ENABLE_RDB_KEY_LOAD [10:10] */
#define BCHP_HDMI_CP_CONFIG_I_ENABLE_RDB_KEY_LOAD_MASK             0x00000400
#define BCHP_HDMI_CP_CONFIG_I_ENABLE_RDB_KEY_LOAD_SHIFT            10

/* HDMI :: CP_CONFIG :: I_KEY_BASE_ADDRESS_9_0 [09:00] */
#define BCHP_HDMI_CP_CONFIG_I_KEY_BASE_ADDRESS_9_0_MASK            0x000003ff
#define BCHP_HDMI_CP_CONFIG_I_KEY_BASE_ADDRESS_9_0_SHIFT           0

/***************************************************************************
 *CP_TST - HDCP Test Control Register
 ***************************************************************************/
/* HDMI :: CP_TST :: reserved0 [31:22] */
#define BCHP_HDMI_CP_TST_reserved0_MASK                            0xffc00000
#define BCHP_HDMI_CP_TST_reserved0_SHIFT                           22

/* HDMI :: CP_TST :: I_TST_ENABLE_O_RANDOM_BIT [21:21] */
#define BCHP_HDMI_CP_TST_I_TST_ENABLE_O_RANDOM_BIT_MASK            0x00200000
#define BCHP_HDMI_CP_TST_I_TST_ENABLE_O_RANDOM_BIT_SHIFT           21

/* HDMI :: CP_TST :: reserved1 [20:09] */
#define BCHP_HDMI_CP_TST_reserved1_MASK                            0x001ffe00
#define BCHP_HDMI_CP_TST_reserved1_SHIFT                           9

/* HDMI :: CP_TST :: I_TST_FORCE_KEY_VALID [08:08] */
#define BCHP_HDMI_CP_TST_I_TST_FORCE_KEY_VALID_MASK                0x00000100
#define BCHP_HDMI_CP_TST_I_TST_FORCE_KEY_VALID_SHIFT               8

/* HDMI :: CP_TST :: I_TST_EXTERNAL_AN_ENABLE [07:07] */
#define BCHP_HDMI_CP_TST_I_TST_EXTERNAL_AN_ENABLE_MASK             0x00000080
#define BCHP_HDMI_CP_TST_I_TST_EXTERNAL_AN_ENABLE_SHIFT            7

/* HDMI :: CP_TST :: I_TST_MODE_AN_ENABLE [06:06] */
#define BCHP_HDMI_CP_TST_I_TST_MODE_AN_ENABLE_MASK                 0x00000040
#define BCHP_HDMI_CP_TST_I_TST_MODE_AN_ENABLE_SHIFT                6

/* HDMI :: CP_TST :: I_TST_AN_SEL_1_0 [05:04] */
#define BCHP_HDMI_CP_TST_I_TST_AN_SEL_1_0_MASK                     0x00000030
#define BCHP_HDMI_CP_TST_I_TST_AN_SEL_1_0_SHIFT                    4

/* HDMI :: CP_TST :: I_TST_FORCE_VIDEO_ALL_ONES [03:03] */
#define BCHP_HDMI_CP_TST_I_TST_FORCE_VIDEO_ALL_ONES_MASK           0x00000008
#define BCHP_HDMI_CP_TST_I_TST_FORCE_VIDEO_ALL_ONES_SHIFT          3

/* HDMI :: CP_TST :: I_TST_FORCE_ISLAND_ALL_ONES [02:02] */
#define BCHP_HDMI_CP_TST_I_TST_FORCE_ISLAND_ALL_ONES_MASK          0x00000004
#define BCHP_HDMI_CP_TST_I_TST_FORCE_ISLAND_ALL_ONES_SHIFT         2

/* HDMI :: CP_TST :: I_TST_FORCE_VIDEO_ALL_ZEROS [01:01] */
#define BCHP_HDMI_CP_TST_I_TST_FORCE_VIDEO_ALL_ZEROS_MASK          0x00000002
#define BCHP_HDMI_CP_TST_I_TST_FORCE_VIDEO_ALL_ZEROS_SHIFT         1

/* HDMI :: CP_TST :: I_TST_FORCE_ISLAND_ALL_ZEROS [00:00] */
#define BCHP_HDMI_CP_TST_I_TST_FORCE_ISLAND_ALL_ZEROS_MASK         0x00000001
#define BCHP_HDMI_CP_TST_I_TST_FORCE_ISLAND_ALL_ZEROS_SHIFT        0

/***************************************************************************
 *FIFO_CTL - HDMI FIFO Control Register
 ***************************************************************************/
/* HDMI :: FIFO_CTL :: reserved0 [31:16] */
#define BCHP_HDMI_FIFO_CTL_reserved0_MASK                          0xffff0000
#define BCHP_HDMI_FIFO_CTL_reserved0_SHIFT                         16

/* HDMI :: FIFO_CTL :: ON_VB_DONE [15:15] */
#define BCHP_HDMI_FIFO_CTL_ON_VB_DONE_MASK                         0x00008000
#define BCHP_HDMI_FIFO_CTL_ON_VB_DONE_SHIFT                        15

/* HDMI :: FIFO_CTL :: RECENTER_DONE [14:14] */
#define BCHP_HDMI_FIFO_CTL_RECENTER_DONE_MASK                      0x00004000
#define BCHP_HDMI_FIFO_CTL_RECENTER_DONE_SHIFT                     14

/* HDMI :: FIFO_CTL :: USE_EMPTY [13:13] */
#define BCHP_HDMI_FIFO_CTL_USE_EMPTY_MASK                          0x00002000
#define BCHP_HDMI_FIFO_CTL_USE_EMPTY_SHIFT                         13

/* HDMI :: FIFO_CTL :: reserved1 [12:12] */
#define BCHP_HDMI_FIFO_CTL_reserved1_MASK                          0x00001000
#define BCHP_HDMI_FIFO_CTL_reserved1_SHIFT                         12

/* HDMI :: FIFO_CTL :: VB_CNT_3_0 [11:08] */
#define BCHP_HDMI_FIFO_CTL_VB_CNT_3_0_MASK                         0x00000f00
#define BCHP_HDMI_FIFO_CTL_VB_CNT_3_0_SHIFT                        8

/* HDMI :: FIFO_CTL :: ON_VB [07:07] */
#define BCHP_HDMI_FIFO_CTL_ON_VB_MASK                              0x00000080
#define BCHP_HDMI_FIFO_CTL_ON_VB_SHIFT                             7

/* HDMI :: FIFO_CTL :: RECENTER [06:06] */
#define BCHP_HDMI_FIFO_CTL_RECENTER_MASK                           0x00000040
#define BCHP_HDMI_FIFO_CTL_RECENTER_SHIFT                          6

/* HDMI :: FIFO_CTL :: FIFO_RESET [05:05] */
#define BCHP_HDMI_FIFO_CTL_FIFO_RESET_MASK                         0x00000020
#define BCHP_HDMI_FIFO_CTL_FIFO_RESET_SHIFT                        5

/* HDMI :: FIFO_CTL :: USE_PLL_LOCK [04:04] */
#define BCHP_HDMI_FIFO_CTL_USE_PLL_LOCK_MASK                       0x00000010
#define BCHP_HDMI_FIFO_CTL_USE_PLL_LOCK_SHIFT                      4

/* HDMI :: FIFO_CTL :: INV_CLK_XFR [03:03] */
#define BCHP_HDMI_FIFO_CTL_INV_CLK_XFR_MASK                        0x00000008
#define BCHP_HDMI_FIFO_CTL_INV_CLK_XFR_SHIFT                       3

/* HDMI :: FIFO_CTL :: CAPTURE_POINTERS [02:02] */
#define BCHP_HDMI_FIFO_CTL_CAPTURE_POINTERS_MASK                   0x00000004
#define BCHP_HDMI_FIFO_CTL_CAPTURE_POINTERS_SHIFT                  2

/* HDMI :: FIFO_CTL :: USE_FULL [01:01] */
#define BCHP_HDMI_FIFO_CTL_USE_FULL_MASK                           0x00000002
#define BCHP_HDMI_FIFO_CTL_USE_FULL_SHIFT                          1

/* HDMI :: FIFO_CTL :: MASTER_OR_SLAVE_N [00:00] */
#define BCHP_HDMI_FIFO_CTL_MASTER_OR_SLAVE_N_MASK                  0x00000001
#define BCHP_HDMI_FIFO_CTL_MASTER_OR_SLAVE_N_SHIFT                 0

/***************************************************************************
 *READ_POINTERS - HDMI Read Pointers Register
 ***************************************************************************/
/* HDMI :: READ_POINTERS :: reserved0 [31:31] */
#define BCHP_HDMI_READ_POINTERS_reserved0_MASK                     0x80000000
#define BCHP_HDMI_READ_POINTERS_reserved0_SHIFT                    31

/* HDMI :: READ_POINTERS :: DOMAIN_HALF_FULL [30:30] */
#define BCHP_HDMI_READ_POINTERS_DOMAIN_HALF_FULL_MASK              0x40000000
#define BCHP_HDMI_READ_POINTERS_DOMAIN_HALF_FULL_SHIFT             30

/* HDMI :: READ_POINTERS :: DOMAIN_WR_ADDR_2_0 [29:27] */
#define BCHP_HDMI_READ_POINTERS_DOMAIN_WR_ADDR_2_0_MASK            0x38000000
#define BCHP_HDMI_READ_POINTERS_DOMAIN_WR_ADDR_2_0_SHIFT           27

/* HDMI :: READ_POINTERS :: DOMAIN_RESYNC_RD_ADDR_2_0 [26:24] */
#define BCHP_HDMI_READ_POINTERS_DOMAIN_RESYNC_RD_ADDR_2_0_MASK     0x07000000
#define BCHP_HDMI_READ_POINTERS_DOMAIN_RESYNC_RD_ADDR_2_0_SHIFT    24

/* HDMI :: READ_POINTERS :: DRIFT_HOLD_WR [23:23] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_HOLD_WR_MASK                 0x00800000
#define BCHP_HDMI_READ_POINTERS_DRIFT_HOLD_WR_SHIFT                23

/* HDMI :: READ_POINTERS :: DRIFT_HOLD_RD [22:22] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_HOLD_RD_MASK                 0x00400000
#define BCHP_HDMI_READ_POINTERS_DRIFT_HOLD_RD_SHIFT                22

/* HDMI :: READ_POINTERS :: DRIFT_ALMOST_FULL [21:21] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_ALMOST_FULL_MASK             0x00200000
#define BCHP_HDMI_READ_POINTERS_DRIFT_ALMOST_FULL_SHIFT            21

/* HDMI :: READ_POINTERS :: DRIFT_FULL_MINUS [20:20] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_FULL_MINUS_MASK              0x00100000
#define BCHP_HDMI_READ_POINTERS_DRIFT_FULL_MINUS_SHIFT             20

/* HDMI :: READ_POINTERS :: DRIFT_OVERFLOW [19:19] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_OVERFLOW_MASK                0x00080000
#define BCHP_HDMI_READ_POINTERS_DRIFT_OVERFLOW_SHIFT               19

/* HDMI :: READ_POINTERS :: DRIFT_ALMOST_EMPTY [18:18] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_ALMOST_EMPTY_MASK            0x00040000
#define BCHP_HDMI_READ_POINTERS_DRIFT_ALMOST_EMPTY_SHIFT           18

/* HDMI :: READ_POINTERS :: DRIFT_EMPTY_MINUS [17:17] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_EMPTY_MINUS_MASK             0x00020000
#define BCHP_HDMI_READ_POINTERS_DRIFT_EMPTY_MINUS_SHIFT            17

/* HDMI :: READ_POINTERS :: DRIFT_UNDERFLOW [16:16] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_UNDERFLOW_MASK               0x00010000
#define BCHP_HDMI_READ_POINTERS_DRIFT_UNDERFLOW_SHIFT              16

/* HDMI :: READ_POINTERS :: DRIFT_WR_ADDR_7_0 [15:08] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_WR_ADDR_7_0_MASK             0x0000ff00
#define BCHP_HDMI_READ_POINTERS_DRIFT_WR_ADDR_7_0_SHIFT            8

/* HDMI :: READ_POINTERS :: DRIFT_RD_ADDR_7_0 [07:00] */
#define BCHP_HDMI_READ_POINTERS_DRIFT_RD_ADDR_7_0_MASK             0x000000ff
#define BCHP_HDMI_READ_POINTERS_DRIFT_RD_ADDR_7_0_SHIFT            0

/***************************************************************************
 *ENCODER_CTL - TMDS Encoder Control Register
 ***************************************************************************/
/* HDMI :: ENCODER_CTL :: reserved0 [31:01] */
#define BCHP_HDMI_ENCODER_CTL_reserved0_MASK                       0xfffffffe
#define BCHP_HDMI_ENCODER_CTL_reserved0_SHIFT                      1

/* HDMI :: ENCODER_CTL :: ENCODER_BYPASS [00:00] */
#define BCHP_HDMI_ENCODER_CTL_ENCODER_BYPASS_MASK                  0x00000001
#define BCHP_HDMI_ENCODER_CTL_ENCODER_BYPASS_SHIFT                 0

/***************************************************************************
 *PERT_CONFIG - PERT Configuration Register
 ***************************************************************************/
/* HDMI :: PERT_CONFIG :: reserved0 [31:12] */
#define BCHP_HDMI_PERT_CONFIG_reserved0_MASK                       0xfffff000
#define BCHP_HDMI_PERT_CONFIG_reserved0_SHIFT                      12

/* HDMI :: PERT_CONFIG :: INSERT_ERR [11:11] */
#define BCHP_HDMI_PERT_CONFIG_INSERT_ERR_MASK                      0x00000800
#define BCHP_HDMI_PERT_CONFIG_INSERT_ERR_SHIFT                     11

/* HDMI :: PERT_CONFIG :: LSFR_PRELOAD [10:10] */
#define BCHP_HDMI_PERT_CONFIG_LSFR_PRELOAD_MASK                    0x00000400
#define BCHP_HDMI_PERT_CONFIG_LSFR_PRELOAD_SHIFT                   10

/* HDMI :: PERT_CONFIG :: START_CONTINUOUS [09:09] */
#define BCHP_HDMI_PERT_CONFIG_START_CONTINUOUS_MASK                0x00000200
#define BCHP_HDMI_PERT_CONFIG_START_CONTINUOUS_SHIFT               9

/* HDMI :: PERT_CONFIG :: ENABLE_CONTINUOUS [08:08] */
#define BCHP_HDMI_PERT_CONFIG_ENABLE_CONTINUOUS_MASK               0x00000100
#define BCHP_HDMI_PERT_CONFIG_ENABLE_CONTINUOUS_SHIFT              8

/* HDMI :: PERT_CONFIG :: PRBS_REVERSE [07:07] */
#define BCHP_HDMI_PERT_CONFIG_PRBS_REVERSE_MASK                    0x00000080
#define BCHP_HDMI_PERT_CONFIG_PRBS_REVERSE_SHIFT                   7

/* HDMI :: PERT_CONFIG :: PRBS_INVERT [06:06] */
#define BCHP_HDMI_PERT_CONFIG_PRBS_INVERT_MASK                     0x00000040
#define BCHP_HDMI_PERT_CONFIG_PRBS_INVERT_SHIFT                    6

/* HDMI :: PERT_CONFIG :: PRBS_ORDER [05:04] */
#define BCHP_HDMI_PERT_CONFIG_PRBS_ORDER_MASK                      0x00000030
#define BCHP_HDMI_PERT_CONFIG_PRBS_ORDER_SHIFT                     4

/* HDMI :: PERT_CONFIG :: MODE_3_0 [03:00] */
#define BCHP_HDMI_PERT_CONFIG_MODE_3_0_MASK                        0x0000000f
#define BCHP_HDMI_PERT_CONFIG_MODE_3_0_SHIFT                       0

/***************************************************************************
 *PERT_LFSR_PRELOAD - PERT LFSR Preload Register
 ***************************************************************************/
/* HDMI :: PERT_LFSR_PRELOAD :: LFSR_PRELOAD_VALUE_31_0 [31:00] */
#define BCHP_HDMI_PERT_LFSR_PRELOAD_LFSR_PRELOAD_VALUE_31_0_MASK   0xffffffff
#define BCHP_HDMI_PERT_LFSR_PRELOAD_LFSR_PRELOAD_VALUE_31_0_SHIFT  0

/***************************************************************************
 *PERT_LFSR_FEEDBACK_MASK - PERT LFSR Feedback Mask Register
 ***************************************************************************/
/* HDMI :: PERT_LFSR_FEEDBACK_MASK :: LFSR_FEEDBACK_MASK_31_0 [31:00] */
#define BCHP_HDMI_PERT_LFSR_FEEDBACK_MASK_LFSR_FEEDBACK_MASK_31_0_MASK 0xffffffff
#define BCHP_HDMI_PERT_LFSR_FEEDBACK_MASK_LFSR_FEEDBACK_MASK_31_0_SHIFT 0

/***************************************************************************
 *PERT_INSERT_ERR - PERT Error Insertion Register
 ***************************************************************************/
/* HDMI :: PERT_INSERT_ERR :: reserved0 [31:24] */
#define BCHP_HDMI_PERT_INSERT_ERR_reserved0_MASK                   0xff000000
#define BCHP_HDMI_PERT_INSERT_ERR_reserved0_SHIFT                  24

/* HDMI :: PERT_INSERT_ERR :: INSERT_ERR_MASK_23_0 [23:00] */
#define BCHP_HDMI_PERT_INSERT_ERR_INSERT_ERR_MASK_23_0_MASK        0x00ffffff
#define BCHP_HDMI_PERT_INSERT_ERR_INSERT_ERR_MASK_23_0_SHIFT       0

/***************************************************************************
 *PERT_INSERT_ERR_SEPARATION - PERT Insert Error Separation Register
 ***************************************************************************/
/* HDMI :: PERT_INSERT_ERR_SEPARATION :: INSERT_ERR_RPT_SEP_31_0 [31:00] */
#define BCHP_HDMI_PERT_INSERT_ERR_SEPARATION_INSERT_ERR_RPT_SEP_31_0_MASK 0xffffffff
#define BCHP_HDMI_PERT_INSERT_ERR_SEPARATION_INSERT_ERR_RPT_SEP_31_0_SHIFT 0

/***************************************************************************
 *PERT_TEST_LENGTH - PERT Test Length Register
 ***************************************************************************/
/* HDMI :: PERT_TEST_LENGTH :: TEST_LENGTH_31_0 [31:00] */
#define BCHP_HDMI_PERT_TEST_LENGTH_TEST_LENGTH_31_0_MASK           0xffffffff
#define BCHP_HDMI_PERT_TEST_LENGTH_TEST_LENGTH_31_0_SHIFT          0

/***************************************************************************
 *PERT_DATA - PERT DATA Register
 ***************************************************************************/
/* HDMI :: PERT_DATA :: reserved0 [31:24] */
#define BCHP_HDMI_PERT_DATA_reserved0_MASK                         0xff000000
#define BCHP_HDMI_PERT_DATA_reserved0_SHIFT                        24

/* HDMI :: PERT_DATA :: DATA_23_0 [23:00] */
#define BCHP_HDMI_PERT_DATA_DATA_23_0_MASK                         0x00ffffff
#define BCHP_HDMI_PERT_DATA_DATA_23_0_SHIFT                        0

/***************************************************************************
 *MAI_CHANNEL_MAP - HDMI MAI Channel Map Register
 ***************************************************************************/
/* HDMI :: MAI_CHANNEL_MAP :: reserved0 [31:24] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_reserved0_MASK                   0xff000000
#define BCHP_HDMI_MAI_CHANNEL_MAP_reserved0_SHIFT                  24

/* HDMI :: MAI_CHANNEL_MAP :: CHANNEL_7_MAP [23:21] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_7_MAP_MASK               0x00e00000
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_7_MAP_SHIFT              21

/* HDMI :: MAI_CHANNEL_MAP :: CHANNEL_6_MAP [20:18] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_6_MAP_MASK               0x001c0000
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_6_MAP_SHIFT              18

/* HDMI :: MAI_CHANNEL_MAP :: CHANNEL_5_MAP [17:15] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_5_MAP_MASK               0x00038000
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_5_MAP_SHIFT              15

/* HDMI :: MAI_CHANNEL_MAP :: CHANNEL_4_MAP [14:12] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_4_MAP_MASK               0x00007000
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_4_MAP_SHIFT              12

/* HDMI :: MAI_CHANNEL_MAP :: CHANNEL_3_MAP [11:09] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_3_MAP_MASK               0x00000e00
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_3_MAP_SHIFT              9

/* HDMI :: MAI_CHANNEL_MAP :: CHANNEL_2_MAP [08:06] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_2_MAP_MASK               0x000001c0
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_2_MAP_SHIFT              6

/* HDMI :: MAI_CHANNEL_MAP :: CHANNEL_1_MAP [05:03] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_1_MAP_MASK               0x00000038
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_1_MAP_SHIFT              3

/* HDMI :: MAI_CHANNEL_MAP :: CHANNEL_0_MAP [02:00] */
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_0_MAP_MASK               0x00000007
#define BCHP_HDMI_MAI_CHANNEL_MAP_CHANNEL_0_MAP_SHIFT              0

/***************************************************************************
 *MAI_CONFIG - HDMI MAI Configuration Register
 ***************************************************************************/
/* HDMI :: MAI_CONFIG :: reserved0 [31:28] */
#define BCHP_HDMI_MAI_CONFIG_reserved0_MASK                        0xf0000000
#define BCHP_HDMI_MAI_CONFIG_reserved0_SHIFT                       28

/* HDMI :: MAI_CONFIG :: MAI_FORMAT_REVERSE [27:27] */
#define BCHP_HDMI_MAI_CONFIG_MAI_FORMAT_REVERSE_MASK               0x08000000
#define BCHP_HDMI_MAI_CONFIG_MAI_FORMAT_REVERSE_SHIFT              27

/* HDMI :: MAI_CONFIG :: MAI_BIT_REVERSE [26:26] */
#define BCHP_HDMI_MAI_CONFIG_MAI_BIT_REVERSE_MASK                  0x04000000
#define BCHP_HDMI_MAI_CONFIG_MAI_BIT_REVERSE_SHIFT                 26

/* HDMI :: MAI_CONFIG :: MAI_VERSION_ID [25:22] */
#define BCHP_HDMI_MAI_CONFIG_MAI_VERSION_ID_MASK                   0x03c00000
#define BCHP_HDMI_MAI_CONFIG_MAI_VERSION_ID_SHIFT                  22

/* HDMI :: MAI_CONFIG :: MAI_VERSION_ID_EN [21:21] */
#define BCHP_HDMI_MAI_CONFIG_MAI_VERSION_ID_EN_MASK                0x00200000
#define BCHP_HDMI_MAI_CONFIG_MAI_VERSION_ID_EN_SHIFT               21

/* HDMI :: MAI_CONFIG :: MAI_STREAM_ID [20:17] */
#define BCHP_HDMI_MAI_CONFIG_MAI_STREAM_ID_MASK                    0x001e0000
#define BCHP_HDMI_MAI_CONFIG_MAI_STREAM_ID_SHIFT                   17

/* HDMI :: MAI_CONFIG :: MAI_STREAM_ID_EN [16:16] */
#define BCHP_HDMI_MAI_CONFIG_MAI_STREAM_ID_EN_MASK                 0x00010000
#define BCHP_HDMI_MAI_CONFIG_MAI_STREAM_ID_EN_SHIFT                16

/* HDMI :: MAI_CONFIG :: MAI_CHANNEL_MASK [15:00] */
#define BCHP_HDMI_MAI_CONFIG_MAI_CHANNEL_MASK_MASK                 0x0000ffff
#define BCHP_HDMI_MAI_CONFIG_MAI_CHANNEL_MASK_SHIFT                0

/***************************************************************************
 *MAI_FORMAT - Received HDMI MAI format word
 ***************************************************************************/
/* HDMI :: MAI_FORMAT :: MAI_RX_FORMAT [31:00] */
#define BCHP_HDMI_MAI_FORMAT_MAI_RX_FORMAT_MASK                    0xffffffff
#define BCHP_HDMI_MAI_FORMAT_MAI_RX_FORMAT_SHIFT                   0

/***************************************************************************
 *AUDIO_PACKET_CONFIG - Audio Packet Configuration Register
 ***************************************************************************/
/* HDMI :: AUDIO_PACKET_CONFIG :: reserved0 [31:30] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_reserved0_MASK               0xc0000000
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_reserved0_SHIFT              30

/* HDMI :: AUDIO_PACKET_CONFIG :: ZERO_DATA_ON_SAMPLE_FLAT [29:29] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_ZERO_DATA_ON_SAMPLE_FLAT_MASK 0x20000000
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_ZERO_DATA_ON_SAMPLE_FLAT_SHIFT 29

/* HDMI :: AUDIO_PACKET_CONFIG :: AUDIO_SAMPLE_FLAT [28:25] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_AUDIO_SAMPLE_FLAT_MASK       0x1e000000
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_AUDIO_SAMPLE_FLAT_SHIFT      25

/* HDMI :: AUDIO_PACKET_CONFIG :: ZERO_DATA_ON_INACTIVE_CHANNELS [24:24] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_ZERO_DATA_ON_INACTIVE_CHANNELS_MASK 0x01000000
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_ZERO_DATA_ON_INACTIVE_CHANNELS_SHIFT 24

/* HDMI :: AUDIO_PACKET_CONFIG :: SAMPLE_PRESENT [23:20] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_SAMPLE_PRESENT_MASK          0x00f00000
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_SAMPLE_PRESENT_SHIFT         20

/* HDMI :: AUDIO_PACKET_CONFIG :: FORCE_SAMPLE_PRESENT [19:19] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_FORCE_SAMPLE_PRESENT_MASK    0x00080000
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_FORCE_SAMPLE_PRESENT_SHIFT   19

/* HDMI :: AUDIO_PACKET_CONFIG :: FORCE_B_FRAME [18:18] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_FORCE_B_FRAME_MASK           0x00040000
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_FORCE_B_FRAME_SHIFT          18

/* HDMI :: AUDIO_PACKET_CONFIG :: B_FRAME [17:14] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_B_FRAME_MASK                 0x0003c000
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_B_FRAME_SHIFT                14

/* HDMI :: AUDIO_PACKET_CONFIG :: B_FRAME_IDENTIFIER [13:10] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_B_FRAME_IDENTIFIER_MASK      0x00003c00
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_B_FRAME_IDENTIFIER_SHIFT     10

/* HDMI :: AUDIO_PACKET_CONFIG :: AUDIO_LAYOUT [09:09] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_AUDIO_LAYOUT_MASK            0x00000200
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_AUDIO_LAYOUT_SHIFT           9

/* HDMI :: AUDIO_PACKET_CONFIG :: FORCE_AUDIO_LAYOUT [08:08] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_FORCE_AUDIO_LAYOUT_MASK      0x00000100
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_FORCE_AUDIO_LAYOUT_SHIFT     8

/* HDMI :: AUDIO_PACKET_CONFIG :: AUDIO_CEA_MASK [07:00] */
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_AUDIO_CEA_MASK_MASK          0x000000ff
#define BCHP_HDMI_AUDIO_PACKET_CONFIG_AUDIO_CEA_MASK_SHIFT         0

/***************************************************************************
 *RAM_PACKET_CONFIG - RAM Packet Configuration Register
 ***************************************************************************/
/* HDMI :: RAM_PACKET_CONFIG :: reserved0 [31:17] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_reserved0_MASK                 0xfffe0000
#define BCHP_HDMI_RAM_PACKET_CONFIG_reserved0_SHIFT                17

/* HDMI :: RAM_PACKET_CONFIG :: RAM_ENABLE [16:16] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_RAM_ENABLE_MASK                0x00010000
#define BCHP_HDMI_RAM_PACKET_CONFIG_RAM_ENABLE_SHIFT               16

/* HDMI :: RAM_PACKET_CONFIG :: reserved1 [15:14] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RAM_PACKET_CONFIG_reserved1_SHIFT                14

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_13 [13:13] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_13_MASK      0x00002000
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_13_SHIFT     13

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_12 [12:12] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_12_MASK      0x00001000
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_12_SHIFT     12

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_11 [11:11] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_11_MASK      0x00000800
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_11_SHIFT     11

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_10 [10:10] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_10_MASK      0x00000400
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_10_SHIFT     10

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_9 [09:09] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_9_MASK       0x00000200
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_9_SHIFT      9

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_8 [08:08] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_8_MASK       0x00000100
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_8_SHIFT      8

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_7 [07:07] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_7_MASK       0x00000080
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_7_SHIFT      7

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_6 [06:06] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_6_MASK       0x00000040
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_6_SHIFT      6

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_5 [05:05] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_5_MASK       0x00000020
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_5_SHIFT      5

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_4 [04:04] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_4_MASK       0x00000010
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_4_SHIFT      4

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_3 [03:03] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_3_MASK       0x00000008
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_3_SHIFT      3

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_2 [02:02] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_2_MASK       0x00000004
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_2_SHIFT      2

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_1 [01:01] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_1_MASK       0x00000002
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_1_SHIFT      1

/* HDMI :: RAM_PACKET_CONFIG :: ENABLE_RAM_PACKET_0 [00:00] */
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_0_MASK       0x00000001
#define BCHP_HDMI_RAM_PACKET_CONFIG_ENABLE_RAM_PACKET_0_SHIFT      0

/***************************************************************************
 *RAM_PACKET_STATUS - RAM Packet Status Register
 ***************************************************************************/
/* HDMI :: RAM_PACKET_STATUS :: reserved0 [31:14] */
#define BCHP_HDMI_RAM_PACKET_STATUS_reserved0_MASK                 0xffffc000
#define BCHP_HDMI_RAM_PACKET_STATUS_reserved0_SHIFT                14

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_13_ACTIVE [13:13] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_13_ACTIVE_MASK      0x00002000
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_13_ACTIVE_SHIFT     13

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_12_ACTIVE [12:12] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_12_ACTIVE_MASK      0x00001000
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_12_ACTIVE_SHIFT     12

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_11_ACTIVE [11:11] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_11_ACTIVE_MASK      0x00000800
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_11_ACTIVE_SHIFT     11

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_10_ACTIVE [10:10] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_10_ACTIVE_MASK      0x00000400
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_10_ACTIVE_SHIFT     10

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_9_ACTIVE [09:09] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_9_ACTIVE_MASK       0x00000200
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_9_ACTIVE_SHIFT      9

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_8_ACTIVE [08:08] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_8_ACTIVE_MASK       0x00000100
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_8_ACTIVE_SHIFT      8

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_7_ACTIVE [07:07] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_7_ACTIVE_MASK       0x00000080
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_7_ACTIVE_SHIFT      7

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_6_ACTIVE [06:06] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_6_ACTIVE_MASK       0x00000040
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_6_ACTIVE_SHIFT      6

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_5_ACTIVE [05:05] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_5_ACTIVE_MASK       0x00000020
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_5_ACTIVE_SHIFT      5

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_4_ACTIVE [04:04] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_4_ACTIVE_MASK       0x00000010
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_4_ACTIVE_SHIFT      4

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_3_ACTIVE [03:03] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_3_ACTIVE_MASK       0x00000008
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_3_ACTIVE_SHIFT      3

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_2_ACTIVE [02:02] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_2_ACTIVE_MASK       0x00000004
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_2_ACTIVE_SHIFT      2

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_1_ACTIVE [01:01] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_1_ACTIVE_MASK       0x00000002
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_1_ACTIVE_SHIFT      1

/* HDMI :: RAM_PACKET_STATUS :: RAM_PACKET_0_ACTIVE [00:00] */
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_0_ACTIVE_MASK       0x00000001
#define BCHP_HDMI_RAM_PACKET_STATUS_RAM_PACKET_0_ACTIVE_SHIFT      0

/***************************************************************************
 *CRP_CFG - HDMI_CRP_CFG Register
 ***************************************************************************/
/* HDMI :: CRP_CFG :: reserved0 [31:28] */
#define BCHP_HDMI_CRP_CFG_reserved0_MASK                           0xf0000000
#define BCHP_HDMI_CRP_CFG_reserved0_SHIFT                          28

/* HDMI :: CRP_CFG :: INC_N_COUNT_BY_4_ON_HBR_MODE [27:27] */
#define BCHP_HDMI_CRP_CFG_INC_N_COUNT_BY_4_ON_HBR_MODE_MASK        0x08000000
#define BCHP_HDMI_CRP_CFG_INC_N_COUNT_BY_4_ON_HBR_MODE_SHIFT       27

/* HDMI :: CRP_CFG :: USE_MAI_BUS_SYNC_FOR_CTS_GENERATION [26:26] */
#define BCHP_HDMI_CRP_CFG_USE_MAI_BUS_SYNC_FOR_CTS_GENERATION_MASK 0x04000000
#define BCHP_HDMI_CRP_CFG_USE_MAI_BUS_SYNC_FOR_CTS_GENERATION_SHIFT 26

/* HDMI :: CRP_CFG :: CRP_DISABLE [25:25] */
#define BCHP_HDMI_CRP_CFG_CRP_DISABLE_MASK                         0x02000000
#define BCHP_HDMI_CRP_CFG_CRP_DISABLE_SHIFT                        25

/* HDMI :: CRP_CFG :: EXTERNAL_CTS_EN [24:24] */
#define BCHP_HDMI_CRP_CFG_EXTERNAL_CTS_EN_MASK                     0x01000000
#define BCHP_HDMI_CRP_CFG_EXTERNAL_CTS_EN_SHIFT                    24

/* HDMI :: CRP_CFG :: reserved1 [23:20] */
#define BCHP_HDMI_CRP_CFG_reserved1_MASK                           0x00f00000
#define BCHP_HDMI_CRP_CFG_reserved1_SHIFT                          20

/* HDMI :: CRP_CFG :: N_VALUE [19:00] */
#define BCHP_HDMI_CRP_CFG_N_VALUE_MASK                             0x000fffff
#define BCHP_HDMI_CRP_CFG_N_VALUE_SHIFT                            0

/***************************************************************************
 *CTS_0 - HDMI CTS_0 Register
 ***************************************************************************/
/* HDMI :: CTS_0 :: reserved0 [31:20] */
#define BCHP_HDMI_CTS_0_reserved0_MASK                             0xfff00000
#define BCHP_HDMI_CTS_0_reserved0_SHIFT                            20

/* HDMI :: CTS_0 :: CTS_0 [19:00] */
#define BCHP_HDMI_CTS_0_CTS_0_MASK                                 0x000fffff
#define BCHP_HDMI_CTS_0_CTS_0_SHIFT                                0

/***************************************************************************
 *CTS_1 - HDMI CTS_1 Register
 ***************************************************************************/
/* HDMI :: CTS_1 :: reserved0 [31:20] */
#define BCHP_HDMI_CTS_1_reserved0_MASK                             0xfff00000
#define BCHP_HDMI_CTS_1_reserved0_SHIFT                            20

/* HDMI :: CTS_1 :: CTS_1 [19:00] */
#define BCHP_HDMI_CTS_1_CTS_1_MASK                                 0x000fffff
#define BCHP_HDMI_CTS_1_CTS_1_SHIFT                                0

/***************************************************************************
 *CTS_PERIOD_0 - HDMI CTS_PERIOD_0 Register
 ***************************************************************************/
/* HDMI :: CTS_PERIOD_0 :: CTS_0_REPEAT [31:24] */
#define BCHP_HDMI_CTS_PERIOD_0_CTS_0_REPEAT_MASK                   0xff000000
#define BCHP_HDMI_CTS_PERIOD_0_CTS_0_REPEAT_SHIFT                  24

/* HDMI :: CTS_PERIOD_0 :: reserved0 [23:20] */
#define BCHP_HDMI_CTS_PERIOD_0_reserved0_MASK                      0x00f00000
#define BCHP_HDMI_CTS_PERIOD_0_reserved0_SHIFT                     20

/* HDMI :: CTS_PERIOD_0 :: CTS_PERIOD_0 [19:00] */
#define BCHP_HDMI_CTS_PERIOD_0_CTS_PERIOD_0_MASK                   0x000fffff
#define BCHP_HDMI_CTS_PERIOD_0_CTS_PERIOD_0_SHIFT                  0

/***************************************************************************
 *CTS_PERIOD_1 - HDMI CTS_PERIOD_1 Register
 ***************************************************************************/
/* HDMI :: CTS_PERIOD_1 :: CTS_1_REPEAT [31:24] */
#define BCHP_HDMI_CTS_PERIOD_1_CTS_1_REPEAT_MASK                   0xff000000
#define BCHP_HDMI_CTS_PERIOD_1_CTS_1_REPEAT_SHIFT                  24

/* HDMI :: CTS_PERIOD_1 :: reserved0 [23:20] */
#define BCHP_HDMI_CTS_PERIOD_1_reserved0_MASK                      0x00f00000
#define BCHP_HDMI_CTS_PERIOD_1_reserved0_SHIFT                     20

/* HDMI :: CTS_PERIOD_1 :: CTS_PERIOD_1 [19:00] */
#define BCHP_HDMI_CTS_PERIOD_1_CTS_PERIOD_1_MASK                   0x000fffff
#define BCHP_HDMI_CTS_PERIOD_1_CTS_PERIOD_1_SHIFT                  0

/***************************************************************************
 *BCH_CONFIGURATION - ECC_0_FB_0 Register
 ***************************************************************************/
/* HDMI :: BCH_CONFIGURATION :: reserved0 [31:09] */
#define BCHP_HDMI_BCH_CONFIGURATION_reserved0_MASK                 0xfffffe00
#define BCHP_HDMI_BCH_CONFIGURATION_reserved0_SHIFT                9

/* HDMI :: BCH_CONFIGURATION :: DISABLE_PARITY [08:08] */
#define BCHP_HDMI_BCH_CONFIGURATION_DISABLE_PARITY_MASK            0x00000100
#define BCHP_HDMI_BCH_CONFIGURATION_DISABLE_PARITY_SHIFT           8

/* HDMI :: BCH_CONFIGURATION :: FEEDBACK_MASK [07:00] */
#define BCHP_HDMI_BCH_CONFIGURATION_FEEDBACK_MASK_MASK             0x000000ff
#define BCHP_HDMI_BCH_CONFIGURATION_FEEDBACK_MASK_SHIFT            0

/***************************************************************************
 *SCHEDULER_CONTROL - HDMI Scheduler Control Register
 ***************************************************************************/
/* HDMI :: SCHEDULER_CONTROL :: reserved0 [31:22] */
#define BCHP_HDMI_SCHEDULER_CONTROL_reserved0_MASK                 0xffc00000
#define BCHP_HDMI_SCHEDULER_CONTROL_reserved0_SHIFT                22

/* HDMI :: SCHEDULER_CONTROL :: VSYNC_RESET_VALUE [21:18] */
#define BCHP_HDMI_SCHEDULER_CONTROL_VSYNC_RESET_VALUE_MASK         0x003c0000
#define BCHP_HDMI_SCHEDULER_CONTROL_VSYNC_RESET_VALUE_SHIFT        18

/* HDMI :: SCHEDULER_CONTROL :: VSYNC_POL_HYST_EN [17:17] */
#define BCHP_HDMI_SCHEDULER_CONTROL_VSYNC_POL_HYST_EN_MASK         0x00020000
#define BCHP_HDMI_SCHEDULER_CONTROL_VSYNC_POL_HYST_EN_SHIFT        17

/* HDMI :: SCHEDULER_CONTROL :: HSYNC_POL_HYST_EN [16:16] */
#define BCHP_HDMI_SCHEDULER_CONTROL_HSYNC_POL_HYST_EN_MASK         0x00010000
#define BCHP_HDMI_SCHEDULER_CONTROL_HSYNC_POL_HYST_EN_SHIFT        16

/* HDMI :: SCHEDULER_CONTROL :: MANUAL_FORMAT [15:15] */
#define BCHP_HDMI_SCHEDULER_CONTROL_MANUAL_FORMAT_MASK             0x00008000
#define BCHP_HDMI_SCHEDULER_CONTROL_MANUAL_FORMAT_SHIFT            15

/* HDMI :: SCHEDULER_CONTROL :: USE_POST_LINE_KEEP_OUT [14:14] */
#define BCHP_HDMI_SCHEDULER_CONTROL_USE_POST_LINE_KEEP_OUT_MASK    0x00004000
#define BCHP_HDMI_SCHEDULER_CONTROL_USE_POST_LINE_KEEP_OUT_SHIFT   14

/* HDMI :: SCHEDULER_CONTROL :: POST_LINE_KEEP_OUT [13:08] */
#define BCHP_HDMI_SCHEDULER_CONTROL_POST_LINE_KEEP_OUT_MASK        0x00003f00
#define BCHP_HDMI_SCHEDULER_CONTROL_POST_LINE_KEEP_OUT_SHIFT       8

/* HDMI :: SCHEDULER_CONTROL :: reserved1 [07:07] */
#define BCHP_HDMI_SCHEDULER_CONTROL_reserved1_MASK                 0x00000080
#define BCHP_HDMI_SCHEDULER_CONTROL_reserved1_SHIFT                7

/* HDMI :: SCHEDULER_CONTROL :: ENC_ONLY_WHEN_AUTH [06:06] */
#define BCHP_HDMI_SCHEDULER_CONTROL_ENC_ONLY_WHEN_AUTH_MASK        0x00000040
#define BCHP_HDMI_SCHEDULER_CONTROL_ENC_ONLY_WHEN_AUTH_SHIFT       6

/* HDMI :: SCHEDULER_CONTROL :: IGNORE_VSYNC_PREDICTS [05:05] */
#define BCHP_HDMI_SCHEDULER_CONTROL_IGNORE_VSYNC_PREDICTS_MASK     0x00000020
#define BCHP_HDMI_SCHEDULER_CONTROL_IGNORE_VSYNC_PREDICTS_SHIFT    5

/* HDMI :: SCHEDULER_CONTROL :: ALWAYS_REKEY_KEEP_OUT [04:04] */
#define BCHP_HDMI_SCHEDULER_CONTROL_ALWAYS_REKEY_KEEP_OUT_MASK     0x00000010
#define BCHP_HDMI_SCHEDULER_CONTROL_ALWAYS_REKEY_KEEP_OUT_SHIFT    4

/* HDMI :: SCHEDULER_CONTROL :: ALWAYS_VERT_KEEP_OUT [03:03] */
#define BCHP_HDMI_SCHEDULER_CONTROL_ALWAYS_VERT_KEEP_OUT_MASK      0x00000008
#define BCHP_HDMI_SCHEDULER_CONTROL_ALWAYS_VERT_KEEP_OUT_SHIFT     3

/* HDMI :: SCHEDULER_CONTROL :: USE_PREDICTS [02:02] */
#define BCHP_HDMI_SCHEDULER_CONTROL_USE_PREDICTS_MASK              0x00000004
#define BCHP_HDMI_SCHEDULER_CONTROL_USE_PREDICTS_SHIFT             2

/* HDMI :: SCHEDULER_CONTROL :: HDMI_MODE_ACTIVE [01:01] */
#define BCHP_HDMI_SCHEDULER_CONTROL_HDMI_MODE_ACTIVE_MASK          0x00000002
#define BCHP_HDMI_SCHEDULER_CONTROL_HDMI_MODE_ACTIVE_SHIFT         1

/* HDMI :: SCHEDULER_CONTROL :: HDMI_MODE_REQUEST [00:00] */
#define BCHP_HDMI_SCHEDULER_CONTROL_HDMI_MODE_REQUEST_MASK         0x00000001
#define BCHP_HDMI_SCHEDULER_CONTROL_HDMI_MODE_REQUEST_SHIFT        0

/***************************************************************************
 *HORZA - HDMI Scheduler Horizontal Control
 ***************************************************************************/
/* HDMI :: HORZA :: reserved0 [31:15] */
#define BCHP_HDMI_HORZA_reserved0_MASK                             0xffff8000
#define BCHP_HDMI_HORZA_reserved0_SHIFT                            15

/* HDMI :: HORZA :: MANUAL_VPOL [14:14] */
#define BCHP_HDMI_HORZA_MANUAL_VPOL_MASK                           0x00004000
#define BCHP_HDMI_HORZA_MANUAL_VPOL_SHIFT                          14

/* HDMI :: HORZA :: MANUAL_HPOL [13:13] */
#define BCHP_HDMI_HORZA_MANUAL_HPOL_MASK                           0x00002000
#define BCHP_HDMI_HORZA_MANUAL_HPOL_SHIFT                          13

/* HDMI :: HORZA :: MANUAL_HAP [12:00] */
#define BCHP_HDMI_HORZA_MANUAL_HAP_MASK                            0x00001fff
#define BCHP_HDMI_HORZA_MANUAL_HAP_SHIFT                           0

/***************************************************************************
 *HORZB - HDMI Scheduler Horizontal Control
 ***************************************************************************/
/* HDMI :: HORZB :: reserved0 [31:30] */
#define BCHP_HDMI_HORZB_reserved0_MASK                             0xc0000000
#define BCHP_HDMI_HORZB_reserved0_SHIFT                            30

/* HDMI :: HORZB :: MANUAL_HBP [29:20] */
#define BCHP_HDMI_HORZB_MANUAL_HBP_MASK                            0x3ff00000
#define BCHP_HDMI_HORZB_MANUAL_HBP_SHIFT                           20

/* HDMI :: HORZB :: MANUAL_HSP [19:10] */
#define BCHP_HDMI_HORZB_MANUAL_HSP_MASK                            0x000ffc00
#define BCHP_HDMI_HORZB_MANUAL_HSP_SHIFT                           10

/* HDMI :: HORZB :: MANUAL_HFP [09:00] */
#define BCHP_HDMI_HORZB_MANUAL_HFP_MASK                            0x000003ff
#define BCHP_HDMI_HORZB_MANUAL_HFP_SHIFT                           0

/***************************************************************************
 *VERTA0 - HDMI Scheduler Vertical Field 0 Control
 ***************************************************************************/
/* HDMI :: VERTA0 :: reserved0 [31:25] */
#define BCHP_HDMI_VERTA0_reserved0_MASK                            0xfe000000
#define BCHP_HDMI_VERTA0_reserved0_SHIFT                           25

/* HDMI :: VERTA0 :: MANUAL_VSP0 [24:20] */
#define BCHP_HDMI_VERTA0_MANUAL_VSP0_MASK                          0x01f00000
#define BCHP_HDMI_VERTA0_MANUAL_VSP0_SHIFT                         20

/* HDMI :: VERTA0 :: MANUAL_VFP0 [19:13] */
#define BCHP_HDMI_VERTA0_MANUAL_VFP0_MASK                          0x000fe000
#define BCHP_HDMI_VERTA0_MANUAL_VFP0_SHIFT                         13

/* HDMI :: VERTA0 :: MANUAL_VAL0 [12:00] */
#define BCHP_HDMI_VERTA0_MANUAL_VAL0_MASK                          0x00001fff
#define BCHP_HDMI_VERTA0_MANUAL_VAL0_SHIFT                         0

/***************************************************************************
 *VERTB0 - HDMI Scheduler Vertical Field 0 Control
 ***************************************************************************/
/* HDMI :: VERTB0 :: reserved0 [31:22] */
#define BCHP_HDMI_VERTB0_reserved0_MASK                            0xffc00000
#define BCHP_HDMI_VERTB0_reserved0_SHIFT                           22

/* HDMI :: VERTB0 :: MANUAL_VSPO0 [21:09] */
#define BCHP_HDMI_VERTB0_MANUAL_VSPO0_MASK                         0x003ffe00
#define BCHP_HDMI_VERTB0_MANUAL_VSPO0_SHIFT                        9

/* HDMI :: VERTB0 :: MANUAL_VBP0 [08:00] */
#define BCHP_HDMI_VERTB0_MANUAL_VBP0_MASK                          0x000001ff
#define BCHP_HDMI_VERTB0_MANUAL_VBP0_SHIFT                         0

/***************************************************************************
 *VERTA1 - HDMI Scheduler Vertical Field 1 Control
 ***************************************************************************/
/* HDMI :: VERTA1 :: reserved0 [31:25] */
#define BCHP_HDMI_VERTA1_reserved0_MASK                            0xfe000000
#define BCHP_HDMI_VERTA1_reserved0_SHIFT                           25

/* HDMI :: VERTA1 :: MANUAL_VSP1 [24:20] */
#define BCHP_HDMI_VERTA1_MANUAL_VSP1_MASK                          0x01f00000
#define BCHP_HDMI_VERTA1_MANUAL_VSP1_SHIFT                         20

/* HDMI :: VERTA1 :: MANUAL_VFP1 [19:13] */
#define BCHP_HDMI_VERTA1_MANUAL_VFP1_MASK                          0x000fe000
#define BCHP_HDMI_VERTA1_MANUAL_VFP1_SHIFT                         13

/* HDMI :: VERTA1 :: MANUAL_VAL1 [12:00] */
#define BCHP_HDMI_VERTA1_MANUAL_VAL1_MASK                          0x00001fff
#define BCHP_HDMI_VERTA1_MANUAL_VAL1_SHIFT                         0

/***************************************************************************
 *VERTB1 - HDMI Scheduler Vertical Field 1 Control
 ***************************************************************************/
/* HDMI :: VERTB1 :: reserved0 [31:22] */
#define BCHP_HDMI_VERTB1_reserved0_MASK                            0xffc00000
#define BCHP_HDMI_VERTB1_reserved0_SHIFT                           22

/* HDMI :: VERTB1 :: MANUAL_VSPO1 [21:09] */
#define BCHP_HDMI_VERTB1_MANUAL_VSPO1_MASK                         0x003ffe00
#define BCHP_HDMI_VERTB1_MANUAL_VSPO1_SHIFT                        9

/* HDMI :: VERTB1 :: MANUAL_VBP1 [08:00] */
#define BCHP_HDMI_VERTB1_MANUAL_VBP1_MASK                          0x000001ff
#define BCHP_HDMI_VERTB1_MANUAL_VBP1_SHIFT                         0

/***************************************************************************
 *TEST - HDMI Scheduler Test Register
 ***************************************************************************/
/* HDMI :: TEST :: reserved0 [31:12] */
#define BCHP_HDMI_TEST_reserved0_MASK                              0xfffff000
#define BCHP_HDMI_TEST_reserved0_SHIFT                             12

/* HDMI :: TEST :: USE_TEST_DATA [11:11] */
#define BCHP_HDMI_TEST_USE_TEST_DATA_MASK                          0x00000800
#define BCHP_HDMI_TEST_USE_TEST_DATA_SHIFT                         11

/* HDMI :: TEST :: TEST_DATA_FUNCTION [10:09] */
#define BCHP_HDMI_TEST_TEST_DATA_FUNCTION_MASK                     0x00000600
#define BCHP_HDMI_TEST_TEST_DATA_FUNCTION_SHIFT                    9

/* HDMI :: TEST :: TEST_DATA_PRESET_VALUE [08:00] */
#define BCHP_HDMI_TEST_TEST_DATA_PRESET_VALUE_MASK                 0x000001ff
#define BCHP_HDMI_TEST_TEST_DATA_PRESET_VALUE_SHIFT                0

/***************************************************************************
 *MBIST_TM - MBIST TM register
 ***************************************************************************/
/* HDMI :: MBIST_TM :: reserved0 [31:24] */
#define BCHP_HDMI_MBIST_TM_reserved0_MASK                          0xff000000
#define BCHP_HDMI_MBIST_TM_reserved0_SHIFT                         24

/* HDMI :: MBIST_TM :: TM_TO_DRIFT_FIFO [23:16] */
#define BCHP_HDMI_MBIST_TM_TM_TO_DRIFT_FIFO_MASK                   0x00ff0000
#define BCHP_HDMI_MBIST_TM_TM_TO_DRIFT_FIFO_SHIFT                  16

/* HDMI :: MBIST_TM :: TM_TO_PACKETIZER [15:08] */
#define BCHP_HDMI_MBIST_TM_TM_TO_PACKETIZER_MASK                   0x0000ff00
#define BCHP_HDMI_MBIST_TM_TM_TO_PACKETIZER_SHIFT                  8

/* HDMI :: MBIST_TM :: TM_TO_PACKET_FIFO [07:00] */
#define BCHP_HDMI_MBIST_TM_TM_TO_PACKET_FIFO_MASK                  0x000000ff
#define BCHP_HDMI_MBIST_TM_TM_TO_PACKET_FIFO_SHIFT                 0

/***************************************************************************
 *MISC_CONTROL - DVO and Pixel Repeat Control Register
 ***************************************************************************/
/* HDMI :: MISC_CONTROL :: reserved0 [31:31] */
#define BCHP_HDMI_MISC_CONTROL_reserved0_MASK                      0x80000000
#define BCHP_HDMI_MISC_CONTROL_reserved0_SHIFT                     31

/* HDMI :: MISC_CONTROL :: DELAY_FOUR_CTL_PIX_DATA [30:30] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_FOUR_CTL_PIX_DATA_MASK        0x40000000
#define BCHP_HDMI_MISC_CONTROL_DELAY_FOUR_CTL_PIX_DATA_SHIFT       30

/* HDMI :: MISC_CONTROL :: DELAY_THREE_CTL_PIX_DATA [29:28] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_THREE_CTL_PIX_DATA_MASK       0x30000000
#define BCHP_HDMI_MISC_CONTROL_DELAY_THREE_CTL_PIX_DATA_SHIFT      28

/* HDMI :: MISC_CONTROL :: DELAY_FOUR_CTL_PIX_CLK [27:27] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_FOUR_CTL_PIX_CLK_MASK         0x08000000
#define BCHP_HDMI_MISC_CONTROL_DELAY_FOUR_CTL_PIX_CLK_SHIFT        27

/* HDMI :: MISC_CONTROL :: DELAY_THREE_CTL_PIX_CLK [26:25] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_THREE_CTL_PIX_CLK_MASK        0x06000000
#define BCHP_HDMI_MISC_CONTROL_DELAY_THREE_CTL_PIX_CLK_SHIFT       25

/* HDMI :: MISC_CONTROL :: DELAY_TWO_CTL_PIX_DATA [24:23] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_TWO_CTL_PIX_DATA_MASK         0x01800000
#define BCHP_HDMI_MISC_CONTROL_DELAY_TWO_CTL_PIX_DATA_SHIFT        23

/* HDMI :: MISC_CONTROL :: DELAY_ONE_CTL_PIX_DATA [22:19] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_ONE_CTL_PIX_DATA_MASK         0x00780000
#define BCHP_HDMI_MISC_CONTROL_DELAY_ONE_CTL_PIX_DATA_SHIFT        19

/* HDMI :: MISC_CONTROL :: DELAY_SELECTION_PIX_DATA [18:17] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_SELECTION_PIX_DATA_MASK       0x00060000
#define BCHP_HDMI_MISC_CONTROL_DELAY_SELECTION_PIX_DATA_SHIFT      17

/* HDMI :: MISC_CONTROL :: DELAY_TWO_CTL_PIX_CLK [16:15] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_TWO_CTL_PIX_CLK_MASK          0x00018000
#define BCHP_HDMI_MISC_CONTROL_DELAY_TWO_CTL_PIX_CLK_SHIFT         15

/* HDMI :: MISC_CONTROL :: DELAY_ONE_CTL_PIX_CLK [14:11] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_ONE_CTL_PIX_CLK_MASK          0x00007800
#define BCHP_HDMI_MISC_CONTROL_DELAY_ONE_CTL_PIX_CLK_SHIFT         11

/* HDMI :: MISC_CONTROL :: DELAY_SELECTION_PIX_CLK [10:09] */
#define BCHP_HDMI_MISC_CONTROL_DELAY_SELECTION_PIX_CLK_MASK        0x00000600
#define BCHP_HDMI_MISC_CONTROL_DELAY_SELECTION_PIX_CLK_SHIFT       9

/* HDMI :: MISC_CONTROL :: USE_TP_IN_FOR_HDCP_KEYS [08:08] */
#define BCHP_HDMI_MISC_CONTROL_USE_TP_IN_FOR_HDCP_KEYS_MASK        0x00000100
#define BCHP_HDMI_MISC_CONTROL_USE_TP_IN_FOR_HDCP_KEYS_SHIFT       8

/* HDMI :: MISC_CONTROL :: USE_TP_IN_FOR_AUDIO [07:07] */
#define BCHP_HDMI_MISC_CONTROL_USE_TP_IN_FOR_AUDIO_MASK            0x00000080
#define BCHP_HDMI_MISC_CONTROL_USE_TP_IN_FOR_AUDIO_SHIFT           7

/* HDMI :: MISC_CONTROL :: USE_TP_IN_FOR_VIDEO [06:06] */
#define BCHP_HDMI_MISC_CONTROL_USE_TP_IN_FOR_VIDEO_MASK            0x00000040
#define BCHP_HDMI_MISC_CONTROL_USE_TP_IN_FOR_VIDEO_SHIFT           6

/* HDMI :: MISC_CONTROL :: IS_24_BIT_MODE [05:05] */
#define BCHP_HDMI_MISC_CONTROL_IS_24_BIT_MODE_MASK                 0x00000020
#define BCHP_HDMI_MISC_CONTROL_IS_24_BIT_MODE_SHIFT                5

/* HDMI :: MISC_CONTROL :: DVO_ESEL [04:04] */
#define BCHP_HDMI_MISC_CONTROL_DVO_ESEL_MASK                       0x00000010
#define BCHP_HDMI_MISC_CONTROL_DVO_ESEL_SHIFT                      4

/* HDMI :: MISC_CONTROL :: PIXEL_REPEAT [03:00] */
#define BCHP_HDMI_MISC_CONTROL_PIXEL_REPEAT_MASK                   0x0000000f
#define BCHP_HDMI_MISC_CONTROL_PIXEL_REPEAT_SHIFT                  0

/***************************************************************************
 *CEC_CNTRL_1 - CEC Control Register 1
 ***************************************************************************/
/* HDMI :: CEC_CNTRL_1 :: TX_EOM [31:31] */
#define BCHP_HDMI_CEC_CNTRL_1_TX_EOM_MASK                          0x80000000
#define BCHP_HDMI_CEC_CNTRL_1_TX_EOM_SHIFT                         31

/* HDMI :: CEC_CNTRL_1 :: TX_STATUS_GOOD [30:30] */
#define BCHP_HDMI_CEC_CNTRL_1_TX_STATUS_GOOD_MASK                  0x40000000
#define BCHP_HDMI_CEC_CNTRL_1_TX_STATUS_GOOD_SHIFT                 30

/* HDMI :: CEC_CNTRL_1 :: RX_EOM [29:29] */
#define BCHP_HDMI_CEC_CNTRL_1_RX_EOM_MASK                          0x20000000
#define BCHP_HDMI_CEC_CNTRL_1_RX_EOM_SHIFT                         29

/* HDMI :: CEC_CNTRL_1 :: RX_STATUS_GOOD [28:28] */
#define BCHP_HDMI_CEC_CNTRL_1_RX_STATUS_GOOD_MASK                  0x10000000
#define BCHP_HDMI_CEC_CNTRL_1_RX_STATUS_GOOD_SHIFT                 28

/* HDMI :: CEC_CNTRL_1 :: REC_WRD_CNT [27:24] */
#define BCHP_HDMI_CEC_CNTRL_1_REC_WRD_CNT_MASK                     0x0f000000
#define BCHP_HDMI_CEC_CNTRL_1_REC_WRD_CNT_SHIFT                    24

/* HDMI :: CEC_CNTRL_1 :: RX_CONTINUE [23:23] */
#define BCHP_HDMI_CEC_CNTRL_1_RX_CONTINUE_MASK                     0x00800000
#define BCHP_HDMI_CEC_CNTRL_1_RX_CONTINUE_SHIFT                    23

/* HDMI :: CEC_CNTRL_1 :: TX_CONTINUE [22:22] */
#define BCHP_HDMI_CEC_CNTRL_1_TX_CONTINUE_MASK                     0x00400000
#define BCHP_HDMI_CEC_CNTRL_1_TX_CONTINUE_SHIFT                    22

/* HDMI :: CEC_CNTRL_1 :: CLEAR_RECEIVE_OFF [21:21] */
#define BCHP_HDMI_CEC_CNTRL_1_CLEAR_RECEIVE_OFF_MASK               0x00200000
#define BCHP_HDMI_CEC_CNTRL_1_CLEAR_RECEIVE_OFF_SHIFT              21

/* HDMI :: CEC_CNTRL_1 :: START_XMIT_BEGIN [20:20] */
#define BCHP_HDMI_CEC_CNTRL_1_START_XMIT_BEGIN_MASK                0x00100000
#define BCHP_HDMI_CEC_CNTRL_1_START_XMIT_BEGIN_SHIFT               20

/* HDMI :: CEC_CNTRL_1 :: MESSAGE_LENGTH [19:16] */
#define BCHP_HDMI_CEC_CNTRL_1_MESSAGE_LENGTH_MASK                  0x000f0000
#define BCHP_HDMI_CEC_CNTRL_1_MESSAGE_LENGTH_SHIFT                 16

/* HDMI :: CEC_CNTRL_1 :: CEC_ADDR [15:12] */
#define BCHP_HDMI_CEC_CNTRL_1_CEC_ADDR_MASK                        0x0000f000
#define BCHP_HDMI_CEC_CNTRL_1_CEC_ADDR_SHIFT                       12

/* HDMI :: CEC_CNTRL_1 :: DIV_CLK_CNT [11:00] */
#define BCHP_HDMI_CEC_CNTRL_1_DIV_CLK_CNT_MASK                     0x00000fff
#define BCHP_HDMI_CEC_CNTRL_1_DIV_CLK_CNT_SHIFT                    0

/***************************************************************************
 *CEC_CNTRL_2 - CEC Control Register 2
 ***************************************************************************/
/* HDMI :: CEC_CNTRL_2 :: reserved0 [31:31] */
#define BCHP_HDMI_CEC_CNTRL_2_reserved0_MASK                       0x80000000
#define BCHP_HDMI_CEC_CNTRL_2_reserved0_SHIFT                      31

/* HDMI :: CEC_CNTRL_2 :: CNT_TO_1500_US [30:24] */
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_1500_US_MASK                  0x7f000000
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_1500_US_SHIFT                 24

/* HDMI :: CEC_CNTRL_2 :: CNT_TO_1300_US [23:17] */
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_1300_US_MASK                  0x00fe0000
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_1300_US_SHIFT                 17

/* HDMI :: CEC_CNTRL_2 :: CNT_TO_800_US [16:11] */
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_800_US_MASK                   0x0001f800
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_800_US_SHIFT                  11

/* HDMI :: CEC_CNTRL_2 :: CNT_TO_600_US [10:05] */
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_600_US_MASK                   0x000007e0
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_600_US_SHIFT                  5

/* HDMI :: CEC_CNTRL_2 :: CNT_TO_400_US [04:00] */
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_400_US_MASK                   0x0000001f
#define BCHP_HDMI_CEC_CNTRL_2_CNT_TO_400_US_SHIFT                  0

/***************************************************************************
 *CEC_CNTRL_3 - CEC Control Register 3
 ***************************************************************************/
/* HDMI :: CEC_CNTRL_3 :: CNT_TO_2750_US [31:24] */
#define BCHP_HDMI_CEC_CNTRL_3_CNT_TO_2750_US_MASK                  0xff000000
#define BCHP_HDMI_CEC_CNTRL_3_CNT_TO_2750_US_SHIFT                 24

/* HDMI :: CEC_CNTRL_3 :: CNT_TO_2400_US [23:16] */
#define BCHP_HDMI_CEC_CNTRL_3_CNT_TO_2400_US_MASK                  0x00ff0000
#define BCHP_HDMI_CEC_CNTRL_3_CNT_TO_2400_US_SHIFT                 16

/* HDMI :: CEC_CNTRL_3 :: CNT_TO_2050_US [15:08] */
#define BCHP_HDMI_CEC_CNTRL_3_CNT_TO_2050_US_MASK                  0x0000ff00
#define BCHP_HDMI_CEC_CNTRL_3_CNT_TO_2050_US_SHIFT                 8

/* HDMI :: CEC_CNTRL_3 :: CNT_TO_1700_US [07:00] */
#define BCHP_HDMI_CEC_CNTRL_3_CNT_TO_1700_US_MASK                  0x000000ff
#define BCHP_HDMI_CEC_CNTRL_3_CNT_TO_1700_US_SHIFT                 0

/***************************************************************************
 *CEC_CNTRL_4 - CEC Control Register 4
 ***************************************************************************/
/* HDMI :: CEC_CNTRL_4 :: CNT_TO_4300_US [31:24] */
#define BCHP_HDMI_CEC_CNTRL_4_CNT_TO_4300_US_MASK                  0xff000000
#define BCHP_HDMI_CEC_CNTRL_4_CNT_TO_4300_US_SHIFT                 24

/* HDMI :: CEC_CNTRL_4 :: CNT_TO_3900_US [23:16] */
#define BCHP_HDMI_CEC_CNTRL_4_CNT_TO_3900_US_MASK                  0x00ff0000
#define BCHP_HDMI_CEC_CNTRL_4_CNT_TO_3900_US_SHIFT                 16

/* HDMI :: CEC_CNTRL_4 :: CNT_TO_3600_US [15:08] */
#define BCHP_HDMI_CEC_CNTRL_4_CNT_TO_3600_US_MASK                  0x0000ff00
#define BCHP_HDMI_CEC_CNTRL_4_CNT_TO_3600_US_SHIFT                 8

/* HDMI :: CEC_CNTRL_4 :: CNT_TO_3500_US [07:00] */
#define BCHP_HDMI_CEC_CNTRL_4_CNT_TO_3500_US_MASK                  0x000000ff
#define BCHP_HDMI_CEC_CNTRL_4_CNT_TO_3500_US_SHIFT                 0

/***************************************************************************
 *CEC_CNTRL_5 - CEC Control Register 5
 ***************************************************************************/
/* HDMI :: CEC_CNTRL_5 :: reserved0 [31:28] */
#define BCHP_HDMI_CEC_CNTRL_5_reserved0_MASK                       0xf0000000
#define BCHP_HDMI_CEC_CNTRL_5_reserved0_SHIFT                      28

/* HDMI :: CEC_CNTRL_5 :: CEC_TX_SW_RESET [27:27] */
#define BCHP_HDMI_CEC_CNTRL_5_CEC_TX_SW_RESET_MASK                 0x08000000
#define BCHP_HDMI_CEC_CNTRL_5_CEC_TX_SW_RESET_SHIFT                27

/* HDMI :: CEC_CNTRL_5 :: CEC_RX_SW_RESET [26:26] */
#define BCHP_HDMI_CEC_CNTRL_5_CEC_RX_SW_RESET_MASK                 0x04000000
#define BCHP_HDMI_CEC_CNTRL_5_CEC_RX_SW_RESET_SHIFT                26

/* HDMI :: CEC_CNTRL_5 :: CEC_PAD_SW_RESET [25:25] */
#define BCHP_HDMI_CEC_CNTRL_5_CEC_PAD_SW_RESET_MASK                0x02000000
#define BCHP_HDMI_CEC_CNTRL_5_CEC_PAD_SW_RESET_SHIFT               25

/* HDMI :: CEC_CNTRL_5 :: MUX_TP_OUT_CEC [24:24] */
#define BCHP_HDMI_CEC_CNTRL_5_MUX_TP_OUT_CEC_MASK                  0x01000000
#define BCHP_HDMI_CEC_CNTRL_5_MUX_TP_OUT_CEC_SHIFT                 24

/* HDMI :: CEC_CNTRL_5 :: RX_CEC_INT [23:23] */
#define BCHP_HDMI_CEC_CNTRL_5_RX_CEC_INT_MASK                      0x00800000
#define BCHP_HDMI_CEC_CNTRL_5_RX_CEC_INT_SHIFT                     23

/* HDMI :: CEC_CNTRL_5 :: CEC_CLK_PRELOAD [22:16] */
#define BCHP_HDMI_CEC_CNTRL_5_CEC_CLK_PRELOAD_MASK                 0x007f0000
#define BCHP_HDMI_CEC_CNTRL_5_CEC_CLK_PRELOAD_SHIFT                16

/* HDMI :: CEC_CNTRL_5 :: CNT_TO_4700_US [15:08] */
#define BCHP_HDMI_CEC_CNTRL_5_CNT_TO_4700_US_MASK                  0x0000ff00
#define BCHP_HDMI_CEC_CNTRL_5_CNT_TO_4700_US_SHIFT                 8

/* HDMI :: CEC_CNTRL_5 :: CNT_TO_4500_US [07:00] */
#define BCHP_HDMI_CEC_CNTRL_5_CNT_TO_4500_US_MASK                  0x000000ff
#define BCHP_HDMI_CEC_CNTRL_5_CNT_TO_4500_US_SHIFT                 0

/***************************************************************************
 *CEC_TX_DATA_1 - CEC Data Transmit Register 1
 ***************************************************************************/
/* HDMI :: CEC_TX_DATA_1 :: TX_DATA_1 [31:00] */
#define BCHP_HDMI_CEC_TX_DATA_1_TX_DATA_1_MASK                     0xffffffff
#define BCHP_HDMI_CEC_TX_DATA_1_TX_DATA_1_SHIFT                    0

/***************************************************************************
 *CEC_TX_DATA_2 - CEC Data Transmit Register 2
 ***************************************************************************/
/* HDMI :: CEC_TX_DATA_2 :: TX_DATA_2 [31:00] */
#define BCHP_HDMI_CEC_TX_DATA_2_TX_DATA_2_MASK                     0xffffffff
#define BCHP_HDMI_CEC_TX_DATA_2_TX_DATA_2_SHIFT                    0

/***************************************************************************
 *CEC_TX_DATA_3 - CEC Data Transmit Register 3
 ***************************************************************************/
/* HDMI :: CEC_TX_DATA_3 :: TX_DATA_3 [31:00] */
#define BCHP_HDMI_CEC_TX_DATA_3_TX_DATA_3_MASK                     0xffffffff
#define BCHP_HDMI_CEC_TX_DATA_3_TX_DATA_3_SHIFT                    0

/***************************************************************************
 *CEC_TX_DATA_4 - CEC Data Transmit Register 4
 ***************************************************************************/
/* HDMI :: CEC_TX_DATA_4 :: TX_DATA_4 [31:00] */
#define BCHP_HDMI_CEC_TX_DATA_4_TX_DATA_4_MASK                     0xffffffff
#define BCHP_HDMI_CEC_TX_DATA_4_TX_DATA_4_SHIFT                    0

/***************************************************************************
 *CEC_RX_DATA_1 - CEC Data Receive Register 1
 ***************************************************************************/
/* HDMI :: CEC_RX_DATA_1 :: RX_DATA_1 [31:00] */
#define BCHP_HDMI_CEC_RX_DATA_1_RX_DATA_1_MASK                     0xffffffff
#define BCHP_HDMI_CEC_RX_DATA_1_RX_DATA_1_SHIFT                    0

/***************************************************************************
 *CEC_RX_DATA_2 - CEC Data Receive Register 2
 ***************************************************************************/
/* HDMI :: CEC_RX_DATA_2 :: RX_DATA_2 [31:00] */
#define BCHP_HDMI_CEC_RX_DATA_2_RX_DATA_2_MASK                     0xffffffff
#define BCHP_HDMI_CEC_RX_DATA_2_RX_DATA_2_SHIFT                    0

/***************************************************************************
 *CEC_RX_DATA_3 - CEC Data Receive Register 3
 ***************************************************************************/
/* HDMI :: CEC_RX_DATA_3 :: RX_DATA_3 [31:00] */
#define BCHP_HDMI_CEC_RX_DATA_3_RX_DATA_3_MASK                     0xffffffff
#define BCHP_HDMI_CEC_RX_DATA_3_RX_DATA_3_SHIFT                    0

/***************************************************************************
 *CEC_RX_DATA_4 - CEC Data Receive Register 4
 ***************************************************************************/
/* HDMI :: CEC_RX_DATA_4 :: RX_DATA_4 [31:00] */
#define BCHP_HDMI_CEC_RX_DATA_4_RX_DATA_4_MASK                     0xffffffff
#define BCHP_HDMI_CEC_RX_DATA_4_RX_DATA_4_SHIFT                    0

/***************************************************************************
 *PACKET_FIFO_CTL - Packet FIFO Control Register
 ***************************************************************************/
/* HDMI :: PACKET_FIFO_CTL :: reserved0 [31:02] */
#define BCHP_HDMI_PACKET_FIFO_CTL_reserved0_MASK                   0xfffffffc
#define BCHP_HDMI_PACKET_FIFO_CTL_reserved0_SHIFT                  2

/* HDMI :: PACKET_FIFO_CTL :: RESET_MAX_PACKETS [01:01] */
#define BCHP_HDMI_PACKET_FIFO_CTL_RESET_MAX_PACKETS_MASK           0x00000002
#define BCHP_HDMI_PACKET_FIFO_CTL_RESET_MAX_PACKETS_SHIFT          1

/* HDMI :: PACKET_FIFO_CTL :: RESET_PACKET_FIFO [00:00] */
#define BCHP_HDMI_PACKET_FIFO_CTL_RESET_PACKET_FIFO_MASK           0x00000001
#define BCHP_HDMI_PACKET_FIFO_CTL_RESET_PACKET_FIFO_SHIFT          0

/***************************************************************************
 *PACKET_FIFO_CFG - Packet FIFO Configuration Register
 ***************************************************************************/
/* HDMI :: PACKET_FIFO_CFG :: reserved0 [31:01] */
#define BCHP_HDMI_PACKET_FIFO_CFG_reserved0_MASK                   0xfffffffe
#define BCHP_HDMI_PACKET_FIFO_CFG_reserved0_SHIFT                  1

/* HDMI :: PACKET_FIFO_CFG :: ALMOST_EMPTY_LEVEL [00:00] */
#define BCHP_HDMI_PACKET_FIFO_CFG_ALMOST_EMPTY_LEVEL_MASK          0x00000001
#define BCHP_HDMI_PACKET_FIFO_CFG_ALMOST_EMPTY_LEVEL_SHIFT         0

/***************************************************************************
 *PACKET_FIFO_STATUS - Packet FIFO Status Register
 ***************************************************************************/
/* HDMI :: PACKET_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_reserved0_MASK                0xfc000000
#define BCHP_HDMI_PACKET_FIFO_STATUS_reserved0_SHIFT               26

/* HDMI :: PACKET_FIFO_STATUS :: PACKET_ALMOST_EMPTY [25:25] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_PACKET_ALMOST_EMPTY_MASK      0x02000000
#define BCHP_HDMI_PACKET_FIFO_STATUS_PACKET_ALMOST_EMPTY_SHIFT     25

/* HDMI :: PACKET_FIFO_STATUS :: PACKET_EMPTY [24:24] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_PACKET_EMPTY_MASK             0x01000000
#define BCHP_HDMI_PACKET_FIFO_STATUS_PACKET_EMPTY_SHIFT            24

/* HDMI :: PACKET_FIFO_STATUS :: reserved1 [23:19] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_reserved1_MASK                0x00f80000
#define BCHP_HDMI_PACKET_FIFO_STATUS_reserved1_SHIFT               19

/* HDMI :: PACKET_FIFO_STATUS :: FULL [18:18] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_FULL_MASK                     0x00040000
#define BCHP_HDMI_PACKET_FIFO_STATUS_FULL_SHIFT                    18

/* HDMI :: PACKET_FIFO_STATUS :: HALF [17:17] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_HALF_MASK                     0x00020000
#define BCHP_HDMI_PACKET_FIFO_STATUS_HALF_SHIFT                    17

/* HDMI :: PACKET_FIFO_STATUS :: EMPTY [16:16] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_EMPTY_MASK                    0x00010000
#define BCHP_HDMI_PACKET_FIFO_STATUS_EMPTY_SHIFT                   16

/* HDMI :: PACKET_FIFO_STATUS :: reserved2 [15:14] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_reserved2_MASK                0x0000c000
#define BCHP_HDMI_PACKET_FIFO_STATUS_reserved2_SHIFT               14

/* HDMI :: PACKET_FIFO_STATUS :: FIFO_OVERFLOW [13:13] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_FIFO_OVERFLOW_MASK            0x00002000
#define BCHP_HDMI_PACKET_FIFO_STATUS_FIFO_OVERFLOW_SHIFT           13

/* HDMI :: PACKET_FIFO_STATUS :: MAX_NUM_PACKETS [12:08] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_MAX_NUM_PACKETS_MASK          0x00001f00
#define BCHP_HDMI_PACKET_FIFO_STATUS_MAX_NUM_PACKETS_SHIFT         8

/* HDMI :: PACKET_FIFO_STATUS :: reserved3 [07:05] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_reserved3_MASK                0x000000e0
#define BCHP_HDMI_PACKET_FIFO_STATUS_reserved3_SHIFT               5

/* HDMI :: PACKET_FIFO_STATUS :: NUM_PACKETS [04:00] */
#define BCHP_HDMI_PACKET_FIFO_STATUS_NUM_PACKETS_MASK              0x0000001f
#define BCHP_HDMI_PACKET_FIFO_STATUS_NUM_PACKETS_SHIFT             0

/***************************************************************************
 *DVO_TIMING_ADJUST_A - DVO Timing Adjust Register A
 ***************************************************************************/
/* HDMI :: DVO_TIMING_ADJUST_A :: reserved0 [31:20] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_reserved0_MASK               0xfff00000
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_reserved0_SHIFT              20

/* HDMI :: DVO_TIMING_ADJUST_A :: CLK_POS [19:16] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_CLK_POS_MASK                 0x000f0000
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_CLK_POS_SHIFT                16

/* HDMI :: DVO_TIMING_ADJUST_A :: CLK_NEG [15:12] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_CLK_NEG_MASK                 0x0000f000
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_CLK_NEG_SHIFT                12

/* HDMI :: DVO_TIMING_ADJUST_A :: DE [11:08] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_DE_MASK                      0x00000f00
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_DE_SHIFT                     8

/* HDMI :: DVO_TIMING_ADJUST_A :: VSYNC [07:04] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_VSYNC_MASK                   0x000000f0
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_VSYNC_SHIFT                  4

/* HDMI :: DVO_TIMING_ADJUST_A :: HSYNC [03:00] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_HSYNC_MASK                   0x0000000f
#define BCHP_HDMI_DVO_TIMING_ADJUST_A_HSYNC_SHIFT                  0

/***************************************************************************
 *DVO_TIMING_ADJUST_B - DVO Timing Adjust Register B
 ***************************************************************************/
/* HDMI :: DVO_TIMING_ADJUST_B :: DATA_23 [31:28] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_23_MASK                 0xf0000000
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_23_SHIFT                28

/* HDMI :: DVO_TIMING_ADJUST_B :: DATA_22 [27:24] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_22_MASK                 0x0f000000
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_22_SHIFT                24

/* HDMI :: DVO_TIMING_ADJUST_B :: DATA_21 [23:20] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_21_MASK                 0x00f00000
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_21_SHIFT                20

/* HDMI :: DVO_TIMING_ADJUST_B :: DATA_20 [19:16] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_20_MASK                 0x000f0000
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_20_SHIFT                16

/* HDMI :: DVO_TIMING_ADJUST_B :: DATA_19 [15:12] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_19_MASK                 0x0000f000
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_19_SHIFT                12

/* HDMI :: DVO_TIMING_ADJUST_B :: DATA_18 [11:08] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_18_MASK                 0x00000f00
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_18_SHIFT                8

/* HDMI :: DVO_TIMING_ADJUST_B :: DATA_17 [07:04] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_17_MASK                 0x000000f0
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_17_SHIFT                4

/* HDMI :: DVO_TIMING_ADJUST_B :: DATA_16 [03:00] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_16_MASK                 0x0000000f
#define BCHP_HDMI_DVO_TIMING_ADJUST_B_DATA_16_SHIFT                0

/***************************************************************************
 *DVO_TIMING_ADJUST_C - DVO Timing Adjust Register C
 ***************************************************************************/
/* HDMI :: DVO_TIMING_ADJUST_C :: DATA_15 [31:28] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_15_MASK                 0xf0000000
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_15_SHIFT                28

/* HDMI :: DVO_TIMING_ADJUST_C :: DATA_14 [27:24] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_14_MASK                 0x0f000000
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_14_SHIFT                24

/* HDMI :: DVO_TIMING_ADJUST_C :: DATA_13 [23:20] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_13_MASK                 0x00f00000
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_13_SHIFT                20

/* HDMI :: DVO_TIMING_ADJUST_C :: DATA_12 [19:16] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_12_MASK                 0x000f0000
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_12_SHIFT                16

/* HDMI :: DVO_TIMING_ADJUST_C :: DATA_11 [15:12] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_11_MASK                 0x0000f000
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_11_SHIFT                12

/* HDMI :: DVO_TIMING_ADJUST_C :: DATA_10 [11:08] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_10_MASK                 0x00000f00
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_10_SHIFT                8

/* HDMI :: DVO_TIMING_ADJUST_C :: DATA_9 [07:04] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_9_MASK                  0x000000f0
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_9_SHIFT                 4

/* HDMI :: DVO_TIMING_ADJUST_C :: DATA_8 [03:00] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_8_MASK                  0x0000000f
#define BCHP_HDMI_DVO_TIMING_ADJUST_C_DATA_8_SHIFT                 0

/***************************************************************************
 *DVO_TIMING_ADJUST_D - DVO Timing Adjust Register D
 ***************************************************************************/
/* HDMI :: DVO_TIMING_ADJUST_D :: DATA_7 [31:28] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_7_MASK                  0xf0000000
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_7_SHIFT                 28

/* HDMI :: DVO_TIMING_ADJUST_D :: DATA_6 [27:24] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_6_MASK                  0x0f000000
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_6_SHIFT                 24

/* HDMI :: DVO_TIMING_ADJUST_D :: DATA_5 [23:20] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_5_MASK                  0x00f00000
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_5_SHIFT                 20

/* HDMI :: DVO_TIMING_ADJUST_D :: DATA_4 [19:16] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_4_MASK                  0x000f0000
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_4_SHIFT                 16

/* HDMI :: DVO_TIMING_ADJUST_D :: DATA_3 [15:12] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_3_MASK                  0x0000f000
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_3_SHIFT                 12

/* HDMI :: DVO_TIMING_ADJUST_D :: DATA_2 [11:08] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_2_MASK                  0x00000f00
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_2_SHIFT                 8

/* HDMI :: DVO_TIMING_ADJUST_D :: DATA_1 [07:04] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_1_MASK                  0x000000f0
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_1_SHIFT                 4

/* HDMI :: DVO_TIMING_ADJUST_D :: DATA_0 [03:00] */
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_0_MASK                  0x0000000f
#define BCHP_HDMI_DVO_TIMING_ADJUST_D_DATA_0_SHIFT                 0

/***************************************************************************
 *DETECTED_HORZA - HDMI Detected Horizontal Control
 ***************************************************************************/
/* HDMI :: DETECTED_HORZA :: reserved0 [31:15] */
#define BCHP_HDMI_DETECTED_HORZA_reserved0_MASK                    0xffff8000
#define BCHP_HDMI_DETECTED_HORZA_reserved0_SHIFT                   15

/* HDMI :: DETECTED_HORZA :: MANUAL_VPOL [14:14] */
#define BCHP_HDMI_DETECTED_HORZA_MANUAL_VPOL_MASK                  0x00004000
#define BCHP_HDMI_DETECTED_HORZA_MANUAL_VPOL_SHIFT                 14

/* HDMI :: DETECTED_HORZA :: MANUAL_HPOL [13:13] */
#define BCHP_HDMI_DETECTED_HORZA_MANUAL_HPOL_MASK                  0x00002000
#define BCHP_HDMI_DETECTED_HORZA_MANUAL_HPOL_SHIFT                 13

/* HDMI :: DETECTED_HORZA :: MANUAL_HAP [12:00] */
#define BCHP_HDMI_DETECTED_HORZA_MANUAL_HAP_MASK                   0x00001fff
#define BCHP_HDMI_DETECTED_HORZA_MANUAL_HAP_SHIFT                  0

/***************************************************************************
 *DETECTED_HORZB - HDMI Detected Horizontal Control
 ***************************************************************************/
/* HDMI :: DETECTED_HORZB :: reserved0 [31:30] */
#define BCHP_HDMI_DETECTED_HORZB_reserved0_MASK                    0xc0000000
#define BCHP_HDMI_DETECTED_HORZB_reserved0_SHIFT                   30

/* HDMI :: DETECTED_HORZB :: MANUAL_HBP [29:20] */
#define BCHP_HDMI_DETECTED_HORZB_MANUAL_HBP_MASK                   0x3ff00000
#define BCHP_HDMI_DETECTED_HORZB_MANUAL_HBP_SHIFT                  20

/* HDMI :: DETECTED_HORZB :: MANUAL_HSP [19:10] */
#define BCHP_HDMI_DETECTED_HORZB_MANUAL_HSP_MASK                   0x000ffc00
#define BCHP_HDMI_DETECTED_HORZB_MANUAL_HSP_SHIFT                  10

/* HDMI :: DETECTED_HORZB :: MANUAL_HFP [09:00] */
#define BCHP_HDMI_DETECTED_HORZB_MANUAL_HFP_MASK                   0x000003ff
#define BCHP_HDMI_DETECTED_HORZB_MANUAL_HFP_SHIFT                  0

/***************************************************************************
 *DETECTED_VERTA0 - HDMI Detected Vertical Field 0 Control
 ***************************************************************************/
/* HDMI :: DETECTED_VERTA0 :: reserved0 [31:25] */
#define BCHP_HDMI_DETECTED_VERTA0_reserved0_MASK                   0xfe000000
#define BCHP_HDMI_DETECTED_VERTA0_reserved0_SHIFT                  25

/* HDMI :: DETECTED_VERTA0 :: MANUAL_VSP0 [24:20] */
#define BCHP_HDMI_DETECTED_VERTA0_MANUAL_VSP0_MASK                 0x01f00000
#define BCHP_HDMI_DETECTED_VERTA0_MANUAL_VSP0_SHIFT                20

/* HDMI :: DETECTED_VERTA0 :: MANUAL_VFP0 [19:13] */
#define BCHP_HDMI_DETECTED_VERTA0_MANUAL_VFP0_MASK                 0x000fe000
#define BCHP_HDMI_DETECTED_VERTA0_MANUAL_VFP0_SHIFT                13

/* HDMI :: DETECTED_VERTA0 :: MANUAL_VAL0 [12:00] */
#define BCHP_HDMI_DETECTED_VERTA0_MANUAL_VAL0_MASK                 0x00001fff
#define BCHP_HDMI_DETECTED_VERTA0_MANUAL_VAL0_SHIFT                0

/***************************************************************************
 *DETECTED_VERTB0 - HDMI Detected Vertical Field 0 Control
 ***************************************************************************/
/* HDMI :: DETECTED_VERTB0 :: reserved0 [31:22] */
#define BCHP_HDMI_DETECTED_VERTB0_reserved0_MASK                   0xffc00000
#define BCHP_HDMI_DETECTED_VERTB0_reserved0_SHIFT                  22

/* HDMI :: DETECTED_VERTB0 :: MANUAL_VSPO0 [21:09] */
#define BCHP_HDMI_DETECTED_VERTB0_MANUAL_VSPO0_MASK                0x003ffe00
#define BCHP_HDMI_DETECTED_VERTB0_MANUAL_VSPO0_SHIFT               9

/* HDMI :: DETECTED_VERTB0 :: MANUAL_VBP0 [08:00] */
#define BCHP_HDMI_DETECTED_VERTB0_MANUAL_VBP0_MASK                 0x000001ff
#define BCHP_HDMI_DETECTED_VERTB0_MANUAL_VBP0_SHIFT                0

/***************************************************************************
 *DETECTED_VERTA1 - HDMI Detected Vertical Field 1 Control
 ***************************************************************************/
/* HDMI :: DETECTED_VERTA1 :: reserved0 [31:25] */
#define BCHP_HDMI_DETECTED_VERTA1_reserved0_MASK                   0xfe000000
#define BCHP_HDMI_DETECTED_VERTA1_reserved0_SHIFT                  25

/* HDMI :: DETECTED_VERTA1 :: MANUAL_VSP1 [24:20] */
#define BCHP_HDMI_DETECTED_VERTA1_MANUAL_VSP1_MASK                 0x01f00000
#define BCHP_HDMI_DETECTED_VERTA1_MANUAL_VSP1_SHIFT                20

/* HDMI :: DETECTED_VERTA1 :: MANUAL_VFP1 [19:13] */
#define BCHP_HDMI_DETECTED_VERTA1_MANUAL_VFP1_MASK                 0x000fe000
#define BCHP_HDMI_DETECTED_VERTA1_MANUAL_VFP1_SHIFT                13

/* HDMI :: DETECTED_VERTA1 :: MANUAL_VAL1 [12:00] */
#define BCHP_HDMI_DETECTED_VERTA1_MANUAL_VAL1_MASK                 0x00001fff
#define BCHP_HDMI_DETECTED_VERTA1_MANUAL_VAL1_SHIFT                0

/***************************************************************************
 *DETECTED_VERTB1 - HDMI Detected Vertical Field 1 Control
 ***************************************************************************/
/* HDMI :: DETECTED_VERTB1 :: reserved0 [31:22] */
#define BCHP_HDMI_DETECTED_VERTB1_reserved0_MASK                   0xffc00000
#define BCHP_HDMI_DETECTED_VERTB1_reserved0_SHIFT                  22

/* HDMI :: DETECTED_VERTB1 :: MANUAL_VSPO1 [21:09] */
#define BCHP_HDMI_DETECTED_VERTB1_MANUAL_VSPO1_MASK                0x003ffe00
#define BCHP_HDMI_DETECTED_VERTB1_MANUAL_VSPO1_SHIFT               9

/* HDMI :: DETECTED_VERTB1 :: MANUAL_VBP1 [08:00] */
#define BCHP_HDMI_DETECTED_VERTB1_MANUAL_VBP1_MASK                 0x000001ff
#define BCHP_HDMI_DETECTED_VERTB1_MANUAL_VBP1_SHIFT                0

/***************************************************************************
 *HDMI_13_AUDIO_CFG_1 - HDMI 1.3 Audio Features configuration
 ***************************************************************************/
/* HDMI :: HDMI_13_AUDIO_CFG_1 :: reserved0 [31:10] */
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1_reserved0_MASK               0xfffffc00
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1_reserved0_SHIFT              10

/* HDMI :: HDMI_13_AUDIO_CFG_1 :: FORCE_HBR_AUDIO_MODE [09:09] */
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1_FORCE_HBR_AUDIO_MODE_MASK    0x00000200
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1_FORCE_HBR_AUDIO_MODE_SHIFT   9

/* HDMI :: HDMI_13_AUDIO_CFG_1 :: FORCE_DISABLE_HBR_AUDIO_MODE [08:08] */
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1_FORCE_DISABLE_HBR_AUDIO_MODE_MASK 0x00000100
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1_FORCE_DISABLE_HBR_AUDIO_MODE_SHIFT 8

/* HDMI :: HDMI_13_AUDIO_CFG_1 :: MAI_HBR_AUDIO_FORMAT [07:00] */
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1_MAI_HBR_AUDIO_FORMAT_MASK    0x000000ff
#define BCHP_HDMI_HDMI_13_AUDIO_CFG_1_MAI_HBR_AUDIO_FORMAT_SHIFT   0

/***************************************************************************
 *HDMI_13_AUDIO_STATUS_1 - HDMI 1.3 Audio Features configuration
 ***************************************************************************/
/* HDMI :: HDMI_13_AUDIO_STATUS_1 :: reserved0 [31:01] */
#define BCHP_HDMI_HDMI_13_AUDIO_STATUS_1_reserved0_MASK            0xfffffffe
#define BCHP_HDMI_HDMI_13_AUDIO_STATUS_1_reserved0_SHIFT           1

/* HDMI :: HDMI_13_AUDIO_STATUS_1 :: HBR_AUDIO_MODE [00:00] */
#define BCHP_HDMI_HDMI_13_AUDIO_STATUS_1_HBR_AUDIO_MODE_MASK       0x00000001
#define BCHP_HDMI_HDMI_13_AUDIO_STATUS_1_HBR_AUDIO_MODE_SHIFT      0

/***************************************************************************
 *HDMI_HBR_AUDIO_PACKET_HEADER - HDMI HBR Audio Packet Header
 ***************************************************************************/
/* HDMI :: HDMI_HBR_AUDIO_PACKET_HEADER :: reserved0 [31:20] */
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER_reserved0_MASK      0xfff00000
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER_reserved0_SHIFT     20

/* HDMI :: HDMI_HBR_AUDIO_PACKET_HEADER :: MAI_HBR_HEADER_BYTE_2 [19:16] */
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER_MAI_HBR_HEADER_BYTE_2_MASK 0x000f0000
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER_MAI_HBR_HEADER_BYTE_2_SHIFT 16

/* HDMI :: HDMI_HBR_AUDIO_PACKET_HEADER :: MAI_HBR_HEADER_BYTE_1 [15:08] */
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER_MAI_HBR_HEADER_BYTE_1_MASK 0x0000ff00
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER_MAI_HBR_HEADER_BYTE_1_SHIFT 8

/* HDMI :: HDMI_HBR_AUDIO_PACKET_HEADER :: MAI_HBR_HEADER_BYTE_0 [07:00] */
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER_MAI_HBR_HEADER_BYTE_0_MASK 0x000000ff
#define BCHP_HDMI_HDMI_HBR_AUDIO_PACKET_HEADER_MAI_HBR_HEADER_BYTE_0_SHIFT 0

/***************************************************************************
 *HDMI_POSTING_MASTER - HDMI Posting Master count control
 ***************************************************************************/
/* HDMI :: HDMI_POSTING_MASTER :: reserved0 [31:08] */
#define BCHP_HDMI_HDMI_POSTING_MASTER_reserved0_MASK               0xffffff00
#define BCHP_HDMI_HDMI_POSTING_MASTER_reserved0_SHIFT              8

/* HDMI :: HDMI_POSTING_MASTER :: POSTING_COUNT [07:00] */
#define BCHP_HDMI_HDMI_POSTING_MASTER_POSTING_COUNT_MASK           0x000000ff
#define BCHP_HDMI_HDMI_POSTING_MASTER_POSTING_COUNT_SHIFT          0

#endif /* #ifndef BCHP_HDMI_H__ */

/* End of File */
