#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 13 23:20:59 2024
# Process ID: 69
# Current directory: /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject
# Command line: vivado /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.xpr
# Log file: /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/vivado.log
# Journal file: /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/vivado.jou
# Running On        :MajiLaptop
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :889.736 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16427 MB
# Swap memory       :0 MB
# Total Virtual     :16427 MB
# Available Virtual :12734 MB
#-----------------------------------------------------------
start_gui
open_project /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7996.195 ; gain = 520.617 ; free physical = 7937 ; free virtual = 12389
update_compile_order -fileset sources_1
generate_target Simulation [get_files /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
export_ip_user_files -of_objects [get_files /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.srcs/sources_1/ip/data_memory/data_memory.xci] -directory /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.ip_user_files/sim_scripts -ip_user_files_dir /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.ip_user_files -ipstatic_source_dir /home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.cache/compile_simlib/modelsim} {questa=/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.cache/compile_simlib/questa} {xcelium=/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.cache/compile_simlib/xcelium} {vcs=/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.cache/compile_simlib/vcs} {riviera=/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported '/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim/booth_data.coe'
INFO: [SIM-utils-43] Exported '/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim/instr_memory.mif'
INFO: [SIM-utils-43] Exported '/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim/booth_ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_bench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.gen/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/ALU_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/AND_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/Adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/EightBitSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/HAMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/HAMM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAMM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/IN_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/LMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/MUX_16_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/MUX_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/MUX_32_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/MUX_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/OR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/SixteenAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/XOR_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/arithmetic_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/comparator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/left_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/logical_right_shift_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical_right_shift_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/step_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/maji/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addra' [/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/data_path.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.SixteenAdder
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RB
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.EightBitSubtractor
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.AND_32
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.OR_32
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.XOR_32
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.MUX_2_to_1
Compiling module xil_defaultlib.MUX_4_to_1
Compiling module xil_defaultlib.MUX_8_to_1
Compiling module xil_defaultlib.MUX_16_to_1
Compiling module xil_defaultlib.MUX_32_to_1
Compiling module xil_defaultlib.left_shift_32bit
Compiling module xil_defaultlib.logical_right_shift_32bit
Compiling module xil_defaultlib.arithmetic_right_shift_32bit
Compiling module xil_defaultlib.comparator_32
Compiling module xil_defaultlib.HAMM
Compiling module xil_defaultlib.HAMM_32bit
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.LMD
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.IN_REG
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.step_decoder
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.ALU_function
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8020.348 ; gain = 0.000 ; free physical = 7802 ; free virtual = 12256
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/boothproject/boothproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.d1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_bench.uut.DP.im.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0         x 
                   0         0 
                  234294967266 
                  35        30 
                  474294967206 
                  59       150 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8077.609 ; gain = 57.262 ; free physical = 7696 ; free virtual = 12186
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/data_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/maji/.var/app/com.github.corna.Vivado/Videos/MIPS32/Booth_Multiplier/design/top_module.v:]
