*design* DebussyLib (btIdent Verdi_T-2022.06-SP2)
Command arguments:
    +define+verilog
    -f filelist_sim.f
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/defines.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/EXE.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/EXE_MEB.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/IF_IT.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/IT.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/IT_EXE.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/MEB.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/MEB_WB.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/MIPS32_CORE.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/PC.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/reg_group.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/src/HILO.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/sim/inst_rom.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/sim/mips_sopc.v
        /home/summer/Desktop/Project/mips32_core_v2/rtl/sim/testbench.v


*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/EXE.v", 6: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/EXE_MEB.v", 5: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/IF_IT.v", 8: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/IT.v", 11: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/IT_EXE.v", 6: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/MEB.v", 5: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/MEB_WB.v", 5: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/MIPS32_CORE.v", 8: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/PC.v", 7: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/src/reg_group.v", 13: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/sim/inst_rom.v", 7: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/sim/mips_sopc.v", 8: 

*Error* `include file "defines.v" cannot be read
"/home/summer/Desktop/Project/mips32_core_v2/rtl/sim/testbench.v", 3: 
Highest level modules:
testbench

Total	13 error(s),   0 warning(s)
