// Seed: 253765592
module module_0 (
    input  logic id_0,
    output logic id_1
);
  logic id_2;
  always @(posedge 1 == id_2) begin
    id_2 = id_2 && id_0;
    SystemTFIdentifier(1);
  end
  assign id_1 = 1'b0 - 1;
  type_6(
      1, id_0, 1
  );
endmodule
