==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:15 ; elapsed = 00:07:09 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2105 ; free virtual = 10012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:15 ; elapsed = 00:07:09 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2105 ; free virtual = 10012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:16 ; elapsed = 00:07:10 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2104 ; free virtual = 10013
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:16 ; elapsed = 00:07:10 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2102 ; free virtual = 10011
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:16 ; elapsed = 00:07:10 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2081 ; free virtual = 9991
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:16 ; elapsed = 00:07:10 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2078 ; free virtual = 9988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div4/in' to 'operator_long_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 212.42 seconds; current allocated memory: 132.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 132.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 132.161 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:16 ; elapsed = 00:07:10 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2074 ; free virtual = 9984
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
