Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 4ca1cadd79984196a24fdca6aaea57ca --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot in_read1_tb_behav xil_defaultlib.in_read1_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.in_read1 [in_read1_default]
Compiling architecture bench of entity xil_defaultlib.in_read1_tb
Built simulation snapshot in_read1_tb_behav
