Reading /opt/modeltech/tcl/vsim/pref.tcl 

# 10.1b_2

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl $m}
start ControlTestbench
# vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl ControlTestbench 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../../src/ControlTestbench.v(49): Port 'ByteSel' not found in module (12th connection).
# ** Error: ../../src/ControlTestbench.v(49): Port 'WEIM' not found in module (13th connection).
# ** Error: ../../src/ControlTestbench.v(49): Port 'WEDM' not found in module (14th connection).
# Optimization failed
# Error loading design
