---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 162
      num_constraints: 164
      at: 170ef8580b79b31e65b0e393b8228e55c2af9c427586497b0069b205b2261d98
      bt: f5ade4494153c3a8c9de6fe1d14b10de974a78c3047dda09e9439ebd21fa66c3
      ct: ee6cfb451ab8a5ccabf348cf8c5332d613aefe886db10a53afb3f93899200847
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, (v2)"
      - "  call &v4, f1, v3, 1"
      - "  store &v5, v4"
      - "  add &v6, v2, 1"
      - "  eq &v7, v5, v6"
      - "  retn v7"
      - "decl f1: <8>"
      - "  tget &v10, v8, 0"
      - "  add &v11, v10, v9"
      - "  retn v11"
      - "decl f2: <12>"
      - "  call &v14, f1, v12, v13"
      - "  retn v14"
      - "decl f3: <15>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f4: <16>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <17>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f6: <18>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f7: <19>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f8: <20>"
      - "  retn false"
      - "decl f9: <21>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f10: <22>"
      - "  retn false"
      - "decl f11: <23>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f12: <24>"
      - "  retn 'a'"
      - "decl f13: <25>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f14: <26>"
      - "  retn 'a'"
      - "decl f15: <27>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f16: <28>"
      - "  retn []"
      - "decl f17: <29>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f18: <30>"
      - "  retn []"
      - "decl f19: <31>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f20: <32>"
      - "  retn []group"
      - "decl f21: <33>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f22: <34>"
      - "  retn []group"
      - "decl f23: <35>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f24: <36>"
      - "  retn 0"
      - "decl f25: <37>"
      - "  retn [0]"
      - "decl f26: <38>"
      - "  retn 0"
      - "decl f27: <39>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f28: <40>"
      - "  retn 0"
      - "decl f29: <41>"
      - "  retn [0, 0]"
      - "decl f30: <42>"
      - "  retn 0"
      - "decl f31: <43>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f32: <44>"
      - "  retn 0"
      - "decl f33: <45>"
      - "  retn [0, 0, 0, 0]"
      - "decl f34: <46>"
      - "  retn 0"
      - "decl f35: <47>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f36: <48>"
      - "  retn 0"
      - "decl f37: <49>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f38: <50>"
      - "  retn 0"
      - "decl f39: <51>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f40: <52>"
      - "  retn 0"
      - "decl f41: <53>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f42: <54>"
      - "  retn 0"
      - "decl f43: <55>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f44: <56>"
      - "  retn 0"
      - "decl f45: <57>"
      - "  retn [0]"
      - "decl f46: <58>"
      - "  retn 0"
      - "decl f47: <59>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f48: <60>"
      - "  retn 0"
      - "decl f49: <61>"
      - "  retn [0, 0]"
      - "decl f50: <62>"
      - "  retn 0"
      - "decl f51: <63>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f52: <64>"
      - "  retn 0"
      - "decl f53: <65>"
      - "  retn [0, 0, 0, 0]"
      - "decl f54: <66>"
      - "  retn 0"
      - "decl f55: <67>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f56: <68>"
      - "  retn 0"
      - "decl f57: <69>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f58: <70>"
      - "  retn 0"
      - "decl f59: <71>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f60: <72>"
      - "  retn 0"
      - "decl f61: <73>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f62: <74>"
      - "  retn 0"
      - ""
    output:
      - input_file: inline.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: c42d69a5177655375aaa73d2ed4e85cbaf7ccda6a3c280c2fd4b3f8de9a0887d
    imports_resolved_ast: 3351d6ad3291f22d00dd7d8b836f7685cfe524d2e442cff51241790914a9e9c9
    canonicalized_ast: 3351d6ad3291f22d00dd7d8b836f7685cfe524d2e442cff51241790914a9e9c9
    type_inferenced_ast: 658822282d29f5290fa3bb91830e0cedd3583d5434f3f55750edcf6e68087712
