/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Sep 15 10:12:21 2014
 *                 Full Compile MD5 Checksum  ef22086ebd4065e4fea50dbc64f17e5e
 *                     (minus title and desc)
 *                 MD5 Checksum               39fcae49037a6337517df43bfc24b21f
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14796
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_INTR_LOC_A2_A_H__
#define BCHP_WOD_INTR_LOC_A2_A_H__

/***************************************************************************
 *WOD_INTR_LOC_A2_A - WOD Local Interrupt A2 Control Registers
 ***************************************************************************/
#define BCHP_WOD_INTR_LOC_A2_A_HOST_STATUS       0x02354080 /* [RO] HOST interrupt Status Register */
#define BCHP_WOD_INTR_LOC_A2_A_HOST_SET          0x02354084 /* [WO] HOST interrupt Set Register */
#define BCHP_WOD_INTR_LOC_A2_A_HOST_CLEAR        0x02354088 /* [WO] HOST interrupt Clear Register */
#define BCHP_WOD_INTR_LOC_A2_A_HOST_MASK_STATUS  0x0235408c /* [RO] HOST interrupt Mask Status Register */
#define BCHP_WOD_INTR_LOC_A2_A_HOST_MASK_SET     0x02354090 /* [WO] HOST interrupt Mask Set Register */
#define BCHP_WOD_INTR_LOC_A2_A_HOST_MASK_CLEAR   0x02354094 /* [WO] HOST interrupt Mask Clear Register */
#define BCHP_WOD_INTR_LOC_A2_A_PCI_STATUS        0x02354098 /* [RO] PCI interrupt Status Register */
#define BCHP_WOD_INTR_LOC_A2_A_PCI_SET           0x0235409c /* [WO] PCI interrupt Set Register */
#define BCHP_WOD_INTR_LOC_A2_A_PCI_CLEAR         0x023540a0 /* [WO] PCI interrupt Clear Register */
#define BCHP_WOD_INTR_LOC_A2_A_PCI_MASK_STATUS   0x023540a4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_WOD_INTR_LOC_A2_A_PCI_MASK_SET      0x023540a8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_WOD_INTR_LOC_A2_A_PCI_MASK_CLEAR    0x023540ac /* [WO] PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_WOD_INTR_LOC_A2_A_H__ */

/* End of File */
