<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: TargetInstrInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('TargetInstrInfo_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">TargetInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/Target/TargetInstrInfo.h - Instruction Info --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file describes the target machine instruction set to the code generator.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_TARGET_TARGETINSTRINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_TARGET_TARGETINSTRINFO_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DFAPacketizer_8h.html">llvm/CodeGen/DFAPacketizer.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>InstrItineraryData;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>LiveVariables;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MCAsmInfo;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MachineMemOperand;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MDNode;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>MCInst;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MCSchedModel;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>SDNode;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>ScheduleHazardRecognizer;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>SelectionDAG;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>ScheduleDAG;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>BranchProbability;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt; <span class="keyword">class </span>SmallVectorImpl;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span><span class="comment"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/// TargetInstrInfo - Interface to description of machine instruction set</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html">   47</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;) <a class="code" href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">void</span> operator=(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;) <a class="code" href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a91998beb301ffbef04133d69c8c269cd">   51</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a91998beb301ffbef04133d69c8c269cd">TargetInstrInfo</a>(<span class="keywordtype">int</span> CFSetupOpcode = -1, <span class="keywordtype">int</span> CFDestroyOpcode = -1)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    : CallFrameSetupOpcode(CFSetupOpcode),</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;      CallFrameDestroyOpcode(CFDestroyOpcode) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  }</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">~TargetInstrInfo</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// getRegClass - Givem a machine instruction descriptor, returns the register</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// class constraint for OpNum, or NULL.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">getRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                         <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// isTriviallyReMaterializable - Return true if the instruction is trivially</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// rematerializable, meaning it has no side effects and requires no operands</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// that aren&#39;t always available.</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9fdd9266343e4bfba10c1f8ab7fc4e0a">   68</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9fdd9266343e4bfba10c1f8ab7fc4e0a">isTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                   <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA = 0)<span class="keyword"> const </span>{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a> ||</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;           (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0d849a159edcf1ef9591e939a0f998c7">isRematerializable</a>() &amp;&amp;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            (<a class="code" href="classllvm_1_1TargetInstrInfo.html#aad2b97c6aba5419ec23a68845884bc79">isReallyTriviallyReMaterializable</a>(MI, AA) ||</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;             isReallyTriviallyReMaterializableGeneric(MI, AA)));</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// isReallyTriviallyReMaterializable - For instructions with opcodes for</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// which the M_REMATERIALIZABLE flag is set, this hook lets the target</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// specify whether the instruction is actually trivially rematerializable,</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// taking into consideration its operands. This predicate must return false</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// if the instruction has any side effects other than producing a value, or</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// if it requres any address registers that are not always available.</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aad2b97c6aba5419ec23a68845884bc79">   83</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aad2b97c6aba5419ec23a68845884bc79">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                                 <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA)<span class="keyword"> const </span>{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// isReallyTriviallyReMaterializableGeneric - For instructions with opcodes</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// for which the M_REMATERIALIZABLE flag is set and the target hook</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  /// isReallyTriviallyReMaterializable returns false, this function does</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// target-independent tests to determine if the instruction is really</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// trivially rematerializable.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isReallyTriviallyReMaterializableGeneric(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                                <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA) <span class="keyword">const</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// getCallFrameSetup/DestroyOpcode - These methods return the opcode of the</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// frame setup/destroy instructions if they exist (-1 otherwise).  Some</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// targets use pseudo instructions in order to abstract away the difference</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// between operating with a frame pointer and operating without, through the</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// use of these two instructions.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a03fe3281573d3aea69ae33de8c3bb4b6">  104</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a03fe3281573d3aea69ae33de8c3bb4b6">getCallFrameSetupOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallFrameSetupOpcode; }</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1057d0ad3ec077901aff0251d1c0811b">  105</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1057d0ad3ec077901aff0251d1c0811b">getCallFrameDestroyOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallFrameDestroyOpcode; }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// isCoalescableExtInstr - Return true if the instruction is a &quot;coalescable&quot;</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// extension instruction. That is, it&#39;s like a copy where it&#39;s legal for the</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  /// true, then it&#39;s expected the pre-extension value is available as a subreg</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// of the result register. This also returns the sub-register index in</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// SubIdx.</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af49ada178a7a99bdb7efa200612b1aab">  113</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af49ada178a7a99bdb7efa200612b1aab">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  /// isLoadFromStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  /// load from a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  /// the destination along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// any side effects other than loading from the stack slot.</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9fcdc96a6712deb1a8a3d2e18af6db3f">  124</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9fcdc96a6712deb1a8a3d2e18af6db3f">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                       <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// isLoadFromStackSlotPostFE - Check for post-frame ptr elimination</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// stack locations as well.  This uses a heuristic so it isn&#39;t</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// reliable for correctness.</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa0dd024b25b8f3328f3c1763bd98be9b">  132</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa0dd024b25b8f3328f3c1763bd98be9b">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                             <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// hasLoadFromStackSlot - If the specified machine instruction has</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// a load from a stack slot, return true along with the FrameIndex</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// of the loaded stack slot and the machine mem operand containing</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// the reference.  If not, return false.  Unlike</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// isLoadFromStackSlot, this returns true for any instructions that</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// loads from the stack.  This is just a hint, as some cases may be</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// missed.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a7c1f1aecc832e41a5925374bfddc0798">hasLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                    <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// isStoreToStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// store to a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// any side effects other than storing to the stack slot.</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa8d4d336ac91a47a6e4568ba18b9d66a">  153</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa8d4d336ac91a47a6e4568ba18b9d66a">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                      <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// isStoreToStackSlotPostFE - Check for post-frame ptr elimination</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// stack locations as well.  This uses a heuristic so it isn&#39;t</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// reliable for correctness.</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2859d4a28519721095d55c60d341c585">  161</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a2859d4a28519721095d55c60d341c585">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  /// hasStoreToStackSlot - If the specified machine instruction has a</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// store to a stack slot, return true along with the FrameIndex of</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// the loaded stack slot and the machine mem operand containing the</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// reference.  If not, return false.  Unlike isStoreToStackSlot,</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// this returns true for any instructions that stores to the</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// stack.  This is just a hint, as some cases may be missed.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adec2e9e3420db9ba1f62f20daa4a3466">hasStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                   <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  /// isStackSlotCopy - Return true if the specified machine instruction</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// is a copy of one stack slot to another and has no other effect.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// Provide the identity of the two frame indices.</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7f95e96904d51b281dc64300de788d28">  179</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a7f95e96904d51b281dc64300de788d28">isStackSlotCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">int</span> &amp;DestFrameIndex,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                               <span class="keywordtype">int</span> &amp;SrcFrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// Compute the size in bytes and offset within a stack slot of a spilled</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// register or subregister.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// \param [out] Size in bytes of the spilled value.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// \param [out] Offset in bytes within the stack slot.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// \returns true if both Size and Offset are successfully computed.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// Not all subregisters have computable spill slots. For example,</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// subregisters registers may not be byte-sized, and a pair of discontiguous</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// subregisters has no single offset.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  /// Targets with nontrivial bigendian implementations may need to override</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// this, particularly to support spilled vector registers.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a202fa4e697f1ebd30bfe95d3ccbb2541">getStackSlotRange</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                 <span class="keywordtype">unsigned</span> &amp;Size, <span class="keywordtype">unsigned</span> &amp;Offset,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// reMaterialize - Re-issue the specified &#39;original&#39; instruction at the</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// specific location targeting a new destination register.</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// The register in Orig-&gt;getOperand(0).getReg() will be substituted by</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// DestReg:SubIdx. Any existing subreg index is preserved or composed with</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// SubIdx.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a63043610d2057d735979579de532c445">reMaterialize</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                             <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// duplicate - Create a duplicate of the Orig instruction in MF. This is like</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// MachineFunction::CloneMachineInstr(), but the target may update operands</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// that are required to be unique.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// The instruction must be duplicable as indicated by isNotDuplicable().</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa9d962aba2d3948781454c0e85782bc7">duplicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  /// convertToThreeAddress - This method must be implemented by targets that</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// may be able to convert a two-address instruction into one or more true</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// three-address instructions on demand.  This allows the X86 target (for</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// example) to convert ADD and SHL instructions into LEA instructions if they</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  /// would require register copies due to two-addressness.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// This method returns a null pointer if the transformation cannot be</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// performed, otherwise it returns the last new instruction.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a44615a621d026eb7259dae2335fd835a">  231</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a44615a621d026eb7259dae2335fd835a">convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// commuteInstruction - If a target has any instructions that are</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// commutable but require converting to different instructions or making</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// non-trivial changes to commute them, this method can overloaded to do</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// that.  The default implementation simply swaps the commutable operands.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  /// new machine instruction is created and returned.  Do not call this</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// method for a non-commutable instruction, but there may be some cases</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// where this method fails and returns null.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a5c36456408da4afa0fa2f60a9da88ddb">commuteInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                           <span class="keywordtype">bool</span> NewMI = <span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// findCommutedOpIndices - If specified MI is commutable, return the two</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// operand indices that would swap value. Return false if the instruction</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// is not in a form which this routine understands.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad9e538e3c2a9c21355a1bc8f04c697e6">findCommutedOpIndices</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// produceSameValue - Return true if two machine instructions would produce</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// identical values. By default, this is only true when the two instructions</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// are deemed identical except for defs. If this function is called when the</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// IR is still in SSA form, the caller can pass the MachineRegisterInfo for</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// aggressive checks.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a3ea770249f2cc62c0317639a0bd1839c">produceSameValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI0,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI1,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// AnalyzeBranch - Analyze the branching code at the end of MBB, returning</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// true if it cannot be understood (e.g. it&#39;s a switch dispatch or isn&#39;t</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// implemented for a target).  Upon success, this returns false and returns</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  /// with the following information in various cases:</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// 1. If this block ends with no branches (it just falls through to its succ)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  ///    just return false, leaving TBB/FBB null.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// 2. If this block ends with only an unconditional branch, it sets TBB to be</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  ///    the destination block.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// 3. If this block ends with a conditional branch and it falls through to a</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  ///    successor block, it sets TBB to be the branch destination block and a</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">  ///    list of operands that evaluate the condition. These operands can be</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  ///    passed to other TargetInstrInfo methods to create new branches.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// 4. If this block ends with a conditional branch followed by an</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  ///    unconditional branch, it returns the &#39;true&#39; destination in TBB, the</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  ///    &#39;false&#39; destination in FBB, and a list of operands that evaluate the</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  ///    condition.  These operands can be passed to other TargetInstrInfo</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  ///    methods to create new branches.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// Note that RemoveBranch and InsertBranch must be implemented to support</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// cases where this method returns success.</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// If AllowModify is true, then this routine is allowed to modify the basic</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// block (e.g. delete instructions after the unconditional branch).</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">  287</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">AnalyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                             <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  }</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// RemoveBranch - Remove the branching code at the end of the specific MBB.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// This is only invoked in cases where AnalyzeBranch returns success. It</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// returns the number of instructions that were removed.</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abce62a681f245fc78059890e4ca83210">  297</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#abce62a681f245fc78059890e4ca83210">RemoveBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::RemoveBranch!&quot;</span>);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  }</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  /// InsertBranch - Insert branch code into the end of the specified</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// MachineBasicBlock.  The operands to this method are the same as those</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// returned by AnalyzeBranch.  This is only invoked in cases where</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// AnalyzeBranch returns success. It returns the number of instructions</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// inserted.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// It is also invoked by tail merging to add unconditional branches in</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// cases where AnalyzeBranch doesn&#39;t apply because there was no original</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// branch to analyze.  At least this much must be implemented, else tail</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// merging needs to be disabled.</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a8afe41bda071ea77c815f7bd436fdd82">  311</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a8afe41bda071ea77c815f7bd436fdd82">InsertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL)<span class="keyword"> const </span>{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::InsertBranch!&quot;</span>);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  }</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// ReplaceTailWithBranchTo - Delete the instruction OldInst and everything</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// after it, replacing it with an unconditional branch to NewDest. This is</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// used by the tail merging pass.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4ce2ca712a90bff9992be2257735ae60">ReplaceTailWithBranchTo</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Tail,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                       <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewDest) <span class="keyword">const</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">  /// isLegalToSplitMBBAt - Return true if it&#39;s legal to split the given basic</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// block at the specified instruction (i.e. instruction would be the start</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// of a new basic block).</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7fb23b6fb5a15b972eb3eaea96582d22">  327</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a7fb23b6fb5a15b972eb3eaea96582d22">isLegalToSplitMBBAt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// isProfitableToIfCvt - Return true if it&#39;s profitable to predicate</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">  /// instructions with accumulated instruction latency of &quot;NumCycles&quot;</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">  /// of the specified basic block, where the probability of the instructions</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  /// being executed is given by Probability, and Confidence is a measure</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  /// of our confidence that it will be properly predicted.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0a6fbb065b05fae5d31013246c4ea8d9">  338</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a0a6fbb065b05fae5d31013246c4ea8d9">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                           <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  /// isProfitableToIfCvt - Second variant of isProfitableToIfCvt, this one</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// checks for the case where two basic blocks from true and false path</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  /// of a if-then-else (diamond) are predicated on mutally exclusive</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">  /// predicates, where the probability of the true path being taken is given</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  /// by Probability, and Confidence is a measure of our confidence that it</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  /// will be properly predicted.</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a58828d497322dfd682115040b018a57f">  351</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a58828d497322dfd682115040b018a57f">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                      <span class="keywordtype">unsigned</span> NumTCycles, <span class="keywordtype">unsigned</span> ExtraTCycles,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                      <span class="keywordtype">unsigned</span> NumFCycles, <span class="keywordtype">unsigned</span> ExtraFCycles,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  /// isProfitableToDupForIfCvt - Return true if it&#39;s profitable for</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  /// if-converter to duplicate instructions of specified accumulated</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// instruction latencies in the specified MBB to enable if-conversion.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  /// The probability of the instructions being executed is given by</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  /// Probability, and Confidence is a measure of our confidence that it</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  /// will be properly predicted.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a73d7770e810be0d9a7dc9566fbb50a4e">  366</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a73d7770e810be0d9a7dc9566fbb50a4e">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">  /// isProfitableToUnpredicate - Return true if it&#39;s profitable to unpredicate</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// one side of a &#39;diamond&#39;, i.e. two sides of if-else predicated on mutually</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// exclusive predicates.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// e.g.</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  ///   subeq  r0, r1, #1</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  ///   addne  r0, r1, #1</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// =&gt;</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">  ///   sub    r0, r1, #1</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  ///   addne  r0, r1, #1</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">  /// This may be profitable is conditional instructions are always executed.</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9838b8c2c1e3d71ad10ee23d112f8196">  382</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9838b8c2c1e3d71ad10ee23d112f8196">isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  /// canInsertSelect - Return true if it is possible to insert a select</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">  /// instruction that chooses between TrueReg and FalseReg based on the</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  /// condition code in Cond.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  /// When successful, also return the latency in cycles from TrueReg,</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  /// FalseReg, and Cond to the destination register. In most cases, a select</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">  /// instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">  /// Some x86 implementations have 2-cycle cmov instructions.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">  /// @param MBB         Block where select instruction would be inserted.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">  /// @param Cond        Condition returned by AnalyzeBranch.</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">  /// @param TrueReg     Virtual register to select when Cond is true.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">  /// @param FalseReg    Virtual register to select when Cond is false.</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">  /// @param CondCycles  Latency from Cond+Branch to select output.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">  /// @param TrueCycles  Latency from TrueReg to select output.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">  /// @param FalseCycles Latency from FalseReg to select output.</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5646521387b41101f06d6713b11ea209">  404</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a5646521387b41101f06d6713b11ea209">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                               <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                               <span class="keywordtype">int</span> &amp;CondCycles,</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                               <span class="keywordtype">int</span> &amp;TrueCycles, <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  }</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  /// insertSelect - Insert a select instruction into MBB before I that will</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  /// copy TrueReg to DstReg when Cond is true, and FalseReg to DstReg when</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  /// Cond is false.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// This function can only be called after canInsertSelect() returned true.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  /// The condition in Cond comes from AnalyzeBranch, and it can be assumed</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">  /// that the same flags or registers required by Cond are available at the</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// insertion point.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  /// @param MBB      Block where select instruction should be inserted.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  /// @param I        Insertion point.</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">  /// @param DL       Source location for debugging.</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  /// @param DstReg   Virtual register to be defined by select instruction.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  /// @param Cond     Condition as computed by AnalyzeBranch.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// @param TrueReg  Virtual register to copy when Cond is true.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// @param FalseReg Virtual register to copy when Cons is false.</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a575dbec1cd0f3548f6f462d41ecf6cb9">  428</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a575dbec1cd0f3548f6f462d41ecf6cb9">insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                            <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                            <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertSelect!&quot;</span>);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  }</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  /// analyzeSelect - Analyze the given select instruction, returning true if</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  /// it cannot be understood. It is assumed that MI-&gt;isSelect() is true.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  /// When successful, return the controlling condition and the operands that</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  /// determine the true and false result values.</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  ///   Result = SELECT Cond, TrueOp, FalseOp</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">  /// Some targets can optimize select instructions, for example by predicating</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  /// the instruction defining one of the operands. Such targets should set</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">  /// Optimizable.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">  /// @param         MI Select instruction to analyze.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  /// @param Cond    Condition controlling the select.</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  /// @param TrueOp  Operand number of the value selected when Cond is true.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  /// @param FalseOp Operand number of the value selected when Cond is false.</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  /// @param Optimizable Returned as true if MI is optimizable.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  /// @returns False on success.</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae581a6212962134c2e78b968c77d11ce">  454</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae581a6212962134c2e78b968c77d11ce">analyzeSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;TrueOp, <span class="keywordtype">unsigned</span> &amp;FalseOp,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                             <span class="keywordtype">bool</span> &amp;Optimizable)<span class="keyword"> const </span>{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    assert(MI &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a3a6c420b513e8a1597af8c91f7246947">isSelect</a>() &amp;&amp; <span class="stringliteral">&quot;MI must be a select instruction&quot;</span>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  }</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  /// optimizeSelect - Given a select instruction that was understood by</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  /// analyzeSelect and returned Optimizable = true, attempt to optimize MI by</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">  /// merging it with one of its operands. Returns NULL on failure.</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  /// When successful, returns the new select instruction. The client is</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">  /// responsible for deleting MI.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  /// If both sides of the select can be optimized, PreferFalse is used to pick</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">  /// a side.</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">  /// @param MI          Optimizable select instruction.</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  /// @param PreferFalse Try to optimize FalseOp instead of TrueOp.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  /// @returns Optimized instruction or NULL.</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a27c7fb6a9e0432601471a7f330a09ac0">  475</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a27c7fb6a9e0432601471a7f330a09ac0">optimizeSelect</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                       <span class="keywordtype">bool</span> PreferFalse = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">// This function must be implemented if Optimizable is ever set.</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target must implement TargetInstrInfo::optimizeSelect!&quot;</span>);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  }</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  /// copyPhysReg - Emit instructions to copy a pair of physical registers.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  /// This function should support copies within any legal register class as</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">  /// well as any cross-class copies created during instruction selection.</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">  /// The source and destination registers may overlap, which may require a</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">  /// careful implementation when multiple copy instructions are required for</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">  /// large registers. See for example the ARM target.</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a604474358807c5d89a16767f21c340aa">  489</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a604474358807c5d89a16767f21c340aa">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                           <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::copyPhysReg!&quot;</span>);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// storeRegToStackSlot - Store the specified register of the given register</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  /// class to the specified stack frame index. The store instruction is to be</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  /// added to the given machine basic block before the specified machine</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  /// instruction. If isKill is true, the register operand is the last use and</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  /// must be marked kill.</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a94d273699f7fdbd1a01477c4ca8014dd">  501</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a94d273699f7fdbd1a01477c4ca8014dd">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                   <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                     <span class="stringliteral">&quot;TargetInstrInfo::storeRegToStackSlot!&quot;</span>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  }</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">  /// loadRegFromStackSlot - Load the specified register of the given register</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  /// class from the specified stack frame index. The load instruction is to be</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">  /// added to the given machine basic block before the specified machine</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1f16d509bf2e2c2d0e0176f04c253a96">  514</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1f16d509bf2e2c2d0e0176f04c253a96">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                    <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                     <span class="stringliteral">&quot;TargetInstrInfo::loadRegFromStackSlot!&quot;</span>);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">  /// expandPostRAPseudo - This function is called for all pseudo instructions</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">  /// that remain after register allocation. Many pseudo instructions are</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">  /// created to help register allocation. This is the place to convert them</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">  /// into real instructions. The target can edit MI in place, or it can insert</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">  /// new instructions and erase MI. The function should return true if</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  /// anything was changed.</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af378f534e75b3841287da33292030028">  529</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af378f534e75b3841287da33292030028">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">  /// foldMemoryOperand - Attempt to fold a load or store of the specified stack</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">  /// slot into the specified machine instruction for the specified operand(s).</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">  /// If this is possible, a new instruction is returned with the specified</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">  /// operand folded, otherwise NULL is returned.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">  /// The new instruction is inserted before MI, and the client is responsible</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">  /// for removing the old instruction.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="classllvm_1_1TargetInstrInfo.html#a87d3465cea944f88b225d34b06d54aa9">foldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                                  <span class="keywordtype">int</span> FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">  /// foldMemoryOperand - Same as the previous version except it allows folding</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">  /// of any load and store from / to any address, not just from a specific</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">  /// stack slot.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="classllvm_1_1TargetInstrInfo.html#a87d3465cea944f88b225d34b06d54aa9">foldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* LoadMI) <span class="keyword">const</span>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">  /// foldMemoryOperandImpl - Target-dependent implementation for</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">  /// foldMemoryOperand. Target-independent code in foldMemoryOperand will</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">  /// take care of adding a MachineMemOperand to the newly created instruction.</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5fc3f13bdb73b9d231985d8971ee8af2">  554</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="classllvm_1_1TargetInstrInfo.html#a5fc3f13bdb73b9d231985d8971ee8af2">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* MI,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                                          <span class="keywordtype">int</span> FrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">  /// foldMemoryOperandImpl - Target-dependent implementation for</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">  /// foldMemoryOperand. Target-independent code in foldMemoryOperand will</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">  /// take care of adding a MachineMemOperand to the newly created instruction.</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a07831a06942185e7eb885c3af8c2f196">  564</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="classllvm_1_1TargetInstrInfo.html#a07831a06942185e7eb885c3af8c2f196">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* MI,</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* LoadMI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  /// canFoldMemoryOperand - Returns true for the specified load / store if</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">  /// folding is possible.</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aeb6ba41f9800599d5b5ca678db61ca2f">canFoldMemoryOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops) <span class="keyword">const</span>;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  /// unfoldMemoryOperand - Separate a single instruction which folded a load or</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">  /// a store or a load and a store into two or more instruction. If this is</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  /// possible, returns true as well as the new instructions by reference.</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a292c515febc84943f6998b38184ac13a">  581</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a292c515febc84943f6998b38184ac13a">unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs)<span class="keyword"> const</span>{</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa270202339daa1bd024bb7f86ccb3887">  587</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa270202339daa1bd024bb7f86ccb3887">unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode*&gt;</a> &amp;NewNodes)<span class="keyword"> const </span>{</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">  /// getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">  /// instruction after load / store are unfolded from an instruction of the</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">  /// specified opcode. It returns zero if the specified unfolding is not</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">  /// index of the operand which will hold the register holding the loaded</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">  /// value.</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab356e0f1832c4388bb849509af19b78a">  598</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ab356e0f1832c4388bb849509af19b78a">getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                      <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                      <span class="keywordtype">unsigned</span> *LoadRegIndex = 0)<span class="keyword"> const </span>{</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  }</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">  /// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">  /// to determine if two loads are loading from the same base address. It</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  /// should only return true if the base pointers are the same and the</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">  /// only differences between the two addresses are the offset. It also returns</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">  /// the offsets by reference.</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9d84099a4c7b35c28c8c79f51b257487">  609</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9d84099a4c7b35c28c8c79f51b257487">areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                    int64_t &amp;Offset1, int64_t &amp;Offset2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  }</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">  /// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads should</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">  /// be scheduled togther. On some targets if two loads are loading from</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">  /// have already been scheduled after Load1.</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ace7e33d7ed2f919f0d621615ee49b27e">  622</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ace7e33d7ed2f919f0d621615ee49b27e">shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                       int64_t Offset1, int64_t Offset2,</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                       <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  }</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">  /// \brief Get the base register and byte offset of a load/store instr.</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a796ec0a7a10be2163db604e91880ef84">  629</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a796ec0a7a10be2163db604e91880ef84">getLdStBaseRegImmOfs</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LdSt,</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;BaseReg, <span class="keywordtype">unsigned</span> &amp;Offset,</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6981554a1e612924bd983320acbcc609">  635</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6981554a1e612924bd983320acbcc609">enableClusterLoads</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a368baba81dca61fd16e62b10e2d2d776">  637</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a368baba81dca61fd16e62b10e2d2d776">shouldClusterLoads</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstLdSt,</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLdSt,</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                  <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">  /// \brief Can this target fuse the given instructions if they are scheduled</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">  /// adjacent.</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa55cbeb7ab9699818895de71549b023c">  645</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa55cbeb7ab9699818895de71549b023c">shouldScheduleAdjacent</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="Target_2README_8txt.html#ab24db72f7bd10b13351812874015861b">First</a>,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Second)<span class="keyword"> const </span>{</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  }</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">  /// ReverseBranchCondition - Reverses the branch condition of the specified</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">  /// condition list, returning false on success and true if it cannot be</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">  /// reversed.</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a051d866f5c8c28d14ebe529a33f5f7b1">  654</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a051d866f5c8c28d14ebe529a33f5f7b1">ReverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  }</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">  /// insertNoop - Insert a noop into the instruction stream at the specified</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">  /// point.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6bec3e5b5ab3f3b425f43e4f82c7db93">insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                          <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">  /// getNoopForMachoTarget - Return the noop instruction to use for a noop.</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a13d6b23c542d8feb0e3b6efb2934e0b4">  665</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a13d6b23c542d8feb0e3b6efb2934e0b4">getNoopForMachoTarget</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="comment">// Default to just using &#39;nop&#39; string.</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">  /// isPredicated - Returns true if the instruction is already predicated.</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">  672</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  }</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">  /// isUnpredicatedTerminator - Returns true if the instruction is a</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">  /// terminator instruction that has not been predicated.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aad7e5ed58daa51de3466752823b2f76e">isUnpredicatedTerminator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">  /// PredicateInstruction - Convert the instruction into a predicated</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">  /// instruction. It returns true if the operation was successful.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aca9723bc8d8b4a98a676f811db525732">PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred) <span class="keyword">const</span>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">  /// SubsumesPredicate - Returns true if the first specified predicate</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">  /// subsumes the second, e.g. GE subsumes GT.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa8ff81157d66b82bc2c7bf15e647015f">  689</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa8ff81157d66b82bc2c7bf15e647015f">SubsumesPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred1,</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">  /// DefinesPredicate - If the specified instruction defines any predicate</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">  /// or condition code register(s) used for predication, returns true as well</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">  /// as the definition predicate(s) by reference.</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6d3a9496095a2fe0350c9b5009857166">  697</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6d3a9496095a2fe0350c9b5009857166">DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                std::vector&lt;MachineOperand&gt; &amp;Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  }</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">  /// isPredicable - Return true if the specified instruction can be predicated.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">  /// By default, this returns true for every instruction with a</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">  /// PredicateOperand.</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a19bb501f3f8e5b43549b3aa668ee0780">  705</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a19bb501f3f8e5b43549b3aa668ee0780">isPredicable</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">isPredicable</a>();</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  }</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">  /// isSafeToMoveRegClassDefs - Return true if it&#39;s safe to move a machine</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">  /// instruction that defines the specified register class.</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a55a712162fbc804860c3a003f75fd050">  711</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a55a712162fbc804860c3a003f75fd050">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  }</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">  /// isSchedulingBoundary - Test if the given instruction should be</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">  /// considered a scheduling boundary. This primarily includes labels and</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">  /// terminators.</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">  /// Measure the specified inline asm to determine an approximation of its</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">  /// length.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a795e1ca53c2efd73621b60a7ff3e8f8e">getInlineAsmLength</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *Str,</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI) <span class="keyword">const</span>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">  /// CreateTargetHazardRecognizer - Allocate and return a hazard recognizer to</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">  /// use for this target when scheduling the machine instructions before</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">  /// register allocation.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a>*</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a61c628588f6c98ca5d2d6a501f7a8a79">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *TM,</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">  /// CreateTargetMIHazardRecognizer - Allocate and return a hazard recognizer</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">  /// to use for this target when scheduling the machine instructions before</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">  /// register allocation.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a>*</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#acfc76d1e10c53951754e601d83da0e0d">CreateTargetMIHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>*,</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">  /// CreateTargetPostRAHazardRecognizer - Allocate and return a hazard</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">  /// recognizer to use for this target when scheduling the machine instructions</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">  /// after register allocation.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a>*</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#af838e603b174909a5a50461a21801f1b">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>*,</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">  /// Provide a global flag for disabling the PreRA hazard recognizer that</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">  /// targets may choose to honor.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ab14bbc5115d8f3dbcbfde0a945171ffb">usePreRAHazardRecognizer</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">  /// can be analyzed.</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4dd2c8d7da1f1156e55819d6bce5e50d">  756</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4dd2c8d7da1f1156e55819d6bce5e50d">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;SrcReg2,</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                              <span class="keywordtype">int</span> &amp;Mask, <span class="keywordtype">int</span> &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">  /// optimizeCompareInstr - See if the comparison instruction can be converted</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">  /// into something more efficient. E.g., on ARM most instructions can set the</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  /// flags register, obviating the need for a separate CMP.</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1e4a73a15865a078e0bf946bc325838f">  765</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1e4a73a15865a078e0bf946bc325838f">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr,</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">unsigned</span> SrcReg2,</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                                    <span class="keywordtype">int</span> Mask, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  }</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">  /// optimizeLoadInstr - Try to remove the load by folding it to a register</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">  /// operand at the use. We fold the load instructions if and only if the</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">  /// def and use are in the same BB. We only look at one load and see</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">  /// defined by the load we are trying to fold. DefMI returns the machine</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">  /// instruction that defines FoldAsLoadDefReg, and the function returns</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">  /// the machine instruction generated due to folding.</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a02b424604f99e009d51557c625799a2d">  779</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="classllvm_1_1TargetInstrInfo.html#a02b424604f99e009d51557c625799a2d">optimizeLoadInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                        <span class="keywordtype">unsigned</span> &amp;FoldAsLoadDefReg,</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;DefMI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  }</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">  /// FoldImmediate - &#39;Reg&#39; is known to be defined by a move immediate</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">  /// instruction, try to fold the immediate into the use instruction.</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">  /// If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true,</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  /// then the caller may assume that DefMI has been erased from its parent</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">  /// block. The caller may assume that it will not be erased by this</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">  /// function otherwise.</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a90dfc8b8b44a5804f04032e4c98032d4">  792</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a90dfc8b8b44a5804f04032e4c98032d4">FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI,</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                             <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  }</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">  /// getNumMicroOps - Return the number of u-operations the given machine</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">  /// instruction will be decoded to on the target cpu. The itinerary&#39;s</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">  /// IssueWidth is the number of microops that can be dispatched each</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">  /// cycle. An instruction with zero microops takes no dispatch resources.</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a51d38fbb0d2a4134718f08a8e230e447">getNumMicroOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">  /// isZeroCost - Return true for pseudo instructions that don&#39;t consume any</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">  /// machine resources in their current form. These are common cases that the</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">  /// scheduler should consider free, rather than conservatively handling them</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">  /// as instructions with no itinerary.</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0a7c9715261e150c7b1b98cbbaca4ffb">  808</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a0a7c9715261e150c7b1b98cbbaca4ffb">isZeroCost</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">return</span> Opcode &lt;= <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  }</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                                <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                                <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">  /// getOperandLatency - Compute and return the use operand latency of a given</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">  /// pair of def and use.</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">  /// In most cases, the static scheduling itinerary was enough to determine the</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">  /// operand latency. But it may not be possible for instructions with variable</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">  /// number of defs / uses.</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">  /// This is a raw interface to the itinerary that may be directly overriden by</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">  /// a target. Use computeOperandLatency to get the best estimate of latency.</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI,</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                                <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">  /// computeOperandLatency - Compute and return the latency of the given data</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">  /// dependent def and use when the operand indices are already known.</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a82c143383cd30e0effc703998aa6fc83">computeOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <span class="keywordtype">unsigned</span> UseIdx)</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keyword">const</span>;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">  /// getInstrLatency - Compute the instruction latency of a given instruction.</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">  /// If the instruction has higher cost when predicated, it&#39;s returned via</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">  /// PredCost.</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aaf9c5e138e520c6d2d7cd50c185141a5">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                   <span class="keywordtype">unsigned</span> *PredCost = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a51787750432fe6e9d30e82fc16f81980">getPredicationCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aaf9c5e138e520c6d2d7cd50c185141a5">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                              <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) <span class="keyword">const</span>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">  /// Return the default expected latency for a def based on it&#39;s opcode.</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a21af491ad2c61a55d087c89d7a11558c">defaultDefLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSchedModel.html">MCSchedModel</a> *SchedModel,</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI) <span class="keyword">const</span>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad657801893a8201fbbf9d329e17f9659">computeDefOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI) <span class="keyword">const</span>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">  /// isHighLatencyDef - Return true if this opcode has high latency to its</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">  /// result.</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac15d083f34aa443f5b2df03b74ccd383">  857</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac15d083f34aa443f5b2df03b74ccd383">isHighLatencyDef</a>(<span class="keywordtype">int</span> opc)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">  /// hasHighOperandLatency - Compute operand latency between a def of &#39;Reg&#39;</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">  /// and an use in the current loop, return true if the target considered</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">  /// it &#39;high&#39;. This is used by optimization passes such as machine LICM to</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">  /// determine whether it makes sense to hoist an instruction out even in</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">  /// high register pressure situation.</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af29fd25c7daf875691c8f4f97d6b4822">  865</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af29fd25c7daf875691c8f4f97d6b4822">hasHighOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>,</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  }</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">  /// hasLowDefLatency - Compute operand latency of a def of &#39;Reg&#39;, return true</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">  /// if the target considered it &#39;low&#39;.</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a90706ef4d02ab24360d2cda5dc432584">hasLowDefLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">  /// verifyInstruction - Perform target specific instruction verification.</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa08d4d2d740424f1e3b20565b55b0b12">  880</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa08d4d2d740424f1e3b20565b55b0b12">verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">  /// getExecutionDomain - Return the current execution domain and bit mask of</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">  /// possible domains for instruction.</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">  /// Some micro-architectures have multiple execution domains, and multiple</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">  /// opcodes that perform the same operation in different domains.  For</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">  /// example, the x86 architecture provides the por, orps, and orpd</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">  /// instructions that all do the same thing.  There is a latency penalty if a</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">  /// register is written in one domain and read in another.</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">  /// This function returns a pair (domain, mask) containing the execution</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">  /// domain of MI, and a bit mask of possible domains.  The setExecutionDomain</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">  /// function can be used to change the opcode to one of the domains in the</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">  /// bit mask.  Instructions whose execution domain can&#39;t be changed should</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">  /// return a 0 mask.</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">  /// The execution domain numbers don&#39;t have any special meaning except domain</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">  /// 0 is used for instructions that are not associated with any interesting</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">  /// execution domain.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::pair&lt;uint16_t, uint16_t&gt;</div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a99ffbdc1a4d19aac6195a654c37265ba">  904</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a99ffbdc1a4d19aac6195a654c37265ba">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="keywordflow">return</span> std::make_pair(0, 0);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  }</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">  /// setExecutionDomain - Change the opcode of MI to execute in Domain.</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  /// The bit (1 &lt;&lt; Domain) must be set in the mask returned from</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  /// getExecutionDomain(MI).</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a27c69a53f673883a534a8f763023a12b">  913</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a27c69a53f673883a534a8f763023a12b">setExecutionDomain</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Domain)<span class="keyword"> const </span>{}</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">  /// getPartialRegUpdateClearance - Returns the preferred minimum clearance</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">  /// before an instruction with an unwanted partial register update.</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">  /// Some instructions only write part of a register, and implicitly need to</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">  /// read the other parts of the register.  This may cause unwanted stalls</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">  /// preventing otherwise unrelated instructions from executing in parallel in</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">  /// an out-of-order CPU.</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">  /// For example, the x86 instruction cvtsi2ss writes its result to bits</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">  /// [31:0] of the destination xmm register. Bits [127:32] are unaffected, so</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">  /// the instruction needs to wait for the old value of the register to become</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">  /// available:</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">  ///   addps %xmm1, %xmm0</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">  ///   movaps %xmm0, (%rax)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">  ///   cvtsi2ss %rbx, %xmm0</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">  /// In the code above, the cvtsi2ss instruction needs to wait for the addps</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">  /// instruction before it can issue, even though the high bits of %xmm0</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">  /// probably aren&#39;t needed.</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">  /// This hook returns the preferred clearance before MI, measured in</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">  /// instructions.  Other defs of MI&#39;s operand OpNum are avoided in the last N</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">  /// instructions before MI.  It should only return a positive value for</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">  /// unwanted dependencies.  If the old bits of the defined register have</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">  /// useful values, or if MI is determined to otherwise read the dependency,</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">  /// the hook should return 0.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">  /// The unwanted dependency may be handled by:</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">  /// 1. Allocating the same register for an MI def and use.  That makes the</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">  ///    unwanted dependency identical to a required dependency.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">  /// 2. Allocating a register for the def that has no defs in the previous N</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">  ///    instructions.</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">  /// 3. Calling breakPartialRegDependency() with the same arguments.  This</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">  ///    allows the target to insert a dependency breaking instruction.</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af413342a12d9a5c343ded224bbe9eb01">  956</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#af413342a12d9a5c343ded224bbe9eb01">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <span class="comment">// The default implementation returns 0 for no partial register dependency.</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  }</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">  /// \brief Return the minimum clearance before an instruction that reads an</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">  /// unused register.</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">  /// For example, AVX instructions may copy part of an register operand into</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">  /// the unused high bits of the destination register.</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">  /// vcvtsi2sdq %rax, %xmm0&lt;undef&gt;, %xmm14</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">  /// In the code above, vcvtsi2sdq copies %xmm0[127:64] into %xmm14 creating a</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">  /// false dependence on any previous write to %xmm0.</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">  /// This hook works similarly to getPartialRegUpdateClearance, except that it</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">  /// does not take an operand index. Instead sets \p OpNum to the index of the</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">  /// unused register.</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a929748e091003a638d3533bb918b7e45">  976</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a929748e091003a638d3533bb918b7e45">getUndefRegClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> &amp;OpNum,</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="comment">// The default implementation returns 0 for no undef register dependency.</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  }</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">  /// breakPartialRegDependency - Insert a dependency-breaking instruction</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">  /// before MI to eliminate an unwanted dependency on OpNum.</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">  /// If it wasn&#39;t possible to avoid a def in the last N instructions before MI</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">  /// (see getPartialRegUpdateClearance), this hook will be called to break the</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">  /// unwanted dependency.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">  /// On x86, an xorps instruction can be used as a dependency breaker:</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">  ///   addps %xmm1, %xmm0</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">  ///   movaps %xmm0, (%rax)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">  ///   xorps %xmm0, %xmm0</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">  ///   cvtsi2ss %rbx, %xmm0</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">  /// An &lt;imp-kill&gt; operand should be added to MI if an instruction was</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">  /// inserted.  This ties the instructions together in the post-ra scheduler.</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7bff6039f0a9b6bef571f21cea4b8026"> 1000</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a7bff6039f0a9b6bef571f21cea4b8026">breakPartialRegDependency</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{}</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">  /// Create machine specific model for scheduling.</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a>*</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a564ba9ab78d2c5ce054edb58b527770a"> 1005</a></span>&#160;    <a class="code" href="classllvm_1_1TargetInstrInfo.html#a564ba9ab78d2c5ce054edb58b527770a">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a>*, <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>*)<span class="keyword"> const </span>{</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  }</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordtype">int</span> CallFrameSetupOpcode, CallFrameDestroyOpcode;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;};</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa9d962aba2d3948781454c0e85782bc7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa9d962aba2d3948781454c0e85782bc7">llvm::TargetInstrInfo::duplicate</a></div><div class="ttdeci">virtual MachineInstr * duplicate(MachineInstr *Orig, MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00328">TargetInstrInfo.cpp:328</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00538">ScheduleDAG.h:538</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_acfc76d1e10c53951754e601d83da0e0d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#acfc76d1e10c53951754e601d83da0e0d">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer(const InstrItineraryData *, const ScheduleDAG *DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00597">TargetInstrInfo.cpp:597</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a796ec0a7a10be2163db604e91880ef84"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a796ec0a7a10be2163db604e91880ef84">llvm::TargetInstrInfo::getLdStBaseRegImmOfs</a></div><div class="ttdeci">virtual bool getLdStBaseRegImmOfs(MachineInstr *LdSt, unsigned &amp;BaseReg, unsigned &amp;Offset, const TargetRegisterInfo *TRI) const </div><div class="ttdoc">Get the base register and byte offset of a load/store instr. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00629">TargetInstrInfo.h:629</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a27c7fb6a9e0432601471a7f330a09ac0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a27c7fb6a9e0432601471a7f330a09ac0">llvm::TargetInstrInfo::optimizeSelect</a></div><div class="ttdeci">virtual MachineInstr * optimizeSelect(MachineInstr *MI, bool PreferFalse=false) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00475">TargetInstrInfo.h:475</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a73d7770e810be0d9a7dc9566fbb50a4e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a73d7770e810be0d9a7dc9566fbb50a4e">llvm::TargetInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00366">TargetInstrInfo.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adec2e9e3420db9ba1f62f20daa4a3466"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adec2e9e3420db9ba1f62f20daa4a3466">llvm::TargetInstrInfo::hasStoreToStackSlot</a></div><div class="ttdeci">virtual bool hasStoreToStackSlot(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00262">TargetInstrInfo.cpp:262</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a575dbec1cd0f3548f6f462d41ecf6cb9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a575dbec1cd0f3548f6f462d41ecf6cb9">llvm::TargetInstrInfo::insertSelect</a></div><div class="ttdeci">virtual void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DstReg, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned TrueReg, unsigned FalseReg) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00428">TargetInstrInfo.h:428</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4dd2c8d7da1f1156e55819d6bce5e50d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4dd2c8d7da1f1156e55819d6bce5e50d">llvm::TargetInstrInfo::analyzeCompare</a></div><div class="ttdeci">virtual bool analyzeCompare(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;Mask, int &amp;Value) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00756">TargetInstrInfo.h:756</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a82c143383cd30e0effc703998aa6fc83"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82c143383cd30e0effc703998aa6fc83">llvm::TargetInstrInfo::computeOperandLatency</a></div><div class="ttdeci">unsigned computeOperandLatency(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00742">TargetInstrInfo.cpp:742</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7bff6039f0a9b6bef571f21cea4b8026"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7bff6039f0a9b6bef571f21cea4b8026">llvm::TargetInstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">virtual void breakPartialRegDependency(MachineBasicBlock::iterator MI, unsigned OpNum, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01000">TargetInstrInfo.h:1000</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7c1f1aecc832e41a5925374bfddc0798"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7c1f1aecc832e41a5925374bfddc0798">llvm::TargetInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">virtual bool hasLoadFromStackSlot(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00244">TargetInstrInfo.cpp:244</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab14bbc5115d8f3dbcbfde0a945171ffb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab14bbc5115d8f3dbcbfde0a945171ffb">llvm::TargetInstrInfo::usePreRAHazardRecognizer</a></div><div class="ttdeci">bool usePreRAHazardRecognizer() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00583">TargetInstrInfo.cpp:583</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a641441a84a88e01223f3c091dfb50694"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">llvm::TargetInstrInfo::AnalyzeBranch</a></div><div class="ttdeci">virtual bool AnalyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00287">TargetInstrInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af838e603b174909a5a50461a21801f1b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af838e603b174909a5a50461a21801f1b">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *, const ScheduleDAG *DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00605">TargetInstrInfo.cpp:605</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab356e0f1832c4388bb849509af19b78a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab356e0f1832c4388bb849509af19b78a">llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">virtual unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=0) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00598">TargetInstrInfo.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00131">MCSchedule.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00257">MachineInstr.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a22fb9be009a2aa1765c6aa3190abd89f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr *MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00561">TargetInstrInfo.cpp:561</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a03fe3281573d3aea69ae33de8c3bb4b6"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a03fe3281573d3aea69ae33de8c3bb4b6">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a></div><div class="ttdeci">int getCallFrameSetupOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00104">TargetInstrInfo.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ace7e33d7ed2f919f0d621615ee49b27e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ace7e33d7ed2f919f0d621615ee49b27e">llvm::TargetInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00622">TargetInstrInfo.h:622</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a63043610d2057d735979579de532c445"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a63043610d2057d735979579de532c445">llvm::TargetInstrInfo::reMaterialize</a></div><div class="ttdeci">virtual void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr *Orig, const TargetRegisterInfo &amp;TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00310">TargetInstrInfo.cpp:310</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0d849a159edcf1ef9591e939a0f998c7"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0d849a159edcf1ef9591e939a0f998c7">llvm::MCInstrDesc::isRematerializable</a></div><div class="ttdeci">bool isRematerializable() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00457">MCInstrDesc.h:457</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abce62a681f245fc78059890e4ca83210"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abce62a681f245fc78059890e4ca83210">llvm::TargetInstrInfo::RemoveBranch</a></div><div class="ttdeci">virtual unsigned RemoveBranch(MachineBasicBlock &amp;MBB) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00297">TargetInstrInfo.h:297</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a07831a06942185e7eb885c3af8c2f196"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a07831a06942185e7eb885c3af8c2f196">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, MachineInstr *LoadMI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00564">TargetInstrInfo.h:564</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a87d3465cea944f88b225d34b06d54aa9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a87d3465cea944f88b225d34b06d54aa9">llvm::TargetInstrInfo::foldMemoryOperand</a></div><div class="ttdeci">MachineInstr * foldMemoryOperand(MachineBasicBlock::iterator MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00382">TargetInstrInfo.cpp:382</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6d3a9496095a2fe0350c9b5009857166"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6d3a9496095a2fe0350c9b5009857166">llvm::TargetInstrInfo::DefinesPredicate</a></div><div class="ttdeci">virtual bool DefinesPredicate(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00697">TargetInstrInfo.h:697</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa0dd024b25b8f3328f3c1763bd98be9b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa0dd024b25b8f3328f3c1763bd98be9b">llvm::TargetInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00132">TargetInstrInfo.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af29fd25c7daf875691c8f4f97d6b4822"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af29fd25c7daf875691c8f4f97d6b4822">llvm::TargetInstrInfo::hasHighOperandLatency</a></div><div class="ttdeci">virtual bool hasHighOperandLatency(const InstrItineraryData *ItinData, const MachineRegisterInfo *MRI, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00865">TargetInstrInfo.h:865</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a51787750432fe6e9d30e82fc16f81980"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a51787750432fe6e9d30e82fc16f81980">llvm::TargetInstrInfo::getPredicationCost</a></div><div class="ttdeci">virtual unsigned getPredicationCost(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00675">TargetInstrInfo.cpp:675</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00082">MachineMemOperand.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2859d4a28519721095d55c60d341c585"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2859d4a28519721095d55c60d341c585">llvm::TargetInstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00161">TargetInstrInfo.h:161</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa8ff81157d66b82bc2c7bf15e647015f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa8ff81157d66b82bc2c7bf15e647015f">llvm::TargetInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">virtual bool SubsumesPredicate(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00689">TargetInstrInfo.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af413342a12d9a5c343ded224bbe9eb01"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af413342a12d9a5c343ded224bbe9eb01">llvm::TargetInstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">virtual unsigned getPartialRegUpdateClearance(const MachineInstr *MI, unsigned OpNum, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00956">TargetInstrInfo.h:956</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a6b5a647ad7de4a9bdb8249a1856e171d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">llvm::MCInstrDesc::isPredicable</a></div><div class="ttdeci">bool isPredicable() const </div><div class="ttdoc">Return true if this instruction has a predicate operand that controls execution. It may be set to &amp;#39;al...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00310">MCInstrDesc.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ae581a6212962134c2e78b968c77d11ce"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae581a6212962134c2e78b968c77d11ce">llvm::TargetInstrInfo::analyzeSelect</a></div><div class="ttdeci">virtual bool analyzeSelect(const MachineInstr *MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00454">TargetInstrInfo.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5c36456408da4afa0fa2f60a9da88ddb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5c36456408da4afa0fa2f60a9da88ddb">llvm::TargetInstrInfo::commuteInstruction</a></div><div class="ttdeci">virtual MachineInstr * commuteInstruction(MachineInstr *MI, bool NewMI=false) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00119">TargetInstrInfo.cpp:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a13d6b23c542d8feb0e3b6efb2934e0b4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a13d6b23c542d8feb0e3b6efb2934e0b4">llvm::TargetInstrInfo::getNoopForMachoTarget</a></div><div class="ttdeci">virtual void getNoopForMachoTarget(MCInst &amp;NopInst) const </div><div class="ttdoc">getNoopForMachoTarget - Return the noop instruction to use for a noop. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00665">TargetInstrInfo.h:665</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a202fa4e697f1ebd30bfe95d3ccbb2541"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a202fa4e697f1ebd30bfe95d3ccbb2541">llvm::TargetInstrInfo::getStackSlotRange</a></div><div class="ttdeci">virtual bool getStackSlotRange(const TargetRegisterClass *RC, unsigned SubIdx, unsigned &amp;Size, unsigned &amp;Offset, const TargetMachine *TM) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00280">TargetInstrInfo.cpp:280</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a051d866f5c8c28d14ebe529a33f5f7b1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a051d866f5c8c28d14ebe529a33f5f7b1">llvm::TargetInstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">virtual bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00654">TargetInstrInfo.h:654</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6981554a1e612924bd983320acbcc609"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6981554a1e612924bd983320acbcc609">llvm::TargetInstrInfo::enableClusterLoads</a></div><div class="ttdeci">virtual bool enableClusterLoads() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00635">TargetInstrInfo.h:635</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00047">TargetInstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a564ba9ab78d2c5ce054edb58b527770a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a564ba9ab78d2c5ce054edb58b527770a">llvm::TargetInstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">virtual DFAPacketizer * CreateTargetScheduleState(const TargetMachine *, const ScheduleDAG *) const </div><div class="ttdoc">Create machine specific model for scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01005">TargetInstrInfo.h:1005</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00025">BranchProbability.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00042">MCAsmInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a90706ef4d02ab24360d2cda5dc432584"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a90706ef4d02ab24360d2cda5dc432584">llvm::TargetInstrInfo::hasLowDefLatency</a></div><div class="ttdeci">virtual bool hasLowDefLatency(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00691">TargetInstrInfo.cpp:691</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7f95e96904d51b281dc64300de788d28"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7f95e96904d51b281dc64300de788d28">llvm::TargetInstrInfo::isStackSlotCopy</a></div><div class="ttdeci">virtual bool isStackSlotCopy(const MachineInstr *MI, int &amp;DestFrameIndex, int &amp;SrcFrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00179">TargetInstrInfo.h:179</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_ab24db72f7bd10b13351812874015861b"><div class="ttname"><a href="Target_2README_8txt.html#ab24db72f7bd10b13351812874015861b">First</a></div><div class="ttdeci">into llvm powi allowing the code generator to produce balanced multiplication trees First</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00051">Target/README.txt:51</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a3ea770249f2cc62c0317639a0bd1839c"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3ea770249f2cc62c0317639a0bd1839c">llvm::TargetInstrInfo::produceSameValue</a></div><div class="ttdeci">virtual bool produceSameValue(const MachineInstr *MI0, const MachineInstr *MI1, const MachineRegisterInfo *MRI=0) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00322">TargetInstrInfo.cpp:322</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a02b424604f99e009d51557c625799a2d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a02b424604f99e009d51557c625799a2d">llvm::TargetInstrInfo::optimizeLoadInstr</a></div><div class="ttdeci">virtual MachineInstr * optimizeLoadInstr(MachineInstr *MI, const MachineRegisterInfo *MRI, unsigned &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00779">TargetInstrInfo.h:779</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9d84099a4c7b35c28c8c79f51b257487"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9d84099a4c7b35c28c8c79f51b257487">llvm::TargetInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00609">TargetInstrInfo.h:609</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1f16d509bf2e2c2d0e0176f04c253a96"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1f16d509bf2e2c2d0e0176f04c253a96">llvm::TargetInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">virtual void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00514">TargetInstrInfo.h:514</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a929748e091003a638d3533bb918b7e45"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a929748e091003a638d3533bb918b7e45">llvm::TargetInstrInfo::getUndefRegClearance</a></div><div class="ttdeci">virtual unsigned getUndefRegClearance(const MachineInstr *MI, unsigned &amp;OpNum, const TargetRegisterInfo *TRI) const </div><div class="ttdoc">Return the minimum clearance before an instruction that reads an unused register. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00976">TargetInstrInfo.h:976</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa8d4d336ac91a47a6e4568ba18b9d66a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa8d4d336ac91a47a6e4568ba18b9d66a">llvm::TargetInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00153">TargetInstrInfo.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a292c515febc84943f6998b38184ac13a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a292c515febc84943f6998b38184ac13a">llvm::TargetInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">virtual bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00581">TargetInstrInfo.h:581</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a58828d497322dfd682115040b018a57f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a58828d497322dfd682115040b018a57f">llvm::TargetInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00351">TargetInstrInfo.h:351</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a368baba81dca61fd16e62b10e2d2d776"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a368baba81dca61fd16e62b10e2d2d776">llvm::TargetInstrInfo::shouldClusterLoads</a></div><div class="ttdeci">virtual bool shouldClusterLoads(MachineInstr *FirstLdSt, MachineInstr *SecondLdSt, unsigned NumLoads) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00637">TargetInstrInfo.h:637</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a91998beb301ffbef04133d69c8c269cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a91998beb301ffbef04133d69c8c269cd">llvm::TargetInstrInfo::TargetInstrInfo</a></div><div class="ttdeci">TargetInstrInfo(int CFSetupOpcode=-1, int CFDestroyOpcode=-1)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00051">TargetInstrInfo.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a94d273699f7fdbd1a01477c4ca8014dd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a94d273699f7fdbd1a01477c4ca8014dd">llvm::TargetInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">virtual void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00501">TargetInstrInfo.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a27c69a53f673883a534a8f763023a12b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a27c69a53f673883a534a8f763023a12b">llvm::TargetInstrInfo::setExecutionDomain</a></div><div class="ttdeci">virtual void setExecutionDomain(MachineInstr *MI, unsigned Domain) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00913">TargetInstrInfo.h:913</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0a7c9715261e150c7b1b98cbbaca4ffb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0a7c9715261e150c7b1b98cbbaca4ffb">llvm::TargetInstrInfo::isZeroCost</a></div><div class="ttdeci">bool isZeroCost(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00808">TargetInstrInfo.h:808</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aca9723bc8d8b4a98a676f811db525732"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aca9723bc8d8b4a98a676f811db525732">llvm::TargetInstrInfo::PredicateInstruction</a></div><div class="ttdeci">virtual bool PredicateInstruction(MachineInstr *MI, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00214">TargetInstrInfo.cpp:214</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aad2b97c6aba5419ec23a68845884bc79"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aad2b97c6aba5419ec23a68845884bc79">llvm::TargetInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">virtual bool isReallyTriviallyReMaterializable(const MachineInstr *MI, AliasAnalysis *AA) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00083">TargetInstrInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6bec3e5b5ab3f3b425f43e4f82c7db93"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6bec3e5b5ab3f3b425f43e4f82c7db93">llvm::TargetInstrInfo::insertNoop</a></div><div class="ttdeci">virtual void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00060">TargetInstrInfo.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad9e538e3c2a9c21355a1bc8f04c697e6"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad9e538e3c2a9c21355a1bc8f04c697e6">llvm::TargetInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">virtual bool findCommutedOpIndices(MachineInstr *MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00180">TargetInstrInfo.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac2c402f5f405a15e3356949d3d1900c3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">llvm::TargetInstrInfo::~TargetInstrInfo</a></div><div class="ttdeci">virtual ~TargetInstrInfo()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00036">TargetInstrInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a51d38fbb0d2a4134718f08a8e230e447"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a51d38fbb0d2a4134718f08a8e230e447">llvm::TargetInstrInfo::getNumMicroOps</a></div><div class="ttdeci">virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00648">TargetInstrInfo.cpp:648</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a44615a621d026eb7259dae2335fd835a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a44615a621d026eb7259dae2335fd835a">llvm::TargetInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">virtual MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00231">TargetInstrInfo.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa08d4d2d740424f1e3b20565b55b0b12"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa08d4d2d740424f1e3b20565b55b0b12">llvm::TargetInstrInfo::verifyInstruction</a></div><div class="ttdeci">virtual bool verifyInstruction(const MachineInstr *MI, StringRef &amp;ErrInfo) const </div><div class="ttdoc">verifyInstruction - Perform target specific instruction verification. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00880">TargetInstrInfo.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aad7e5ed58daa51de3466752823b2f76e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aad7e5ed58daa51de3466752823b2f76e">llvm::TargetInstrInfo::isUnpredicatedTerminator</a></div><div class="ttdeci">virtual bool isUnpredicatedTerminator(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00202">TargetInstrInfo.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a19bb501f3f8e5b43549b3aa668ee0780"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a19bb501f3f8e5b43549b3aa668ee0780">llvm::TargetInstrInfo::isPredicable</a></div><div class="ttdeci">virtual bool isPredicable(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00705">TargetInstrInfo.h:705</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a8afe41bda071ea77c815f7bd436fdd82"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8afe41bda071ea77c815f7bd436fdd82">llvm::TargetInstrInfo::InsertBranch</a></div><div class="ttdeci">virtual unsigned InsertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00311">TargetInstrInfo.h:311</a></div></div>
<div class="ttc" id="Compiler_8h_html_aacca75352b8e153274310c374564eb01"><div class="ttname"><a href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a></div><div class="ttdeci">#define LLVM_DELETED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00137">Compiler.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a21af491ad2c61a55d087c89d7a11558c"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a21af491ad2c61a55d087c89d7a11558c">llvm::TargetInstrInfo::defaultDefLatency</a></div><div class="ttdeci">unsigned defaultDefLatency(const MCSchedModel *SchedModel, const MachineInstr *DefMI) const </div><div class="ttdoc">Return the default expected latency for a def based on it&amp;#39;s opcode. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00664">TargetInstrInfo.cpp:664</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00043">DFAPacketizer.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a604474358807c5d89a16767f21c340aa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a604474358807c5d89a16767f21c340aa">llvm::TargetInstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00489">TargetInstrInfo.h:489</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aaf9c5e138e520c6d2d7cd50c185141a5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aaf9c5e138e520c6d2d7cd50c185141a5">llvm::TargetInstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=0) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00680">TargetInstrInfo.cpp:680</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a61c628588f6c98ca5d2d6a501f7a8a79"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a61c628588f6c98ca5d2d6a501f7a8a79">llvm::TargetInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetMachine *TM, const ScheduleDAG *DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00589">TargetInstrInfo.cpp:589</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7fb23b6fb5a15b972eb3eaea96582d22"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7fb23b6fb5a15b972eb3eaea96582d22">llvm::TargetInstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">virtual bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00327">TargetInstrInfo.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa270202339daa1bd024bb7f86ccb3887"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa270202339daa1bd024bb7f86ccb3887">llvm::TargetInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">virtual bool unfoldMemoryOperand(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00587">TargetInstrInfo.h:587</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a795e1ca53c2efd73621b60a7ff3e8f8e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a795e1ca53c2efd73621b60a7ff3e8f8e">llvm::TargetInstrInfo::getInlineAsmLength</a></div><div class="ttdeci">virtual unsigned getInlineAsmLength(const char *Str, const MCAsmInfo &amp;MAI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00073">TargetInstrInfo.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a90dfc8b8b44a5804f04032e4c98032d4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a90dfc8b8b44a5804f04032e4c98032d4">llvm::TargetInstrInfo::FoldImmediate</a></div><div class="ttdeci">virtual bool FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI, unsigned Reg, MachineRegisterInfo *MRI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00792">TargetInstrInfo.h:792</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0a6fbb065b05fae5d31013246c4ea8d9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0a6fbb065b05fae5d31013246c4ea8d9">llvm::TargetInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00338">TargetInstrInfo.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9fcdc96a6712deb1a8a3d2e18af6db3f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9fcdc96a6712deb1a8a3d2e18af6db3f">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00124">TargetInstrInfo.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">llvm::TargetOpcode::IMPLICIT_DEF</a></div><div class="ttdoc">IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00052">TargetOpcodes.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5fc3f13bdb73b9d231985d8971ee8af2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5fc3f13bdb73b9d231985d8971ee8af2">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00554">TargetInstrInfo.h:554</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1e4a73a15865a078e0bf946bc325838f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1e4a73a15865a078e0bf946bc325838f">llvm::TargetInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">virtual bool optimizeCompareInstr(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int Mask, int Value, const MachineRegisterInfo *MRI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00765">TargetInstrInfo.h:765</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aeb6ba41f9800599d5b5ca678db61ca2f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aeb6ba41f9800599d5b5ca678db61ca2f">llvm::TargetInstrInfo::canFoldMemoryOperand</a></div><div class="ttdeci">virtual bool canFoldMemoryOperand(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00370">TargetInstrInfo.cpp:370</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adc939be170e88a125dc61b64294de450"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">llvm::TargetInstrInfo::getOperandLatency</a></div><div class="ttdeci">virtual int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00616">TargetInstrInfo.cpp:616</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5646521387b41101f06d6713b11ea209"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5646521387b41101f06d6713b11ea209">llvm::TargetInstrInfo::canInsertSelect</a></div><div class="ttdeci">virtual bool canInsertSelect(const MachineBasicBlock &amp;MBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned TrueReg, unsigned FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00404">TargetInstrInfo.h:404</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3a6c420b513e8a1597af8c91f7246947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3a6c420b513e8a1597af8c91f7246947">llvm::MCInstrDesc::isSelect</a></div><div class="ttdeci">bool isSelect() const </div><div class="ttdoc">Return true if this is a select instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00331">MCInstrDesc.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9fdd9266343e4bfba10c1f8ab7fc4e0a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9fdd9266343e4bfba10c1f8ab7fc4e0a">llvm::TargetInstrInfo::isTriviallyReMaterializable</a></div><div class="ttdeci">bool isTriviallyReMaterializable(const MachineInstr *MI, AliasAnalysis *AA=0) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00068">TargetInstrInfo.h:68</a></div></div>
<div class="ttc" id="DFAPacketizer_8h_html"><div class="ttname"><a href="DFAPacketizer_8h.html">DFAPacketizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00066">Value.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad657801893a8201fbbf9d329e17f9659"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad657801893a8201fbbf9d329e17f9659">llvm::TargetInstrInfo::computeDefOperandLatency</a></div><div class="ttdeci">int computeDefOperandLatency(const InstrItineraryData *ItinData, const MachineInstr *DefMI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00715">TargetInstrInfo.cpp:715</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a99ffbdc1a4d19aac6195a654c37265ba"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a99ffbdc1a4d19aac6195a654c37265ba">llvm::TargetInstrInfo::getExecutionDomain</a></div><div class="ttdeci">virtual std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00904">TargetInstrInfo.h:904</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af378f534e75b3841287da33292030028"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af378f534e75b3841287da33292030028">llvm::TargetInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00529">TargetInstrInfo.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00303">MachineFunction.h:303</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2a69dd402cbc7f6282c93c32161395bc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00672">TargetInstrInfo.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a55a712162fbc804860c3a003f75fd050"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a55a712162fbc804860c3a003f75fd050">llvm::TargetInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">virtual bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00711">TargetInstrInfo.h:711</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00041">StringRef.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aabf764b704ed905ec6841a8872815bff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;TID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00040">TargetInstrInfo.cpp:40</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4ce2ca712a90bff9992be2257735ae60"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4ce2ca712a90bff9992be2257735ae60">llvm::TargetInstrInfo::ReplaceTailWithBranchTo</a></div><div class="ttdeci">virtual void ReplaceTailWithBranchTo(MachineBasicBlock::iterator Tail, MachineBasicBlock *NewDest) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00099">TargetInstrInfo.cpp:99</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1057d0ad3ec077901aff0251d1c0811b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1057d0ad3ec077901aff0251d1c0811b">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a></div><div class="ttdeci">int getCallFrameDestroyOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00105">TargetInstrInfo.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa55cbeb7ab9699818895de71549b023c"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa55cbeb7ab9699818895de71549b023c">llvm::TargetInstrInfo::shouldScheduleAdjacent</a></div><div class="ttdeci">virtual bool shouldScheduleAdjacent(MachineInstr *First, MachineInstr *Second) const </div><div class="ttdoc">Can this target fuse the given instructions if they are scheduled adjacent. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00645">TargetInstrInfo.h:645</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9838b8c2c1e3d71ad10ee23d112f8196"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9838b8c2c1e3d71ad10ee23d112f8196">llvm::TargetInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">virtual bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00382">TargetInstrInfo.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af49ada178a7a99bdb7efa200612b1aab"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af49ada178a7a99bdb7efa200612b1aab">llvm::TargetInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">virtual bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00113">TargetInstrInfo.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac15d083f34aa443f5b2df03b74ccd383"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac15d083f34aa443f5b2df03b74ccd383">llvm::TargetInstrInfo::isHighLatencyDef</a></div><div class="ttdeci">virtual bool isHighLatencyDef(int opc) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00857">TargetInstrInfo.h:857</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:02:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
