// Code your design here
module priority4X2(
  input [3:0]in,
  output reg[1:0]out,
  output reg valid
);
  integer i;
  
  always@(*)
    begin
      out=2'b00;
      valid=0;
       
      for(i=3;i>=0;i=i-1)
        begin
          if(in[i]) begin
            
            out=i[1:0];
          	valid=1;
          	i=-1;
          end
        end
    end
endmodule
          
          
  
  