/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [7:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  reg [17:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_8z;
  reg [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(celloutsig_1_0z[0] ? in_data[171] : celloutsig_1_0z[2]);
  assign celloutsig_1_5z = !(in_data[163] ? celloutsig_1_4z : celloutsig_1_1z[0]);
  assign celloutsig_0_41z = ~celloutsig_0_29z;
  assign celloutsig_1_16z = ~celloutsig_1_6z;
  assign celloutsig_0_13z = ~(in_data[60] ^ _00_);
  assign celloutsig_0_29z = ~(_01_ ^ celloutsig_0_21z);
  reg [15:0] _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 16'h0000;
    else _10_ <= { celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z };
  assign out_data[111:96] = _10_;
  reg [2:0] _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 3'h0;
    else _11_ <= { celloutsig_0_5z[15:14], celloutsig_0_3z };
  assign { _00_, _01_, _02_[0] } = _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 8'h00;
    else _03_ <= { in_data[44:40], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[93:91] / { 1'h1, in_data[7:6] };
  assign celloutsig_1_1z = in_data[174:170] / { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[4:1] / { 1'h1, in_data[135:133] };
  assign celloutsig_1_8z = { celloutsig_1_7z[4], 3'h0, celloutsig_1_6z } / { 1'h1, in_data[153:150] };
  assign celloutsig_1_11z = celloutsig_1_1z[3:0] / { 1'h1, celloutsig_1_7z[4], 2'h0 };
  assign celloutsig_0_15z = celloutsig_0_11z[4:2] / { 1'h1, celloutsig_0_2z[6:5] };
  assign celloutsig_0_2z = { _03_[7:3], celloutsig_0_0z } / { 1'h1, _03_[3:0], celloutsig_0_0z[2:1], in_data[0] };
  assign celloutsig_0_11z = celloutsig_0_8z[12:6] / { 1'h1, celloutsig_0_4z[6:1] };
  assign celloutsig_0_3z = in_data[77:43] == { _03_, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_45z = ! celloutsig_0_20z[5:3];
  assign celloutsig_1_13z = ! { celloutsig_1_0z[2:1], celloutsig_1_4z };
  assign celloutsig_1_4z = in_data[149:146] || in_data[158:155];
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } || { in_data[146:132], celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_7z[10:7] || celloutsig_1_8z[4:1];
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z } || in_data[181:173];
  assign celloutsig_1_18z = celloutsig_1_14z & celloutsig_1_2z;
  assign celloutsig_0_21z = celloutsig_0_11z[0] & celloutsig_0_13z;
  assign celloutsig_0_4z = celloutsig_0_2z ^ { _03_[6:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_5z[17:4] ^ celloutsig_0_5z[16:3];
  assign celloutsig_0_20z = in_data[73:64] ^ { celloutsig_0_15z[1:0], _03_ };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 4'h0;
    else if (!clkin_data[160]) celloutsig_1_0z = in_data[117:114];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 18'h00000;
    else if (clkin_data[128]) celloutsig_0_5z = { celloutsig_0_2z[0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign { celloutsig_1_7z[4], celloutsig_1_7z[21:5] } = { celloutsig_1_6z, in_data[150:134] } ^ { celloutsig_1_5z, in_data[119:103] };
  assign _02_[2:1] = { _00_, _01_ };
  assign celloutsig_1_7z[3:0] = 4'h0;
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_41z, celloutsig_0_45z };
endmodule
