Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 14 00:27:45 2020
| Host         : DESKTOP-SJO1R2H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Assignment_control_sets_placed.rpt
| Design       : Assignment
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     14 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              66 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             116 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------+--------------------+------------------+----------------+
|              Clock Signal             |         Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------------------------+------------------------------+--------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG                      | an[3]_i_2_n_0                | an[3]_i_1_n_0      |                2 |              8 |
|  CLOCK_IBUF_BUFG                      | blink_3_i_1_n_0              |                    |                2 |              8 |
|  CLOCK_IBUF_BUFG                      | seg[7]_i_1_n_0               |                    |                6 |             14 |
| ~use_but_UD/dff_out_reg               |                              |                    |                4 |             20 |
|  CLOCK_IBUF_BUFG                      | update_QUAR_0/dff_out_reg    |                    |                5 |             20 |
|  CLOCK_IBUF_BUFG                      | update_trail_led[11]_i_1_n_0 |                    |                2 |             24 |
|  CLOCK_IBUF_BUFG                      | p_0_in                       | pointer[1]_i_1_n_0 |                2 |             24 |
|  use_but_UD/reset_pos0_reg[3]_i_2_n_0 |                              |                    |                7 |             32 |
|  CLOCK_IBUF_BUFG                      | pos_3                        | pointer[1]_i_1_n_0 |                7 |             36 |
|  CLOCK_IBUF_BUFG                      | led[11]_i_2_n_0              | led[11]_i_1_n_0    |                9 |             48 |
|  CLOCK_IBUF_BUFG                      |                              |                    |                9 |             62 |
+---------------------------------------+------------------------------+--------------------+------------------+----------------+


