Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 19:04:39 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.292        0.000                      0                  856        0.099        0.000                      0                  856        4.500        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.292        0.000                      0                  856        0.099        0.000                      0                  856        4.500        0.000                       0                   315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.710ns  (logic 4.350ns (44.798%)  route 5.360ns (55.202%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.563     5.147    auto/test_shifter/CLK
    SLICE_X51Y33         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  auto/test_shifter/M_current_test_case_register_q_reg[3]/Q
                         net (fo=45, routed)          0.902     6.468    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[3]
    SLICE_X51Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.767 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=12, routed)          0.471     7.238    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.362 r  auto/test_shifter/out_intermediate0__20_carry__0_i_1/O
                         net (fo=1, routed)           0.527     7.889    auto/test_shifter_n_6
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.354 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.642     8.996    auto/test_shifter/CO[0]
    SLICE_X50Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.809 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.351    10.160    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X50Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    10.941 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.941    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.195 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_5/CO[0]
                         net (fo=2, routed)           0.646    11.841    auto/test_shifter/M_reg_current_out_q_reg[11]_i_5_n_3
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    12.664 f  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/CO[3]
                         net (fo=3, routed)           0.862    13.526    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124    13.650 r  auto/test_shifter/M_reg_current_out_q[15]_i_16/O
                         net (fo=1, routed)           0.466    14.116    auto/test_shifter/M_reg_current_out_q[15]_i_16_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124    14.240 r  auto/test_shifter/M_reg_current_out_q[15]_i_7/O
                         net (fo=1, routed)           0.493    14.734    auto/test_shifter/M_reg_current_out_q[15]_i_7_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  auto/test_shifter/M_reg_current_out_q[15]_i_2__1/O
                         net (fo=1, routed)           0.000    14.858    auto/test_shifter/M_reg_current_out_d0_in[15]
    SLICE_X46Y32         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.440    14.845    auto/test_shifter/CLK
    SLICE_X46Y32         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.081    15.150    auto/test_shifter/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 5.041ns (52.361%)  route 4.586ns (47.639%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.562     5.146    auto/test_multiply/CLK
    SLICE_X55Y32         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  auto/test_multiply/M_current_test_case_register_q_reg[4]/Q
                         net (fo=24, routed)          0.899     6.501    auto/test_multiply/alu_unit/multiplyUnit/Q[4]
    SLICE_X55Y31         LUT5 (Prop_lut5_I4_O)        0.124     6.625 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.154     6.779    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.754     7.657    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[5]_P[5])
                                                      3.841    11.498 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=15, routed)          1.424    12.921    auto/test_multiply/alu_unit/multiplyUnit/out0_n_100
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.045 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_22__0/O
                         net (fo=1, routed)           0.403    13.449    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_22__0_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.573 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_14__0/O
                         net (fo=2, routed)           0.363    13.936    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_14__0_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.060 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4/O
                         net (fo=1, routed)           0.590    14.650    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.774 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    14.774    auto/test_multiply/M_track_failure_d
    SLICE_X54Y28         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.440    14.845    auto/test_multiply/CLK
    SLICE_X54Y28         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)        0.079    15.162    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.102ns (48.451%)  route 4.364ns (51.549%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.563     5.147    auto/test_shifter/CLK
    SLICE_X51Y33         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  auto/test_shifter/M_current_test_case_register_q_reg[3]/Q
                         net (fo=45, routed)          0.902     6.468    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[3]
    SLICE_X51Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.767 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=12, routed)          0.471     7.238    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.362 r  auto/test_shifter/out_intermediate0__20_carry__0_i_1/O
                         net (fo=1, routed)           0.527     7.889    auto/test_shifter_n_6
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.354 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.642     8.996    auto/test_shifter/CO[0]
    SLICE_X50Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.809 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.351    10.160    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X50Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    10.941 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.941    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.195 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_5/CO[0]
                         net (fo=2, routed)           0.646    11.841    auto/test_shifter/M_reg_current_out_q_reg[11]_i_5_n_3
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    12.664 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/CO[3]
                         net (fo=3, routed)           0.825    13.490    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I2_O)        0.124    13.614 r  auto/test_shifter/M_reg_current_out_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    13.614    auto/test_shifter/M_reg_current_out_d0_in[14]
    SLICE_X48Y33         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.444    14.849    auto/test_shifter/CLK
    SLICE_X48Y33         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[14]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)        0.031    15.104    auto/test_shifter/M_reg_current_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 4.310ns (51.075%)  route 4.129ns (48.925%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.563     5.147    auto/test_shifter/CLK
    SLICE_X51Y33         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  auto/test_shifter/M_current_test_case_register_q_reg[3]/Q
                         net (fo=45, routed)          0.902     6.468    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[3]
    SLICE_X51Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.767 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=12, routed)          0.471     7.238    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.362 r  auto/test_shifter/out_intermediate0__20_carry__0_i_1/O
                         net (fo=1, routed)           0.527     7.889    auto/test_shifter_n_6
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.354 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.642     8.996    auto/test_shifter/CO[0]
    SLICE_X50Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.809 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.351    10.160    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X50Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    10.941 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.941    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.195 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_5/CO[0]
                         net (fo=2, routed)           0.646    11.841    auto/test_shifter/M_reg_current_out_q_reg[11]_i_5_n_3
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    12.668 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.590    13.258    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_5
    SLICE_X48Y33         LUT4 (Prop_lut4_I2_O)        0.328    13.586 r  auto/test_shifter/M_reg_current_out_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.586    auto/test_shifter/M_reg_current_out_d0_in[13]
    SLICE_X48Y33         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.444    14.849    auto/test_shifter/CLK
    SLICE_X48Y33         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[13]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)        0.075    15.148    auto/test_shifter/M_reg_current_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 4.299ns (52.024%)  route 3.964ns (47.976%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.563     5.147    auto/test_shifter/CLK
    SLICE_X51Y33         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  auto/test_shifter/M_current_test_case_register_q_reg[3]/Q
                         net (fo=45, routed)          0.902     6.468    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[3]
    SLICE_X51Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.767 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=12, routed)          0.471     7.238    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.362 r  auto/test_shifter/out_intermediate0__20_carry__0_i_1/O
                         net (fo=1, routed)           0.527     7.889    auto/test_shifter_n_6
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.354 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.642     8.996    auto/test_shifter/CO[0]
    SLICE_X50Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.809 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.351    10.160    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X50Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    10.941 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.941    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.195 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_5/CO[0]
                         net (fo=2, routed)           0.646    11.841    auto/test_shifter/M_reg_current_out_q_reg[11]_i_5_n_3
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    12.682 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.426    13.108    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_6
    SLICE_X48Y33         LUT4 (Prop_lut4_I2_O)        0.303    13.411 r  auto/test_shifter/M_reg_current_out_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.411    auto/test_shifter/M_reg_current_out_d0_in[12]
    SLICE_X48Y33         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.444    14.849    auto/test_shifter/CLK
    SLICE_X48Y33         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[12]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)        0.029    15.102    auto/test_shifter/M_reg_current_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 4.377ns (58.123%)  route 3.154ns (41.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.246 r  manual/aluUnit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           1.410    10.656    manual/aluUnit/multiplyUnit/out0_n_98
    SLICE_X60Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.780 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_3/O
                         net (fo=1, routed)           0.451    11.231    manual/aluUnit/multiplyUnit/M_result_q[7]_i_3_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.355 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_2/O
                         net (fo=2, routed)           0.812    12.167    manual/aluUnit/multiplyUnit/M_result_q[7]_i_2_n_0
    SLICE_X62Y34         LUT3 (Prop_lut3_I1_O)        0.120    12.287 r  manual/aluUnit/multiplyUnit/M_segs_q[7]_i_1/O
                         net (fo=1, routed)           0.481    12.768    manual/M_segs_d[7]
    SLICE_X61Y34         FDRE                                         r  manual/M_segs_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.512    14.917    manual/CLK
    SLICE_X61Y34         FDRE                                         r  manual/M_segs_q_reg[7]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)       -0.284    14.857    manual/M_segs_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 4.376ns (58.140%)  route 3.151ns (41.860%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.246 r  manual/aluUnit/multiplyUnit/out0/P[10]
                         net (fo=1, routed)           1.299    10.545    manual/aluUnit/multiplyUnit/out0_n_95
    SLICE_X56Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.669 r  manual/aluUnit/multiplyUnit/M_result_q[10]_i_3/O
                         net (fo=1, routed)           0.770    11.439    manual/aluUnit/multiplyUnit/M_result_q[10]_i_3_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.563 f  manual/aluUnit/multiplyUnit/M_result_q[10]_i_2/O
                         net (fo=2, routed)           0.549    12.112    manual/aluUnit/multiplyUnit/M_result_q[10]_i_2_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.119    12.231 r  manual/aluUnit/multiplyUnit/M_segs_q[10]_i_1/O
                         net (fo=1, routed)           0.532    12.764    manual/M_segs_d[10]
    SLICE_X60Y33         FDRE                                         r  manual/M_segs_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.511    14.916    manual/CLK
    SLICE_X60Y33         FDRE                                         r  manual/M_segs_q_reg[10]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)       -0.239    14.901    manual/M_segs_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 4.410ns (59.008%)  route 3.064ns (40.992%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.246 r  manual/aluUnit/multiplyUnit/out0/P[6]
                         net (fo=1, routed)           1.261    10.507    manual/aluUnit/multiplyUnit/out0_n_99
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.631 r  manual/aluUnit/multiplyUnit/M_result_q[6]_i_3/O
                         net (fo=1, routed)           0.562    11.193    manual/aluUnit/multiplyUnit/M_result_q[6]_i_3_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.317 r  manual/aluUnit/multiplyUnit/M_result_q[6]_i_2/O
                         net (fo=2, routed)           0.717    12.034    manual/aluUnit/multiplyUnit/M_result_q[6]_i_2_n_0
    SLICE_X61Y33         LUT3 (Prop_lut3_I1_O)        0.153    12.187 r  manual/aluUnit/multiplyUnit/M_segs_q[6]_i_1/O
                         net (fo=1, routed)           0.524    12.710    manual/M_segs_d[6]
    SLICE_X60Y33         FDRE                                         r  manual/M_segs_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.511    14.916    manual/CLK
    SLICE_X60Y33         FDRE                                         r  manual/M_segs_q_reg[6]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)       -0.248    14.892    manual/M_segs_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.493ns (32.353%)  route 5.213ns (67.647%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.630     5.214    manual/CLK
    SLICE_X62Y33         FDRE                                         r  manual/M_alufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  manual/M_alufn_q_reg[0]/Q
                         net (fo=72, routed)          1.378     7.048    manual/aluUnit/compareUnit/out_intermediate0_carry[0]
    SLICE_X61Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.172 r  manual/aluUnit/compareUnit/out_intermediate0_carry_i_5__0/O
                         net (fo=32, routed)          1.075     8.247    manual/aluUnit/compareUnit_n_3
    SLICE_X57Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.371 r  manual/aluUnit/out_intermediate0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.371    manual/aluUnit/out_intermediate0_carry_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  manual/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    manual/aluUnit/out_intermediate0_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.255 f  manual/aluUnit/out_intermediate0_carry__0/O[1]
                         net (fo=2, routed)           0.536     9.792    manual/aluUnit/multiplyUnit/M_result_q[7]_i_2_0[1]
    SLICE_X56Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.095 f  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6/O
                         net (fo=1, routed)           0.779    10.874    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2/O
                         net (fo=1, routed)           0.982    11.979    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2_n_0
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.152    12.131 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_1/O
                         net (fo=2, routed)           0.463    12.594    manual/aluUnit/multiplyUnit/M_state_q_reg[0][5]
    SLICE_X62Y36         LUT6 (Prop_lut6_I5_O)        0.326    12.920 r  manual/aluUnit/multiplyUnit/M_result_q[5]_i_1/O
                         net (fo=1, routed)           0.000    12.920    manual/aluUnit_n_46
    SLICE_X62Y36         FDRE                                         r  manual/M_result_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.514    14.919    manual/CLK
    SLICE_X62Y36         FDRE                                         r  manual/M_result_q_reg[5]/C
                         clock pessimism              0.273    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.031    15.188    manual/M_result_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 2.538ns (34.532%)  route 4.812ns (65.468%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.630     5.214    manual/CLK
    SLICE_X62Y33         FDRE                                         r  manual/M_alufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  manual/M_alufn_q_reg[0]/Q
                         net (fo=72, routed)          1.378     7.048    manual/aluUnit/compareUnit/out_intermediate0_carry[0]
    SLICE_X61Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.172 r  manual/aluUnit/compareUnit/out_intermediate0_carry_i_5__0/O
                         net (fo=32, routed)          1.075     8.247    manual/aluUnit/compareUnit_n_3
    SLICE_X57Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.371 r  manual/aluUnit/out_intermediate0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.371    manual/aluUnit/out_intermediate0_carry_i_8_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  manual/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    manual/aluUnit/out_intermediate0_carry_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  manual/aluUnit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.035    manual/aluUnit/out_intermediate0_carry__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  manual/aluUnit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual/aluUnit/out_intermediate0_carry__1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.462 r  manual/aluUnit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.819    10.281    manual/aluUnit/M_adderUnit_n
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.298    10.579 r  manual/aluUnit/M_result_q[15]_i_4/O
                         net (fo=1, routed)           0.504    11.083    manual/aluUnit/multiplyUnit/M_result_q_reg[15]_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.328    11.411 r  manual/aluUnit/multiplyUnit/M_result_q[15]_i_2/O
                         net (fo=2, routed)           0.567    11.978    manual/aluUnit/multiplyUnit/M_result_q[15]_i_2_n_0
    SLICE_X60Y31         LUT3 (Prop_lut3_I0_O)        0.117    12.095 r  manual/aluUnit/multiplyUnit/M_segs_q[15]_i_1/O
                         net (fo=1, routed)           0.469    12.564    manual/M_segs_d[15]
    SLICE_X59Y32         FDRE                                         r  manual/M_segs_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.510    14.915    manual/CLK
    SLICE_X59Y32         FDRE                                         r  manual/M_segs_q_reg[15]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y32         FDRE (Setup_fdre_C_D)       -0.285    14.854    manual/M_segs_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.013    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.596     1.540    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.016    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.864     2.054    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.026    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.596     1.540    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.027    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.864     2.054    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.049 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.049    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_6
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.051 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.051    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y37   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y37   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y37   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y37   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y32   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y32   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y32   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y34   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y30   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   auto/test_adder/M_reg_current_out_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y30   auto/test_adder/M_reg_current_out_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   auto/test_adder/M_reg_current_out_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   auto/test_adder/M_reg_current_out_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   auto/test_shifter/M_reg_current_out_q_reg[15]/C



