{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588983240731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588983240740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 08 17:14:00 2020 " "Processing started: Fri May 08 17:14:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588983240740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983240740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_default -c DE10_Standard_default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_default -c DE10_Standard_default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983240741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588983241605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588983241605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "V/video_sync_generator.v" "" { Text "C:/Repos/gameboy-vga/V/video_sync_generator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250611 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "vga_controller vga_controller.v(18) " "Verilog Module Declaration warning at vga_controller.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"vga_controller\"" {  } { { "V/vga_controller.v" "" { Text "C:/Repos/gameboy-vga/V/vga_controller.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "V/vga_controller.v" "" { Text "C:/Repos/gameboy-vga/V/vga_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "V/SEG7_LUT_6.v" "" { Text "C:/Repos/gameboy-vga/V/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Repos/gameboy-vga/V/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "C:/Repos/gameboy-vga/V/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "C:/Repos/gameboy-vga/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Repos/gameboy-vga/V/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio " "Found entity 1: VGA_Audio" {  } { { "V/VGA_Audio.v" "" { Text "C:/Repos/gameboy-vga/V/VGA_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio/vga_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio/vga_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_0002 " "Found entity 1: VGA_Audio_0002" {  } { { "V/VGA_Audio/VGA_Audio_0002.v" "" { Text "C:/Repos/gameboy-vga/V/VGA_Audio/VGA_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file v/img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "V/img_index.v" "" { Text "C:/Repos/gameboy-vga/V/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "V/img_data.v" "" { Text "C:/Repos/gameboy-vga/V/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983250644 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de10_standard_default.v(147) " "Verilog HDL warning at de10_standard_default.v(147): extended using \"x\" or \"z\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588983250769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de10_standard_default.v(148) " "Verilog HDL warning at de10_standard_default.v(148): extended using \"x\" or \"z\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588983250769 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_standard_default.v(165) " "Verilog HDL information at de10_standard_default.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588983250769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard_default.v 1 1 " "Using design file de10_standard_default.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_default " "Found entity 1: DE10_Standard_default" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983250770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588983250770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B de10_standard_default.v(147) " "Verilog HDL Implicit Net warning at de10_standard_default.v(147): created implicit net for \"GPIO_B\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A de10_standard_default.v(148) " "Verilog HDL Implicit Net warning at de10_standard_default.v(148): created implicit net for \"GPIO_A\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_default " "Elaborating entity \"DE10_Standard_default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588983250774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_B de10_standard_default.v(147) " "Verilog HDL or VHDL warning at de10_standard_default.v(147): object \"GPIO_B\" assigned a value but never read" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588983250776 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_A de10_standard_default.v(148) " "Verilog HDL or VHDL warning at de10_standard_default.v(148): object \"GPIO_A\" assigned a value but never read" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 de10_standard_default.v(147) " "Verilog HDL assignment warning at de10_standard_default.v(147): truncated value with size 36 to match size of target (1)" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 de10_standard_default.v(148) " "Verilog HDL assignment warning at de10_standard_default.v(148): truncated value with size 36 to match size of target (1)" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de10_standard_default.v(32) " "Output port \"DRAM_ADDR\" at de10_standard_default.v(32) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de10_standard_default.v(33) " "Output port \"DRAM_BA\" at de10_standard_default.v(33) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de10_standard_default.v(34) " "Output port \"DRAM_CAS_N\" at de10_standard_default.v(34) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de10_standard_default.v(35) " "Output port \"DRAM_CKE\" at de10_standard_default.v(35) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de10_standard_default.v(36) " "Output port \"DRAM_CLK\" at de10_standard_default.v(36) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de10_standard_default.v(37) " "Output port \"DRAM_CS_N\" at de10_standard_default.v(37) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de10_standard_default.v(39) " "Output port \"DRAM_LDQM\" at de10_standard_default.v(39) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de10_standard_default.v(40) " "Output port \"DRAM_RAS_N\" at de10_standard_default.v(40) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de10_standard_default.v(41) " "Output port \"DRAM_UDQM\" at de10_standard_default.v(41) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de10_standard_default.v(42) " "Output port \"DRAM_WE_N\" at de10_standard_default.v(42) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de10_standard_default.v(58) " "Output port \"VGA_SYNC_N\" at de10_standard_default.v(58) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de10_standard_default.v(76) " "Output port \"ADC_CONVST\" at de10_standard_default.v(76) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de10_standard_default.v(77) " "Output port \"ADC_DIN\" at de10_standard_default.v(77) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de10_standard_default.v(79) " "Output port \"ADC_SCLK\" at de10_standard_default.v(79) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de10_standard_default.v(87) " "Output port \"IRDA_TXD\" at de10_standard_default.v(87) has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK de10_standard_default.v(66) " "Bidirectional port \"AUD_DACLRCK\" at de10_standard_default.v(66) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 66 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250777 "|DE10_Standard_default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u0 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u0\"" {  } { { "de10_standard_default.v" "u0" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u0\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_6.v" "u0" { Text "C:/Repos/gameboy-vga/V/SEG7_LUT_6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "de10_standard_default.v" "r0" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "V/Reset_Delay.v" "" { Text "C:/Repos/gameboy-vga/V/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983250784 "|DE10_Standard_default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio VGA_Audio:u1 " "Elaborating entity \"VGA_Audio\" for hierarchy \"VGA_Audio:u1\"" {  } { { "de10_standard_default.v" "u1" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_0002 VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst " "Elaborating entity \"VGA_Audio_0002\" for hierarchy \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\"" {  } { { "V/VGA_Audio.v" "vga_audio_inst" { Text "C:/Repos/gameboy-vga/V/VGA_Audio.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "V/VGA_Audio/VGA_Audio_0002.v" "altera_pll_i" { Text "C:/Repos/gameboy-vga/V/VGA_Audio/VGA_Audio_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250833 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588983250838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "V/VGA_Audio/VGA_Audio_0002.v" "" { Text "C:/Repos/gameboy-vga/V/VGA_Audio/VGA_Audio_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 18.000000 MHz " "Parameter \"output_clock_frequency1\" = \"18.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 30000 ps " "Parameter \"phase_shift2\" = \"30000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250839 ""}  } { { "V/VGA_Audio/VGA_Audio_0002.v" "" { Text "C:/Repos/gameboy-vga/V/VGA_Audio/VGA_Audio_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588983250839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "de10_standard_default.v" "vga_ins" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(81) " "Verilog HDL assignment warning at vga_controller.v(81): truncated value with size 32 to match size of target (19)" {  } { { "V/vga_controller.v" "" { Text "C:/Repos/gameboy-vga/V/vga_controller.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983250844 "|DE10_Standard_default|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:video_sync_generator_instance " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:video_sync_generator_instance\"" {  } { { "V/vga_controller.v" "video_sync_generator_instance" { Text "C:/Repos/gameboy-vga/V/vga_controller.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(85) " "Verilog HDL assignment warning at video_sync_generator.v(85): truncated value with size 32 to match size of target (10)" {  } { { "V/video_sync_generator.v" "" { Text "C:/Repos/gameboy-vga/V/video_sync_generator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983250846 "|DE10_Standard_default|vga_controller:vga_ins|video_sync_generator:video_sync_generator_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(88) " "Verilog HDL assignment warning at video_sync_generator.v(88): truncated value with size 32 to match size of target (11)" {  } { { "V/video_sync_generator.v" "" { Text "C:/Repos/gameboy-vga/V/video_sync_generator.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983250846 "|DE10_Standard_default|vga_controller:vga_ins|video_sync_generator:video_sync_generator_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "V/vga_controller.v" "img_data_inst" { Text "C:/Repos/gameboy-vga/V/vga_controller.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "V/img_data.v" "altsyncram_component" { Text "C:/Repos/gameboy-vga/V/img_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "V/img_data.v" "" { Text "C:/Repos/gameboy-vga/V/img_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983250915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/img_data_logo.mif " "Parameter \"init_file\" = \"./VGA_DATA/img_data_logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983250915 ""}  } { { "V/img_data.v" "" { Text "C:/Repos/gameboy-vga/V/img_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588983250915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksj1 " "Found entity 1: altsyncram_ksj1" {  } { { "db/altsyncram_ksj1.tdf" "" { Text "C:/Repos/gameboy-vga/db/altsyncram_ksj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983251052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983251052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ksj1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ksj1:auto_generated " "Elaborating entity \"altsyncram_ksj1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ksj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983251053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Repos/gameboy-vga/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983253369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983253369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ksj1:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ksj1:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_ksj1.tdf" "rden_decode" { Text "C:/Repos/gameboy-vga/db/altsyncram_ksj1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Repos/gameboy-vga/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983253447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983253447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ksj1:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ksj1:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_ksj1.tdf" "mux2" { Text "C:/Repos/gameboy-vga/db/altsyncram_ksj1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "V/vga_controller.v" "img_index_inst" { Text "C:/Repos/gameboy-vga/V/vga_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "V/img_index.v" "altsyncram_component" { Text "C:/Repos/gameboy-vga/V/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "V/img_index.v" "" { Text "C:/Repos/gameboy-vga/V/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/index_logo.mif " "Parameter \"init_file\" = \"./VGA_DATA/index_logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983253569 ""}  } { { "V/img_index.v" "" { Text "C:/Repos/gameboy-vga/V/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588983253569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fj1 " "Found entity 1: altsyncram_3fj1" {  } { { "db/altsyncram_3fj1.tdf" "" { Text "C:/Repos/gameboy-vga/db/altsyncram_3fj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588983253640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983253640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3fj1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_3fj1:auto_generated " "Elaborating entity \"altsyncram_3fj1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_3fj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u2 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u2\"" {  } { { "de10_standard_default.v" "u2" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(117) " "Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(125) " "Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(133) " "Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC.v(146) " "Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 AUDIO_DAC.v(160) " "Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(196) " "Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUDIO_DAC.v(227) " "Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(256) " "Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253647 "|DE10_Standard_default|AUDIO_DAC:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "de10_standard_default.v" "u3" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Repos/gameboy-vga/V/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253649 "|DE10_Standard_default|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Repos/gameboy-vga/V/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253649 "|DE10_Standard_default|I2C_AV_Config:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "V/I2C_AV_Config.v" "u0" { Text "C:/Repos/gameboy-vga/V/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983253650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Repos/gameboy-vga/V/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253651 "|DE10_Standard_default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Repos/gameboy-vga/V/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253651 "|DE10_Standard_default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Repos/gameboy-vga/V/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588983253651 "|DE10_Standard_default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "V/VGA_Audio/VGA_Audio_0002.v" "" { Text "C:/Repos/gameboy-vga/V/VGA_Audio/VGA_Audio_0002.v" 91 0 0 } } { "V/VGA_Audio.v" "" { Text "C:/Repos/gameboy-vga/V/VGA_Audio.v" 24 0 0 } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983254053 "|DE10_Standard_default|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588983254053 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588983254053 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AUDIO_DAC:u2\|Ram0 " "RAM logic \"AUDIO_DAC:u2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "V/AUDIO_DAC.v" "Ram0" { Text "C:/Repos/gameboy-vga/V/AUDIO_DAC.v" 266 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588983254425 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1588983254425 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588983254876 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACDAT " "Inserted always-enabled tri-state buffer between \"AUD_DACDAT\" and its non-tri-state driver." {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 65 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588983254911 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_XCK " "Inserted always-enabled tri-state buffer between \"AUD_XCK\" and its non-tri-state driver." {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588983254911 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_I2C_SCLK " "Inserted always-enabled tri-state buffer between \"FPGA_I2C_SCLK\" and its non-tri-state driver." {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588983254911 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 64 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588983254911 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 66 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1588983254911 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1588983254911 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1588983254912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1588983254912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1588983254912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1588983254912 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1588983254912 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACDAT AUD_DACDAT " "Removed fan-out from the always-disabled I/O buffer \"AUD_DACDAT\" to the node \"AUD_DACDAT\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 65 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983254916 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_XCK AUD_XCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_XCK\" to the node \"AUD_XCK\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 67 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983254916 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FPGA_I2C_SCLK FPGA_I2C_SCLK " "Removed fan-out from the always-disabled I/O buffer \"FPGA_I2C_SCLK\" to the node \"FPGA_I2C_SCLK\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983254916 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_ADCLRCK AUD_ADCLRCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_ADCLRCK\" to the node \"AUD_ADCLRCK\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 63 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983254916 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_BCLK AUD_BCLK " "Removed fan-out from the always-disabled I/O buffer \"AUD_BCLK\" to the node \"AUD_BCLK\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 64 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983254916 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACLRCK AUD_DACLRCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_DACLRCK\" to the node \"AUD_DACLRCK\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 66 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983254916 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FPGA_I2C_SDAT FPGA_I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"FPGA_I2C_SDAT\" to the node \"FPGA_I2C_SDAT\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 83 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1588983254916 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1588983254916 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AUD_CTRL_CLK AUD_XCK " "Converted the fanout from the always-enabled tri-state buffer \"AUD_CTRL_CLK\" to the node \"AUD_XCK\" into a wire" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 100 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1588983254917 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1588983254917 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AUD_CTRL_CLK AUDIO_DAC:u2\|LRCK_1X " "Converted the fan-out from the tri-state buffer \"AUD_CTRL_CLK\" to the node \"AUDIO_DAC:u2\|LRCK_1X\" into an OR gate" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588983254917 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1588983254917 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 66 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1588983254918 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1588983254918 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983255256 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983255256 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983255256 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588983255256 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588983255257 "|DE10_Standard_default|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588983255257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588983255399 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588983255812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Repos/gameboy-vga/DE10_Standard_default.map.smsg " "Generated suppressed messages file C:/Repos/gameboy-vga/DE10_Standard_default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983255994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588983256415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588983256415 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[0\] " "No output dependent on input pin \"GPIO\[0\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[1\] " "No output dependent on input pin \"GPIO\[1\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[2\] " "No output dependent on input pin \"GPIO\[2\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[3\] " "No output dependent on input pin \"GPIO\[3\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[4\] " "No output dependent on input pin \"GPIO\[4\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[5\] " "No output dependent on input pin \"GPIO\[5\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[6\] " "No output dependent on input pin \"GPIO\[6\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[7\] " "No output dependent on input pin \"GPIO\[7\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[8\] " "No output dependent on input pin \"GPIO\[8\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[9\] " "No output dependent on input pin \"GPIO\[9\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[10\] " "No output dependent on input pin \"GPIO\[10\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[11\] " "No output dependent on input pin \"GPIO\[11\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[12\] " "No output dependent on input pin \"GPIO\[12\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[13\] " "No output dependent on input pin \"GPIO\[13\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[14\] " "No output dependent on input pin \"GPIO\[14\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[15\] " "No output dependent on input pin \"GPIO\[15\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[16\] " "No output dependent on input pin \"GPIO\[16\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[17\] " "No output dependent on input pin \"GPIO\[17\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[18\] " "No output dependent on input pin \"GPIO\[18\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[19\] " "No output dependent on input pin \"GPIO\[19\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[20\] " "No output dependent on input pin \"GPIO\[20\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[21\] " "No output dependent on input pin \"GPIO\[21\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[22\] " "No output dependent on input pin \"GPIO\[22\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[23\] " "No output dependent on input pin \"GPIO\[23\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[24\] " "No output dependent on input pin \"GPIO\[24\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[25\] " "No output dependent on input pin \"GPIO\[25\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[26\] " "No output dependent on input pin \"GPIO\[26\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[27\] " "No output dependent on input pin \"GPIO\[27\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[28\] " "No output dependent on input pin \"GPIO\[28\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[29\] " "No output dependent on input pin \"GPIO\[29\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[30\] " "No output dependent on input pin \"GPIO\[30\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[31\] " "No output dependent on input pin \"GPIO\[31\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[32\] " "No output dependent on input pin \"GPIO\[32\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[33\] " "No output dependent on input pin \"GPIO\[33\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[34\] " "No output dependent on input pin \"GPIO\[34\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[35\] " "No output dependent on input pin \"GPIO\[35\]\"" {  } { { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588983256759 "|DE10_Standard_default|GPIO[35]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588983256759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "996 " "Implemented 996 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588983256765 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588983256765 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588983256765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "462 " "Implemented 462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588983256765 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588983256765 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588983256765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588983256765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588983256838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 08 17:14:16 2020 " "Processing ended: Fri May 08 17:14:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588983256838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588983256838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588983256838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588983256838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588983258575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588983258585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 08 17:14:17 2020 " "Processing started: Fri May 08 17:14:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588983258585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588983258585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_default -c DE10_Standard_default " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_default -c DE10_Standard_default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588983258586 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588983258765 ""}
{ "Info" "0" "" "Project  = DE10_Standard_default" {  } {  } 0 0 "Project  = DE10_Standard_default" 0 0 "Fitter" 0 0 1588983258766 ""}
{ "Info" "0" "" "Revision = DE10_Standard_default" {  } {  } 0 0 "Revision = DE10_Standard_default" 0 0 "Fitter" 0 0 1588983258766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588983259038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588983259039 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_default 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588983259076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588983259140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588983259140 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1588983259303 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588983259922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588983259953 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588983260284 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588983260372 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1588983279049 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1588983279542 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1588983279542 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 405 global CLKCTRL_G3 " "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 405 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588983279949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 15 global CLKCTRL_G1 " "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588983279949 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1588983279949 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 66 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 66 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588983279950 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1588983279950 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588983279950 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_default.SDC " "Reading SDC File: 'DE10_Standard_default.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588983282048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_default.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588983282056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_default.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_default.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588983282057 ""}  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588983282057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard_default.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588983282057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard_default.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588983282057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_default.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_default.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588983282058 ""}  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588983282058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_default.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_default.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588983282058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard_default.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588983282058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_default.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_default.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588983282058 ""}  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588983282058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_default.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_default.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588983282058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard_default.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588983282059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_default.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_default.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588983282059 ""}  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588983282059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_default.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_default.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588983282059 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 9 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 9 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588983282060 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588983282060 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588983282060 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1588983282060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1588983282060 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983282068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588983282068 "|DE10_Standard_default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|LRCK_1X " "Node: AUDIO_DAC:u2\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SIN_Cont\[5\] AUDIO_DAC:u2\|LRCK_1X " "Register AUDIO_DAC:u2\|SIN_Cont\[5\] is being clocked by AUDIO_DAC:u2\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983282068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588983282068 "|DE10_Standard_default|AUDIO_DAC:u2|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|oAUD_BCK " "Node: AUDIO_DAC:u2\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SEL_Cont\[1\] AUDIO_DAC:u2\|oAUD_BCK " "Register AUDIO_DAC:u2\|SEL_Cont\[1\] is being clocked by AUDIO_DAC:u2\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983282068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588983282068 "|DE10_Standard_default|AUDIO_DAC:u2|oAUD_BCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983282070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983282070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983282070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983282070 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1588983282070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1588983282092 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588983282094 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.222 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.222 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  55.555 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  55.555 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588983282094 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588983282094 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588983282177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588983282179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588983282185 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588983282188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588983282188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588983282190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588983282450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588983282452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588983282452 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588983282889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588983290169 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1588983291435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588983322007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588983359481 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588983368983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588983368983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588983372250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Repos/gameboy-vga/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588983381443 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588983381443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588983385522 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588983385522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588983385527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.69 " "Total time spent on timing analysis during the Fitter is 4.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588983389577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588983389662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588983391159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588983391160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588983392628 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588983399358 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de10_standard_default.v" "" { Text "C:/Repos/gameboy-vga/de10_standard_default.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Repos/gameboy-vga/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588983400087 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1588983400087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Repos/gameboy-vga/DE10_Standard_default.fit.smsg " "Generated suppressed messages file C:/Repos/gameboy-vga/DE10_Standard_default.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588983400270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7964 " "Peak virtual memory: 7964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588983401676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 08 17:16:41 2020 " "Processing ended: Fri May 08 17:16:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588983401676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588983401676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:48 " "Total CPU time (on all processors): 00:14:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588983401676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588983401676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588983403195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588983403204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 08 17:16:43 2020 " "Processing started: Fri May 08 17:16:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588983403204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588983403204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_default -c DE10_Standard_default " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_default -c DE10_Standard_default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588983403204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588983404733 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588983416336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588983416948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 08 17:16:56 2020 " "Processing ended: Fri May 08 17:16:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588983416948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588983416948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588983416948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588983416948 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588983417695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588983418642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588983418652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 08 17:16:58 2020 " "Processing started: Fri May 08 17:16:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588983418652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588983418652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_default -c DE10_Standard_default " "Command: quartus_sta DE10_Standard_default -c DE10_Standard_default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588983418652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588983418837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588983420135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588983420135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983420198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983420198 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_default.SDC " "Reading SDC File: 'DE10_Standard_default.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588983421205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_default.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_default.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_default.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588983421226 ""}  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard_default.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard_default.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_default.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_default.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588983421227 ""}  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_default.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_default.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard_default.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_default.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_default.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588983421228 ""}  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_default.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_default.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_default.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard_default.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_default.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_default.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588983421228 ""}  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_default.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_default.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" "" { Text "C:/Repos/gameboy-vga/DE10_Standard_default.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588983421228 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 18 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 18 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588983421229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588983421229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588983421229 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588983421229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1588983421230 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983421247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983421247 "|DE10_Standard_default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|LRCK_1X " "Node: AUDIO_DAC:u2\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SIN_Cont\[5\] AUDIO_DAC:u2\|LRCK_1X " "Register AUDIO_DAC:u2\|SIN_Cont\[5\] is being clocked by AUDIO_DAC:u2\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983421247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983421247 "|DE10_Standard_default|AUDIO_DAC:u2|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|oAUD_BCK " "Node: AUDIO_DAC:u2\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SEL_Cont\[1\] AUDIO_DAC:u2\|oAUD_BCK " "Register AUDIO_DAC:u2\|SEL_Cont\[1\] is being clocked by AUDIO_DAC:u2\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983421247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983421247 "|DE10_Standard_default|AUDIO_DAC:u2|oAUD_BCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983421256 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983421256 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983421256 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983421256 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588983421256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588983421264 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588983421266 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588983421297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.396 " "Worst-case setup slack is 8.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.396               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.396               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.257               0.000 CLOCK_50  " "   15.257               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.514               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   52.514               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983421440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 CLOCK_50  " "    0.235               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.321               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.334               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983421466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588983421468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588983421468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.451 " "Worst-case recovery slack is -2.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451             -39.166 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.451             -39.166 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.728               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.728               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983421476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.244 " "Worst-case removal slack is 1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.244               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.609               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.609               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983421486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.111               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.922               0.000 CLOCK_50  " "    8.922               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.774               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.774               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.062               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   27.062               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983421496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983421496 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588983421550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588983421609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588983424491 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983424720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983424720 "|DE10_Standard_default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|LRCK_1X " "Node: AUDIO_DAC:u2\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SIN_Cont\[5\] AUDIO_DAC:u2\|LRCK_1X " "Register AUDIO_DAC:u2\|SIN_Cont\[5\] is being clocked by AUDIO_DAC:u2\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983424720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983424720 "|DE10_Standard_default|AUDIO_DAC:u2|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|oAUD_BCK " "Node: AUDIO_DAC:u2\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SEL_Cont\[1\] AUDIO_DAC:u2\|oAUD_BCK " "Register AUDIO_DAC:u2\|SEL_Cont\[1\] is being clocked by AUDIO_DAC:u2\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983424720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983424720 "|DE10_Standard_default|AUDIO_DAC:u2|oAUD_BCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983424728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983424728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983424728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983424728 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588983424728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588983424729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.699 " "Worst-case setup slack is 8.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.699               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.699               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.081               0.000 CLOCK_50  " "   15.081               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.544               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   52.544               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983424834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.223 " "Worst-case hold slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 CLOCK_50  " "    0.223               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.293               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.374               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983424859 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588983424861 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588983424861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.368 " "Worst-case recovery slack is -2.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.368             -37.836 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.368             -37.836 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.846               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.846               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983424868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.271 " "Worst-case removal slack is 1.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.271               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.519               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.519               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983424881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.111               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.875               0.000 CLOCK_50  " "    8.875               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.756               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.028               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   27.028               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983424891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983424891 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588983424944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588983425209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588983427782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983428014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983428014 "|DE10_Standard_default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|LRCK_1X " "Node: AUDIO_DAC:u2\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SIN_Cont\[5\] AUDIO_DAC:u2\|LRCK_1X " "Register AUDIO_DAC:u2\|SIN_Cont\[5\] is being clocked by AUDIO_DAC:u2\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983428014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983428014 "|DE10_Standard_default|AUDIO_DAC:u2|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|oAUD_BCK " "Node: AUDIO_DAC:u2\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SEL_Cont\[1\] AUDIO_DAC:u2\|oAUD_BCK " "Register AUDIO_DAC:u2\|SEL_Cont\[1\] is being clocked by AUDIO_DAC:u2\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983428015 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983428015 "|DE10_Standard_default|AUDIO_DAC:u2|oAUD_BCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983428023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983428023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983428023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983428023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588983428023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588983428024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.252 " "Worst-case setup slack is 12.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.252               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.252               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.052               0.000 CLOCK_50  " "   17.052               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.905               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   53.905               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 CLOCK_50  " "    0.134               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.190               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.200               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588983428082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588983428082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.552 " "Worst-case recovery slack is -0.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -8.811 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.552              -8.811 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.316               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.316               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.793 " "Worst-case removal slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.793               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.580               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.580               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.111               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.803               0.000 CLOCK_50  " "    8.803               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.887               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.322               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   27.322               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428109 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588983428159 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|mI2C_DATA\[8\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983428510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983428510 "|DE10_Standard_default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|LRCK_1X " "Node: AUDIO_DAC:u2\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SIN_Cont\[5\] AUDIO_DAC:u2\|LRCK_1X " "Register AUDIO_DAC:u2\|SIN_Cont\[5\] is being clocked by AUDIO_DAC:u2\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983428510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983428510 "|DE10_Standard_default|AUDIO_DAC:u2|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u2\|oAUD_BCK " "Node: AUDIO_DAC:u2\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u2\|SEL_Cont\[1\] AUDIO_DAC:u2\|oAUD_BCK " "Register AUDIO_DAC:u2\|SEL_Cont\[1\] is being clocked by AUDIO_DAC:u2\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588983428511 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588983428511 "|DE10_Standard_default|AUDIO_DAC:u2|oAUD_BCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983428519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983428519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983428519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588983428519 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588983428519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588983428519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.076 " "Worst-case setup slack is 13.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.076               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.076               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.191               0.000 CLOCK_50  " "   17.191               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.034               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   54.034               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 CLOCK_50  " "    0.124               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.173               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.191               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428574 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588983428576 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588983428576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.457 " "Worst-case recovery slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -7.296 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.457              -7.296 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.677               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.677               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.759 " "Worst-case removal slack is 0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.759               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.406               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.406               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.111               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.750               0.000 CLOCK_50  " "    8.750               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.315               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   27.315               0.000 u1\|vga_audio_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588983428601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588983428601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588983432465 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588983432468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5397 " "Peak virtual memory: 5397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588983432657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 08 17:17:12 2020 " "Processing ended: Fri May 08 17:17:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588983432657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588983432657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588983432657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588983432657 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 220 s " "Quartus Prime Full Compilation was successful. 0 errors, 220 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588983433558 ""}
