Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 26 07:09:06 2023
| Host         : DESKTOP-D6FVSP1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.144        0.000                      0                 4394        0.017        0.000                      0                 4394        3.000        0.000                       0                  2210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
ether_rx_clk       {0.000 20.000}     40.000          25.000          
ether_tx_clk       {0.000 20.000}     40.000          25.000          
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  ETH_REFCLK_OBUF  {0.000 20.000}     40.000          25.000          
  fb_clk           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ether_rx_clk             7.144        0.000                      0                   40        0.265        0.000                      0                   40       19.500        0.000                       0                    21  
ether_tx_clk            14.760        0.000                      0                  208        0.177        0.000                      0                  208       19.020        0.000                       0                   106  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  ETH_REFCLK_OBUF       26.953        0.000                      0                 4146        0.017        0.000                      0                 4146       19.500        0.000                       0                  2080  
  fb_clk                                                                                                                                                             8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           ETH_REFCLK_OBUF                   
(none)           fb_clk                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ether_rx_clk
  To Clock:  ether_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 2.309ns (37.396%)  route 3.865ns (62.604%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.697    37.173    ether_rx/clear
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[4]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.524    44.317    ether_rx/rx_statecounter_reg[4]
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                         -37.173    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 2.309ns (37.396%)  route 3.865ns (62.604%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.697    37.173    ether_rx/clear
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[5]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.524    44.317    ether_rx/rx_statecounter_reg[5]
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                         -37.173    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 2.309ns (37.396%)  route 3.865ns (62.604%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.697    37.173    ether_rx/clear
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.524    44.317    ether_rx/rx_statecounter_reg[6]
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                         -37.173    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 2.309ns (37.396%)  route 3.865ns (62.604%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.697    37.173    ether_rx/clear
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.524    44.317    ether_rx/rx_statecounter_reg[7]
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                         -37.173    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 2.309ns (37.793%)  route 3.800ns (62.207%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.633    37.108    ether_rx/clear
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[12]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    44.317    ether_rx/rx_statecounter_reg[12]
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 2.309ns (37.793%)  route 3.800ns (62.207%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.633    37.108    ether_rx/clear
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[13]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    44.317    ether_rx/rx_statecounter_reg[13]
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 2.309ns (37.793%)  route 3.800ns (62.207%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.633    37.108    ether_rx/clear
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    44.317    ether_rx/rx_statecounter_reg[14]
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 2.309ns (37.793%)  route 3.800ns (62.207%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 44.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.633    37.108    ether_rx/clear
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    44.876    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[15]/C
                         clock pessimism              0.000    44.876    
                         clock uncertainty           -0.035    44.841    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    44.317    ether_rx/rx_statecounter_reg[15]
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 2.309ns (38.263%)  route 3.725ns (61.737%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 44.877 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.558    37.033    ether_rx/clear
    SLICE_X2Y52          FDRE                                         r  ether_rx/rx_statecounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    44.877    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  ether_rx/rx_statecounter_reg[0]/C
                         clock pessimism              0.000    44.877    
                         clock uncertainty           -0.035    44.842    
    SLICE_X2Y52          FDRE (Setup_fdre_C_R)       -0.524    44.318    ether_rx/rx_statecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         44.318    
                         arrival time                         -37.033    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_rx_clk rise@40.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 2.309ns (38.263%)  route 3.725ns (61.737%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Input Delay:            31.000ns
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 44.877 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 31.000    31.000    
    E17                                               0.000    31.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    31.000    ETH_RXD[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.493    32.493 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=3, routed)           1.449    33.941    ether_rx/ETH_RXD_IBUF[1]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.065 f  ether_rx/rx_state[2]_i_4/O
                         net (fo=1, routed)           0.309    34.375    ether_rx/rx_state[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.499 f  ether_rx/rx_state[2]_i_3/O
                         net (fo=3, routed)           0.568    35.067    ether_rx/rx_state[2]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.118    35.185 r  ether_rx/rx_state[2]_i_2/O
                         net (fo=1, routed)           0.430    35.615    ether_rx/rx_state[2]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I1_O)        0.326    35.941 r  ether_rx/rx_state[2]_i_1/O
                         net (fo=2, routed)           0.411    36.352    ether_rx/rx_state[2]_i_1_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124    36.476 r  ether_rx/rx_statecounter[0]_i_1/O
                         net (fo=16, routed)          0.558    37.033    ether_rx/clear
    SLICE_X2Y52          FDRE                                         r  ether_rx/rx_statecounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    44.877    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  ether_rx/rx_statecounter_reg[1]/C
                         clock pessimism              0.000    44.877    
                         clock uncertainty           -0.035    44.842    
    SLICE_X2Y52          FDRE (Setup_fdre_C_R)       -0.524    44.318    ether_rx/rx_statecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         44.318    
                         arrival time                         -37.033    
  -------------------------------------------------------------------
                         slack                                  7.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.790    ether_rx/rx_statecounter_reg[10]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  ether_rx/rx_statecounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    ether_rx/rx_statecounter_reg[8]_i_1_n_5
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.790    ether_rx/rx_statecounter_reg[14]
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  ether_rx/rx_statecounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    ether_rx/rx_statecounter_reg[12]_i_1_n_5
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.802    ether_rx/rx_statecounter_reg[6]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  ether_rx/rx_statecounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    ether_rx/rx_statecounter_reg[4]_i_1_n_5
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.790    ether_rx/rx_statecounter_reg[10]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.936 r  ether_rx/rx_statecounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    ether_rx/rx_statecounter_reg[8]_i_1_n_4
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[11]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.790    ether_rx/rx_statecounter_reg[14]
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.936 r  ether_rx/rx_statecounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    ether_rx/rx_statecounter_reg[12]_i_1_n_4
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[15]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.274ns (61.531%)  route 0.171ns (38.470%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.502    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  ether_rx/rx_statecounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  ether_rx/rx_statecounter_reg[2]/Q
                         net (fo=6, routed)           0.171     1.837    ether_rx/rx_statecounter_reg[2]
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.947 r  ether_rx/rx_statecounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.947    ether_rx/rx_statecounter_reg[0]_i_2_n_5
    SLICE_X2Y52          FDRE                                         r  ether_rx/rx_statecounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     2.018    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  ether_rx/rx_statecounter_reg[2]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.134     1.636    ether_rx/rx_statecounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.357%)  route 0.137ns (30.643%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.802    ether_rx/rx_statecounter_reg[6]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.948 r  ether_rx/rx_statecounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    ether_rx/rx_statecounter_reg[4]_i_1_n_4
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  ether_rx/rx_statecounter_reg[7]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.279ns (60.602%)  route 0.181ns (39.398%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[8]/Q
                         net (fo=3, routed)           0.181     1.846    ether_rx/rx_statecounter_reg[8]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.961 r  ether_rx/rx_statecounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    ether_rx/rx_statecounter_reg[8]_i_1_n_7
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  ether_rx/rx_statecounter_reg[8]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[12]/Q
                         net (fo=2, routed)           0.182     1.846    ether_rx/rx_statecounter_reg[12]
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.961 r  ether_rx/rx_statecounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    ether_rx/rx_statecounter_reg[12]_i_1_n_7
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[12]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ether_rx/rx_statecounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_rx/rx_statecounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ether_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_rx_clk rise@0.000ns - ether_rx_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.501    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ether_rx/rx_statecounter_reg[13]/Q
                         net (fo=2, routed)           0.186     1.851    ether_rx/rx_statecounter_reg[13]
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.962 r  ether_rx/rx_statecounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    ether_rx/rx_statecounter_reg[12]_i_1_n_6
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    ETH_RX_CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  ETH_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.017    ether_rx/ETH_RX_CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  ether_rx/rx_statecounter_reg[13]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     1.635    ether_rx/rx_statecounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ether_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ETH_RX_CLK }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10    ether_rx/fifo_rx/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  ETH_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y53     ether_rx/rx_state_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y53     ether_rx/rx_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X1Y53     ether_rx/rx_state_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X2Y52     ether_rx/rx_statecounter_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X2Y54     ether_rx/rx_statecounter_reg[10]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X2Y54     ether_rx/rx_statecounter_reg[11]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X2Y55     ether_rx/rx_statecounter_reg[12]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X2Y55     ether_rx/rx_statecounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X2Y52     ether_rx/rx_statecounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X2Y52     ether_rx/rx_statecounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X2Y54     ether_rx/rx_statecounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X2Y54     ether_rx/rx_statecounter_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X1Y53     ether_rx/rx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X2Y52     ether_rx/rx_statecounter_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X2Y52     ether_rx/rx_statecounter_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X2Y54     ether_rx/rx_statecounter_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X2Y54     ether_rx/rx_statecounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  ether_tx_clk
  To Clock:  ether_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.760ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 4.894ns (54.004%)  route 4.168ns (45.996%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596     5.143    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y11         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[0])
                                                      0.882     6.025 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[0]
                         net (fo=1, routed)           1.291     7.315    ether_tx/fifo_tx/tx_fifo_output[0]
    SLICE_X6Y61          LUT4 (Prop_lut4_I2_O)        0.124     7.439 r  ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.751     8.190    ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.150     8.340 r  ether_tx/fifo_tx/ETH_TXD_OBUF[0]_inst_i_1/O
                         net (fo=14, routed)          2.127    10.467    ETH_TXD_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         3.738    14.204 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.204    ETH_TXD[0]
    H14                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                 14.760    

Slack (MET) :             15.190ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 4.663ns (54.024%)  route 3.968ns (45.976%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596     5.143    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y11         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[2])
                                                      0.882     6.025 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[2]
                         net (fo=1, routed)           1.086     7.110    ether_tx/fifo_tx/tx_fifo_output[2]
    SLICE_X6Y61          LUT4 (Prop_lut4_I2_O)        0.124     7.234 r  ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.812     8.046    ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I3_O)        0.124     8.170 r  ether_tx/fifo_tx/ETH_TXD_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          2.071    10.241    ETH_TXD_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    13.774 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.774    ETH_TXD[2]
    J13                                                               r  ETH_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 15.190    

Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 ether_tx/FSM_onehot_tx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 4.228ns (49.841%)  route 4.255ns (50.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.165    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  ether_tx/FSM_onehot_tx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  ether_tx/FSM_onehot_tx_state_reg[3]/Q
                         net (fo=39, routed)          1.748     7.369    ether_tx/fifo_tx/Q[3]
    SLICE_X6Y62          LUT4 (Prop_lut4_I3_O)        0.124     7.493 r  ether_tx/fifo_tx/ETH_TXD_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.629     8.122    ether_tx/fifo_tx/ETH_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.246 r  ether_tx/fifo_tx/ETH_TXD_OBUF[3]_inst_i_1/O
                         net (fo=15, routed)          1.878    10.124    ETH_TXD_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.524    13.648 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.648    ETH_TXD[3]
    H17                                                               r  ETH_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                 15.316    

Slack (MET) :             16.002ns  (required time - arrival time)
  Source:                 ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        7.820ns  (logic 4.552ns (58.208%)  route 3.268ns (41.792%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596     5.143    ether_tx/fifo_tx/ETH_TX_CLK_IBUF_BUFG
    RAMB36_X0Y11         FIFO36E1                                     r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.882     6.025 r  ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/DO[1]
                         net (fo=1, routed)           1.399     7.423    ether_tx/fifo_tx/tx_fifo_output[1]
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.547 r  ether_tx/fifo_tx/ETH_TXD_OBUF[1]_inst_i_1/O
                         net (fo=15, routed)          1.870     9.417    ETH_TXD_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         3.546    12.963 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.963    ETH_TXD[1]
    J14                                                               r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                 16.002    

Slack (MET) :             16.773ns  (required time - arrival time)
  Source:                 ether_tx/FSM_onehot_tx_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[4]
                            (output port clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.362ns (62.082%)  route 2.664ns (37.918%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           11.000ns
  Clock Path Skew:        -5.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.165    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  ether_tx/FSM_onehot_tx_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.621 f  ether_tx/FSM_onehot_tx_state_reg[5]/Q
                         net (fo=6, routed)           0.843     6.464    ether_tx/tx_state[5]
    SLICE_X4Y60          LUT2 (Prop_lut2_I0_O)        0.152     6.616 r  ether_tx/ETH_TXD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.821     8.437    ETH_TXD_OBUF[4]
    H15                  OBUF (Prop_obuf_I_O)         3.754    12.191 r  ETH_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.191    ETH_TXD[4]
    H15                                                               r  ETH_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -11.000    28.965    
  -------------------------------------------------------------------
                         required time                         28.965    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                 16.773    

Slack (MET) :             30.631ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 2.616ns (30.065%)  route 6.085ns (69.935%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 44.872 - 40.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.168    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.676     6.300    ether_tx/tx_statecounter_reg[8]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.424 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.593     7.017    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     7.141 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.819     7.961    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.148     8.109 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.504     8.612    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.328     8.940 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.449     9.389    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.116     9.505 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           0.628    10.134    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.322    10.456 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.438    10.893    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y60          LUT3 (Prop_lut3_I2_O)        0.326    11.219 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.644    11.863    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  ether_tx/tx_statecounter[0]_i_5/O
                         net (fo=1, routed)           0.465    12.452    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    12.576    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.000 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.869    13.869    ether_tx/clear
    SLICE_X3Y58          FDRE                                         r  ether_tx/tx_statecounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    44.872    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  ether_tx/tx_statecounter_reg[0]/C
                         clock pessimism              0.272    45.144    
                         clock uncertainty           -0.035    45.109    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.608    44.501    ether_tx/tx_statecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         44.501    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                 30.631    

Slack (MET) :             30.631ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 2.616ns (30.065%)  route 6.085ns (69.935%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 44.872 - 40.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.168    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.676     6.300    ether_tx/tx_statecounter_reg[8]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.424 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.593     7.017    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     7.141 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.819     7.961    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.148     8.109 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.504     8.612    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.328     8.940 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.449     9.389    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.116     9.505 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           0.628    10.134    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.322    10.456 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.438    10.893    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y60          LUT3 (Prop_lut3_I2_O)        0.326    11.219 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.644    11.863    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  ether_tx/tx_statecounter[0]_i_5/O
                         net (fo=1, routed)           0.465    12.452    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    12.576    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.000 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.869    13.869    ether_tx/clear
    SLICE_X3Y58          FDRE                                         r  ether_tx/tx_statecounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    44.872    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  ether_tx/tx_statecounter_reg[1]/C
                         clock pessimism              0.272    45.144    
                         clock uncertainty           -0.035    45.109    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.608    44.501    ether_tx/tx_statecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         44.501    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                 30.631    

Slack (MET) :             30.631ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 2.616ns (30.065%)  route 6.085ns (69.935%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 44.872 - 40.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.168    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.676     6.300    ether_tx/tx_statecounter_reg[8]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.424 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.593     7.017    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     7.141 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.819     7.961    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.148     8.109 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.504     8.612    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.328     8.940 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.449     9.389    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.116     9.505 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           0.628    10.134    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.322    10.456 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.438    10.893    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y60          LUT3 (Prop_lut3_I2_O)        0.326    11.219 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.644    11.863    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  ether_tx/tx_statecounter[0]_i_5/O
                         net (fo=1, routed)           0.465    12.452    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    12.576    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.000 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.869    13.869    ether_tx/clear
    SLICE_X3Y58          FDRE                                         r  ether_tx/tx_statecounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    44.872    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  ether_tx/tx_statecounter_reg[2]/C
                         clock pessimism              0.272    45.144    
                         clock uncertainty           -0.035    45.109    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.608    44.501    ether_tx/tx_statecounter_reg[2]
  -------------------------------------------------------------------
                         required time                         44.501    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                 30.631    

Slack (MET) :             30.631ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 2.616ns (30.065%)  route 6.085ns (69.935%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 44.872 - 40.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.168    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.676     6.300    ether_tx/tx_statecounter_reg[8]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.424 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.593     7.017    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     7.141 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.819     7.961    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.148     8.109 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.504     8.612    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.328     8.940 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.449     9.389    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.116     9.505 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           0.628    10.134    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.322    10.456 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.438    10.893    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y60          LUT3 (Prop_lut3_I2_O)        0.326    11.219 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.644    11.863    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  ether_tx/tx_statecounter[0]_i_5/O
                         net (fo=1, routed)           0.465    12.452    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    12.576    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.000 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.869    13.869    ether_tx/clear
    SLICE_X3Y58          FDRE                                         r  ether_tx/tx_statecounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    44.872    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  ether_tx/tx_statecounter_reg[3]/C
                         clock pessimism              0.272    45.144    
                         clock uncertainty           -0.035    45.109    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.608    44.501    ether_tx/tx_statecounter_reg[3]
  -------------------------------------------------------------------
                         required time                         44.501    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                 30.631    

Slack (MET) :             30.771ns  (required time - arrival time)
  Source:                 ether_tx/tx_statecounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/tx_statecounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ether_tx_clk rise@40.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 2.616ns (30.560%)  route 5.944ns (69.440%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 44.871 - 40.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.168    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  ether_tx/tx_statecounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  ether_tx/tx_statecounter_reg[8]/Q
                         net (fo=2, routed)           0.676     6.300    ether_tx/tx_statecounter_reg[8]
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.424 f  ether_tx/FSM_onehot_tx_state[3]_i_5/O
                         net (fo=1, routed)           0.593     7.017    ether_tx/FSM_onehot_tx_state[3]_i_5_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     7.141 f  ether_tx/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=4, routed)           0.819     7.961    ether_tx/FSM_onehot_tx_state[3]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.148     8.109 f  ether_tx/FSM_onehot_tx_state[5]_i_5/O
                         net (fo=2, routed)           0.504     8.612    ether_tx/FSM_onehot_tx_state[5]_i_5_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.328     8.940 f  ether_tx/FSM_onehot_tx_state[5]_i_2/O
                         net (fo=4, routed)           0.449     9.389    ether_tx/FSM_onehot_tx_state[5]_i_2_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.116     9.505 f  ether_tx/FSM_onehot_tx_state[1]_i_2/O
                         net (fo=2, routed)           0.628    10.134    ether_tx/FSM_onehot_tx_state[1]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.322    10.456 r  ether_tx/FSM_onehot_tx_state[2]_i_2/O
                         net (fo=2, routed)           0.438    10.893    ether_tx/FSM_onehot_tx_state[2]_i_2_n_0
    SLICE_X6Y60          LUT3 (Prop_lut3_I2_O)        0.326    11.219 r  ether_tx/fcs_buffer[31]_i_3/O
                         net (fo=2, routed)           0.644    11.863    ether_tx/fcs_buffer[31]_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  ether_tx/tx_statecounter[0]_i_5/O
                         net (fo=1, routed)           0.465    12.452    ether_tx/fifo_tx/tx_statecounter_reg[0]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  ether_tx/fifo_tx/tx_statecounter[0]_i_3/O
                         net (fo=1, routed)           0.000    12.576    ether_tx/fifo_tx/tx_statecounter[0]_i_3_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.000 r  ether_tx/fifo_tx/tx_statecounter_reg[0]_i_1/O[1]
                         net (fo=16, routed)          0.728    13.729    ether_tx/clear
    SLICE_X3Y59          FDRE                                         r  ether_tx/tx_statecounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    44.871    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  ether_tx/tx_statecounter_reg[4]/C
                         clock pessimism              0.272    45.143    
                         clock uncertainty           -0.035    45.108    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.608    44.500    ether_tx/tx_statecounter_reg[4]
  -------------------------------------------------------------------
                         required time                         44.500    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                 30.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[210]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  ether_tx/frame_header_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  ether_tx/frame_header_reg[2]/Q
                         net (fo=2, routed)           0.122     1.779    ether_tx/frame_header_reg_n_0_[2]
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[210]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.010    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y60          SRLC32E                                      r  ether_tx/frame_header_reg[210]_srl32/CLK
                         clock pessimism             -0.516     1.493    
    SLICE_X6Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.602    ether_tx/frame_header_reg[210]_srl32
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[208]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  ether_tx/frame_header_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  ether_tx/frame_header_reg[0]/Q
                         net (fo=2, routed)           0.122     1.779    ether_tx/frame_header_reg_n_0_[0]
    SLICE_X2Y63          SRLC32E                                      r  ether_tx/frame_header_reg[208]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.009    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y63          SRLC32E                                      r  ether_tx/frame_header_reg[208]_srl32/CLK
                         clock pessimism             -0.515     1.493    
    SLICE_X2Y63          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.602    ether_tx/frame_header_reg[208]_srl32
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[211]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.492    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  ether_tx/frame_header_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  ether_tx/frame_header_reg[3]/Q
                         net (fo=2, routed)           0.122     1.778    ether_tx/frame_header_reg_n_0_[3]
    SLICE_X6Y62          SRLC32E                                      r  ether_tx/frame_header_reg[211]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.008    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X6Y62          SRLC32E                                      r  ether_tx/frame_header_reg[211]_srl32/CLK
                         clock pessimism             -0.515     1.492    
    SLICE_X6Y62          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.601    ether_tx/frame_header_reg[211]_srl32
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ether_tx/crc/crcIn_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/crc/crcIn_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.491    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y64          FDSE                                         r  ether_tx/crc/crcIn_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDSE (Prop_fdse_C_Q)         0.141     1.632 r  ether_tx/crc/crcIn_reg[18]/Q
                         net (fo=2, routed)           0.150     1.783    ether_tx/crc/p_18_in
    SLICE_X2Y64          LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  ether_tx/crc/crcIn[14]_i_1/O
                         net (fo=1, routed)           0.000     1.828    ether_tx/crc/crcOut026_out
    SLICE_X2Y64          FDSE                                         r  ether_tx/crc/crcIn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.009    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y64          FDSE                                         r  ether_tx/crc/crcIn_reg[14]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X2Y64          FDSE (Hold_fdse_C_D)         0.120     1.649    ether_tx/crc/crcIn_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ether_tx/crc/crcIn_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/crc/crcIn_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.491    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y64          FDSE                                         r  ether_tx/crc/crcIn_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDSE (Prop_fdse_C_Q)         0.141     1.632 r  ether_tx/crc/crcIn_reg[22]/Q
                         net (fo=2, routed)           0.097     1.729    ether_tx/crc/p_22_in
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.045     1.774 r  ether_tx/crc/crcIn[18]_i_1/O
                         net (fo=1, routed)           0.000     1.774    ether_tx/crc/crcOut033_out
    SLICE_X4Y64          FDSE                                         r  ether_tx/crc/crcIn_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.007    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y64          FDSE                                         r  ether_tx/crc/crcIn_reg[18]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X4Y64          FDSE (Hold_fdse_C_D)         0.091     1.595    ether_tx/crc/crcIn_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ether_tx/crc/crcIn_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/fcs_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.492    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y62          FDSE                                         r  ether_tx/crc/crcIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDSE (Prop_fdse_C_Q)         0.141     1.633 f  ether_tx/crc/crcIn_reg[4]/Q
                         net (fo=2, routed)           0.098     1.731    ether_tx/crc/p_35_in
    SLICE_X5Y62          LUT3 (Prop_lut3_I0_O)        0.045     1.776 r  ether_tx/crc/fcs_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    ether_tx/crc_n_30
    SLICE_X5Y62          FDRE                                         r  ether_tx/fcs_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.008    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  ether_tx/fcs_buffer_reg[0]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091     1.596    ether_tx/fcs_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ether_tx/frame_header_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/frame_header_reg[209]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.495    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  ether_tx/frame_header_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  ether_tx/frame_header_reg[1]/Q
                         net (fo=2, routed)           0.128     1.788    ether_tx/frame_header_reg_n_0_[1]
    SLICE_X2Y60          SRLC32E                                      r  ether_tx/frame_header_reg[209]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.012    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X2Y60          SRLC32E                                      r  ether_tx/frame_header_reg[209]_srl32/CLK
                         clock pessimism             -0.516     1.495    
    SLICE_X2Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.604    ether_tx/frame_header_reg[209]_srl32
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ether_tx/crc/crcIn_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/fcs_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.805%)  route 0.156ns (45.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.491    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y65          FDSE                                         r  ether_tx/crc/crcIn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDSE (Prop_fdse_C_Q)         0.141     1.632 f  ether_tx/crc/crcIn_reg[15]/Q
                         net (fo=2, routed)           0.156     1.788    ether_tx/crc/p_38_in
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.048     1.836 r  ether_tx/crc/fcs_buffer[11]_i_1/O
                         net (fo=1, routed)           0.000     1.836    ether_tx/crc_n_19
    SLICE_X3Y64          FDRE                                         r  ether_tx/fcs_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.009    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  ether_tx/fcs_buffer_reg[11]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.107     1.636    ether_tx/fcs_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ether_tx/crc/crcIn_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/crc/crcIn_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.459%)  route 0.143ns (43.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.491    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X4Y65          FDSE                                         r  ether_tx/crc/crcIn_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDSE (Prop_fdse_C_Q)         0.141     1.632 r  ether_tx/crc/crcIn_reg[16]/Q
                         net (fo=2, routed)           0.143     1.776    ether_tx/crc/p_16_in
    SLICE_X3Y65          LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  ether_tx/crc/crcIn[12]_i_1/O
                         net (fo=1, routed)           0.000     1.821    ether_tx/crc/crcOut023_out
    SLICE_X3Y65          FDSE                                         r  ether_tx/crc/crcIn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.008    ether_tx/crc/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y65          FDSE                                         r  ether_tx/crc/crcIn_reg[12]/C
                         clock pessimism             -0.479     1.528    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.091     1.619    ether_tx/crc/crcIn_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ether_tx/fcs_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ether_tx/fcs_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ether_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ether_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ether_tx_clk rise@0.000ns - ether_tx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.123%)  route 0.136ns (41.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.493    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  ether_tx/fcs_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ether_tx/fcs_buffer_reg[10]/Q
                         net (fo=1, routed)           0.136     1.771    ether_tx/crc/fcs_buffer_reg[26][6]
    SLICE_X3Y63          LUT3 (Prop_lut3_I2_O)        0.048     1.819 r  ether_tx/crc/fcs_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    ether_tx/crc_n_24
    SLICE_X3Y63          FDRE                                         r  ether_tx/fcs_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ether_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    ETH_TX_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  ETH_TX_CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.009    ether_tx/ETH_TX_CLK_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  ether_tx/fcs_buffer_reg[6]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.107     1.615    ether_tx/fcs_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ether_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11    ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  ETH_TX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X4Y60     ether_tx/FSM_onehot_tx_state_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X4Y60     ether_tx/FSM_onehot_tx_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X2Y58     ether_tx/FSM_onehot_tx_state_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X4Y59     ether_tx/FSM_onehot_tx_state_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X4Y59     ether_tx/FSM_onehot_tx_state_reg[4]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X4Y60     ether_tx/FSM_onehot_tx_state_reg[5]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X5Y62     ether_tx/fcs_buffer_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X3Y64     ether_tx/fcs_buffer_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[208]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[208]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y60     ether_tx/frame_header_reg[209]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y60     ether_tx/frame_header_reg[209]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y60     ether_tx/frame_header_reg[210]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y60     ether_tx/frame_header_reg[210]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y62     ether_tx/frame_header_reg[211]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y62     ether_tx/frame_header_reg[211]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[4]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[4]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[208]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[208]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y60     ether_tx/frame_header_reg[209]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y60     ether_tx/frame_header_reg[209]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y60     ether_tx/frame_header_reg[210]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y60     ether_tx/frame_header_reg[210]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y62     ether_tx/frame_header_reg[211]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X6Y62     ether_tx/frame_header_reg[211]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[4]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         20.000      19.020     SLICE_X2Y63     ether_tx/frame_header_reg[4]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ETH_REFCLK_OBUF
  To Clock:  ETH_REFCLK_OBUF

Setup :            0  Failing Endpoints,  Worst Slack       26.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.953ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[274]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.505ns  (logic 0.668ns (5.342%)  route 11.837ns (94.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.745    16.480    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150    16.630 r  ether_rx/fifo_rx/message[798]_i_1/O
                         net (fo=16, routed)          2.092    18.722    ether_rx_n_68
    SLICE_X47Y5          FDRE                                         r  message_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  message_reg[274]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.265    45.675    message_reg[274]
  -------------------------------------------------------------------
                         required time                         45.675    
                         arrival time                         -18.722    
  -------------------------------------------------------------------
                         slack                                 26.953    

Slack (MET) :             26.956ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[286]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 0.668ns (5.343%)  route 11.834ns (94.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.745    16.480    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150    16.630 r  ether_rx/fifo_rx/message[798]_i_1/O
                         net (fo=16, routed)          2.089    18.719    ether_rx_n_68
    SLICE_X44Y4          FDRE                                         r  message_reg[286]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  message_reg[286]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X44Y4          FDRE (Setup_fdre_C_D)       -0.265    45.675    message_reg[286]
  -------------------------------------------------------------------
                         required time                         45.675    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                 26.956    

Slack (MET) :             27.126ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.366ns  (logic 0.668ns (5.402%)  route 11.698ns (94.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.745    16.480    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150    16.630 r  ether_rx/fifo_rx/message[798]_i_1/O
                         net (fo=16, routed)          1.952    18.582    ether_rx_n_68
    SLICE_X46Y4          FDRE                                         r  message_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  message_reg[278]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)       -0.232    45.708    message_reg[278]
  -------------------------------------------------------------------
                         required time                         45.708    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                 27.126    

Slack (MET) :             27.135ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[282]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.356ns  (logic 0.668ns (5.406%)  route 11.688ns (94.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.745    16.480    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150    16.630 r  ether_rx/fifo_rx/message[798]_i_1/O
                         net (fo=16, routed)          1.943    18.573    ether_rx_n_68
    SLICE_X46Y5          FDRE                                         r  message_reg[282]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  message_reg[282]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X46Y5          FDRE (Setup_fdre_C_D)       -0.232    45.708    message_reg[282]
  -------------------------------------------------------------------
                         required time                         45.708    
                         arrival time                         -18.573    
  -------------------------------------------------------------------
                         slack                                 27.135    

Slack (MET) :             27.178ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 0.636ns (5.181%)  route 11.640ns (94.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.197    15.932    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.118    16.050 r  ether_rx/fifo_rx/message[796]_i_1/O
                         net (fo=16, routed)          2.443    18.493    ether_rx_n_66
    SLICE_X44Y4          FDRE                                         r  message_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  message_reg[284]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X44Y4          FDRE (Setup_fdre_C_D)       -0.269    45.671    message_reg[284]
  -------------------------------------------------------------------
                         required time                         45.671    
                         arrival time                         -18.493    
  -------------------------------------------------------------------
                         slack                                 27.178    

Slack (MET) :             27.276ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.215ns  (logic 0.668ns (5.469%)  route 11.547ns (94.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.745    16.480    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150    16.630 r  ether_rx/fifo_rx/message[798]_i_1/O
                         net (fo=16, routed)          1.802    18.432    ether_rx_n_68
    SLICE_X46Y6          FDRE                                         r  message_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  message_reg[270]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X46Y6          FDRE (Setup_fdre_C_D)       -0.232    45.708    message_reg[270]
  -------------------------------------------------------------------
                         required time                         45.708    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                 27.276    

Slack (MET) :             27.301ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.190ns  (logic 0.636ns (5.218%)  route 11.554ns (94.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.197    15.932    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.118    16.050 r  ether_rx/fifo_rx/message[796]_i_1/O
                         net (fo=16, routed)          2.357    18.407    ether_rx_n_66
    SLICE_X46Y5          FDRE                                         r  message_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  message_reg[280]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X46Y5          FDRE (Setup_fdre_C_D)       -0.233    45.707    message_reg[280]
  -------------------------------------------------------------------
                         required time                         45.707    
                         arrival time                         -18.407    
  -------------------------------------------------------------------
                         slack                                 27.301    

Slack (MET) :             27.364ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[276]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 0.636ns (5.245%)  route 11.490ns (94.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.197    15.932    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.118    16.050 r  ether_rx/fifo_rx/message[796]_i_1/O
                         net (fo=16, routed)          2.293    18.343    ether_rx_n_66
    SLICE_X46Y4          FDRE                                         r  message_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  message_reg[276]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)       -0.233    45.707    message_reg[276]
  -------------------------------------------------------------------
                         required time                         45.707    
                         arrival time                         -18.343    
  -------------------------------------------------------------------
                         slack                                 27.364    

Slack (MET) :             27.454ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[272]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        12.000ns  (logic 0.636ns (5.300%)  route 11.364ns (94.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 45.801 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.197    15.932    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.118    16.050 r  ether_rx/fifo_rx/message[796]_i_1/O
                         net (fo=16, routed)          2.167    18.217    ether_rx_n_66
    SLICE_X47Y5          FDRE                                         r  message_reg[272]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.451    45.801    ETH_REFCLK_OBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  message_reg[272]/C
                         clock pessimism              0.239    46.040    
                         clock uncertainty           -0.099    45.940    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.269    45.671    message_reg[272]
  -------------------------------------------------------------------
                         required time                         45.671    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                 27.454    

Slack (MET) :             27.489ns  (required time - arrival time)
  Source:                 proc_statecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            message_reg[266]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_REFCLK_OBUF rise@40.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        11.972ns  (logic 0.668ns (5.580%)  route 11.304ns (94.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 45.804 - 40.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.635     6.217    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  proc_statecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     6.735 f  proc_statecounter_reg[4]/Q
                         net (fo=321, routed)         9.745    16.480    ether_rx/fifo_rx/p_0_in[1]
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150    16.630 r  ether_rx/fifo_rx/message[798]_i_1/O
                         net (fo=16, routed)          1.559    18.189    ether_rx_n_68
    SLICE_X48Y6          FDRE                                         r  message_reg[266]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.599    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576    44.258    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.349 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        1.454    45.804    ETH_REFCLK_OBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  message_reg[266]/C
                         clock pessimism              0.239    46.043    
                         clock uncertainty           -0.099    45.943    
    SLICE_X48Y6          FDRE (Setup_fdre_C_D)       -0.265    45.678    message_reg[266]
  -------------------------------------------------------------------
                         required time                         45.678    
                         arrival time                         -18.189    
  -------------------------------------------------------------------
                         slack                                 27.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 send_buffer_reg[304]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[300]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.048%)  route 0.193ns (47.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.565     1.838    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  send_buffer_reg[304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     2.002 r  send_buffer_reg[304]/Q
                         net (fo=1, routed)           0.193     2.195    in7[300]
    SLICE_X38Y1          LUT5 (Prop_lut5_I1_O)        0.045     2.240 r  send_buffer[300]_i_1/O
                         net (fo=1, routed)           0.000     2.240    send_buffer[300]
    SLICE_X38Y1          FDRE                                         r  send_buffer_reg[300]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.835     2.388    ETH_REFCLK_OBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  send_buffer_reg[300]/C
                         clock pessimism             -0.285     2.103    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.120     2.223    send_buffer_reg[300]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 send_buffer_reg[881]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[877]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.371%)  route 0.191ns (50.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.562     1.835    ETH_REFCLK_OBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  send_buffer_reg[881]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  send_buffer_reg[881]/Q
                         net (fo=1, routed)           0.191     2.167    in7[877]
    SLICE_X36Y11         LUT5 (Prop_lut5_I1_O)        0.045     2.212 r  send_buffer[877]_i_1/O
                         net (fo=1, routed)           0.000     2.212    send_buffer[877]
    SLICE_X36Y11         FDRE                                         r  send_buffer_reg[877]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.832     2.385    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  send_buffer_reg[877]/C
                         clock pessimism             -0.285     2.100    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.092     2.192    send_buffer_reg[877]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 message_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.408%)  route 0.233ns (55.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.558     1.831    ETH_REFCLK_OBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  message_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  message_reg[168]/Q
                         net (fo=1, routed)           0.233     2.205    message_reg_n_0_[168]
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.045     2.250 r  send_buffer[168]_i_1/O
                         net (fo=1, routed)           0.000     2.250    send_buffer[168]
    SLICE_X35Y19         FDRE                                         r  send_buffer_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.823     2.376    ETH_REFCLK_OBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  send_buffer_reg[168]/C
                         clock pessimism             -0.285     2.091    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.092     2.183    send_buffer_reg[168]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 message_reg[887]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[887]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.227%)  route 0.244ns (56.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.563     1.836    ETH_REFCLK_OBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  message_reg[887]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.977 r  message_reg[887]/Q
                         net (fo=1, routed)           0.244     2.222    message_reg_n_0_[887]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.045     2.267 r  send_buffer[887]_i_1/O
                         net (fo=1, routed)           0.000     2.267    send_buffer[887]
    SLICE_X39Y9          FDRE                                         r  send_buffer_reg[887]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.833     2.386    ETH_REFCLK_OBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  send_buffer_reg[887]/C
                         clock pessimism             -0.285     2.101    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.092     2.193    send_buffer_reg[887]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 message_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[187]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.670%)  route 0.220ns (51.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.557     1.830    ETH_REFCLK_OBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  message_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  message_reg[187]/Q
                         net (fo=1, routed)           0.220     2.215    message_reg_n_0_[187]
    SLICE_X36Y18         LUT5 (Prop_lut5_I4_O)        0.045     2.260 r  send_buffer[187]_i_1/O
                         net (fo=1, routed)           0.000     2.260    send_buffer[187]
    SLICE_X36Y18         FDRE                                         r  send_buffer_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.825     2.378    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  send_buffer_reg[187]/C
                         clock pessimism             -0.285     2.093    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.092     2.185    send_buffer_reg[187]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 send_buffer_reg[303]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[299]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.871%)  route 0.269ns (59.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.566     1.839    ETH_REFCLK_OBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  send_buffer_reg[303]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  send_buffer_reg[303]/Q
                         net (fo=1, routed)           0.269     2.249    in7[299]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.045     2.294 r  send_buffer[299]_i_1/O
                         net (fo=1, routed)           0.000     2.294    send_buffer[299]
    SLICE_X41Y2          FDRE                                         r  send_buffer_reg[299]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.836     2.389    ETH_REFCLK_OBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  send_buffer_reg[299]/C
                         clock pessimism             -0.285     2.104    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.092     2.196    send_buffer_reg[299]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 send_buffer_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[349]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.697%)  route 0.271ns (59.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.564     1.837    ETH_REFCLK_OBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  send_buffer_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.978 r  send_buffer_reg[353]/Q
                         net (fo=1, routed)           0.271     2.249    in7[349]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.045     2.294 r  send_buffer[349]_i_1/O
                         net (fo=1, routed)           0.000     2.294    send_buffer[349]
    SLICE_X36Y5          FDRE                                         r  send_buffer_reg[349]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.834     2.387    ETH_REFCLK_OBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  send_buffer_reg[349]/C
                         clock pessimism             -0.285     2.102    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.092     2.194    send_buffer_reg[349]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 message_reg[445]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.562     1.835    ETH_REFCLK_OBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  message_reg[445]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.976 r  message_reg[445]/Q
                         net (fo=1, routed)           0.052     2.028    message_reg_n_0_[445]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.045     2.073 r  send_buffer[445]_i_1/O
                         net (fo=1, routed)           0.000     2.073    send_buffer[445]
    SLICE_X8Y17          FDRE                                         r  send_buffer_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.830     2.383    ETH_REFCLK_OBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  send_buffer_reg[445]/C
                         clock pessimism             -0.535     1.848    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.121     1.969    send_buffer_reg[445]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 send_buffer_reg[977]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[973]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.582     1.855    ETH_REFCLK_OBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  send_buffer_reg[977]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  send_buffer_reg[977]/Q
                         net (fo=1, routed)           0.052     2.048    in7[973]
    SLICE_X6Y24          LUT5 (Prop_lut5_I1_O)        0.045     2.093 r  send_buffer[973]_i_1/O
                         net (fo=1, routed)           0.000     2.093    send_buffer[973]
    SLICE_X6Y24          FDRE                                         r  send_buffer_reg[973]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.850     2.403    ETH_REFCLK_OBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  send_buffer_reg[973]/C
                         clock pessimism             -0.535     1.868    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121     1.989    send_buffer_reg[973]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 send_buffer_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            send_buffer_reg[451]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK_OBUF  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_REFCLK_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK_OBUF rise@0.000ns - ETH_REFCLK_OBUF rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.558     1.831    ETH_REFCLK_OBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  send_buffer_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.972 r  send_buffer_reg[455]/Q
                         net (fo=1, routed)           0.052     2.024    in7[451]
    SLICE_X8Y22          LUT5 (Prop_lut5_I1_O)        0.045     2.069 r  send_buffer[451]_i_1/O
                         net (fo=1, routed)           0.000     2.069    send_buffer[451]
    SLICE_X8Y22          FDRE                                         r  send_buffer_reg[451]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100Mhz_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.825     2.378    ETH_REFCLK_OBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  send_buffer_reg[451]/C
                         clock pessimism             -0.534     1.844    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.121     1.965    send_buffer_reg[451]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_REFCLK_OBUF
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         40.000      37.424     RAMB36_X0Y10    ether_rx/fifo_rx/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         40.000      37.424     RAMB36_X0Y11    ether_tx/fifo_tx/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  ETH_REFCLK_OBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X9Y15     FSM_onehot_proc_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X9Y15     FSM_onehot_proc_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X10Y14    FSM_onehot_proc_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X10Y14    FSM_onehot_proc_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X10Y15    FSM_onehot_proc_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X28Y15    FSM_onehot_proc_state_reg[4]_rep/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X9Y15     FSM_onehot_proc_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X9Y15     FSM_onehot_proc_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X9Y15     FSM_onehot_proc_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X9Y15     FSM_onehot_proc_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y14    FSM_onehot_proc_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y14    FSM_onehot_proc_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y14    FSM_onehot_proc_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y14    FSM_onehot_proc_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y15    FSM_onehot_proc_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y15    FSM_onehot_proc_state_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X9Y15     FSM_onehot_proc_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X9Y15     FSM_onehot_proc_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X9Y15     FSM_onehot_proc_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X9Y15     FSM_onehot_proc_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y14    FSM_onehot_proc_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y14    FSM_onehot_proc_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y14    FSM_onehot_proc_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y14    FSM_onehot_proc_state_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y15    FSM_onehot_proc_state_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X10Y15    FSM_onehot_proc_state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  fb_clk
  To Clock:  fb_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ETH_REFCLK_OBUF
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'ETH_REFCLK_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 3.648ns (44.328%)  route 4.582ns (55.672%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489    21.489 f  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253    22.742    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.830 f  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655    24.485    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    24.581 f  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        2.927    27.508    ETH_REFCLK_OBUF_BUFG
    G18                  OBUF (Prop_obuf_I_O)         3.552    31.061 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    31.061    ETH_REFCLK
    G18                                                               f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'ETH_REFCLK_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.279ns (50.649%)  route 1.246ns (49.351%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    ETH_REFCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  ETH_REFCLK_OBUF_BUFG_inst/O
                         net (fo=2079, routed)        0.745     2.019    ETH_REFCLK_OBUF_BUFG
    G18                  OBUF (Prop_obuf_I_O)         1.253     3.272 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.272    ETH_REFCLK
    G18                                                               r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  fb_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'fb_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_clk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100Mhz (IN)
                         net (fo=0)                   0.000     5.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.844    fb_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'fb_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fb_clk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100Mhz_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    fb_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





