# Waveform file 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/dmm_top.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/dmm_top.asdb'.
# Warning: There is no 'DIRECTION_SIGNAL' defined for inout port "".
# Generated testbench could produce errors during simulation.
# Use TestBench Wizard once again and define 'DIRECTION_SIGNAL'.
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ../../../ftdi_fifo/ft2232h_async_TB.v : (135, 13): Undeclared identifier: clk.
# Error: VCP5103 ../../../ftdi_fifo/ft2232h_async_TB.v : (135, 19): Undeclared identifier: clk.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/src/ft2232h_async_TB.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Error: VCP7801 ../../../ftdi_fifo/ft2232h_async_TB.v : (22, 24): Duplicated declaration of unit ft2232h_async_tb.
# Info: VCP7802 ft2232h_async_TB.v : (22, 24): ft2232h_async_tb was already declared. See previous declaration.
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (25, 20): Duplicate identifier: IDLE
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (26, 24): Duplicate identifier: RD_START
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (27, 23): Duplicate identifier: RD_DATA
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (28, 24): Duplicate identifier: WR_START
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (29, 23): Duplicate identifier: WR_DATA
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (30, 21): Duplicate identifier: ERROR
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (33, 10): Duplicate identifier: iClk
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (34, 10): Duplicate identifier: iRst
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (35, 21): Duplicate identifier: oTxRdEn_actual
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (36, 13): Duplicate identifier: oTxRdEn
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (37, 16): Duplicate identifier: iTxRdEmpty
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (38, 18): Duplicate identifier: iTxData
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (39, 21): Duplicate identifier: oRxWrEn_actual
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (40, 13): Duplicate identifier: oRxWrEn
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (41, 15): Duplicate identifier: iRxWrFull
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (42, 26): Duplicate identifier: oRxData_actual
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (43, 18): Duplicate identifier: oRxData
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (44, 27): Duplicate identifier: ioFifoData_bidir
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (45, 21): Duplicate identifier: ioFifoData
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (49, 12): Duplicate identifier: iRxF_n
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (50, 12): Duplicate identifier: iTxE_n
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (51, 19): Duplicate identifier: oRx_n_actual
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (52, 11): Duplicate identifier: oRx_n
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (53, 19): Duplicate identifier: oTx_n_actual
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (54, 11): Duplicate identifier: oTx_n
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (55, 19): Duplicate identifier: oSiwu_actual
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (56, 11): Duplicate identifier: oSiwu
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (58, 21): Duplicate identifier: report_file
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (62, 34): Duplicate identifier: Default_wait_time
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (63, 48): Duplicate identifier: oTxRdEn_WaitTime
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (64, 48): Duplicate identifier: oRxWrEn_WaitTime
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (65, 48): Duplicate identifier: oRxData_WaitTime
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (66, 51): Duplicate identifier: ioFifoData_WaitTime
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (67, 46): Duplicate identifier: oRx_n_WaitTime
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (68, 46): Duplicate identifier: oTx_n_WaitTime
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (69, 46): Duplicate identifier: oSiwu_WaitTime
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (72, 50): Duplicate identifier: SimulationTime
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (75, 24): Duplicate identifier: errors_counter
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (94, 31): Duplicate identifier: UUT
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (139, 19): Duplicate identifier: reset_start
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (140, 18): Duplicate identifier: reset_done
# Error: VCP2505 ../../../ftdi_fifo/ft2232h_async_TB.v : (156, 21): Duplicate identifier: terminate_sim
# Compile failure 43 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_ice -L ice +access +r ft2232h_async_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 45 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5540 kB (elbread=1280 elab2=4115 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:23 PM, Saturday, April 4, 2020
#  Simulation has been initialized
run 200 us
# KERNEL: ##############################################################
# KERNEL: All vectors passed.
# RUNTIME: Info: RUNTIME_0068 ft2232h_async_TB.v (113): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /ft2232h_async_tb,  Process: @INITIAL#96_1@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 ../../../ftdi_fifo/ft2232h_async_TB.v : (146, 13): Syntax error. Unexpected token: else[_ELSE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2000 ../../../ftdi_fifo/ft2232h_async_TB.v : (156, 6): Syntax error. Unexpected token: event[_EVENT]. The 'event' is a SystemVerilog keyword and cannot be used as an identifier. Use -v2k5, -v2k or -v95 argument for Verilog compilation.
# Error: VCP2000 ../../../ftdi_fifo/ft2232h_async_TB.v : (175, 6): Syntax error. Unexpected token: event[_EVENT]. The 'event' is a SystemVerilog keyword and cannot be used as an identifier. Use -v2k5, -v2k or -v95 argument for Verilog compilation.
# Error: VCP2020 ../../../ftdi_fifo/ft2232h_async_TB.v : (196, 10): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2000 ../../../ftdi_fifo/ft2232h_async_TB.v : (196, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Info: VCP2113 Module ft2232h_async found in current working library.
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 45 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5540 kB (elbread=1280 elab2=4115 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:32 PM, Saturday, April 4, 2020
#  Simulation has been initialized
run 200 us
# KERNEL: ##############################################################
# KERNEL: All vectors passed.
# RUNTIME: Info: RUNTIME_0068 ft2232h_async_TB.v (113): $finish called.
# KERNEL: Time: 11 ps,  Iteration: 0,  Instance: /ft2232h_async_tb,  Process: @INITIAL#96_1@.
# KERNEL: stopped at time: 11 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 ../../../ftdi_fifo/ft2232h_async_TB.v : (156, 6): Syntax error. Unexpected token: event[_EVENT]. The 'event' is a SystemVerilog keyword and cannot be used as an identifier. Use -v2k5, -v2k or -v95 argument for Verilog compilation.
# Error: VCP2000 ../../../ftdi_fifo/ft2232h_async_TB.v : (175, 6): Syntax error. Unexpected token: event[_EVENT]. The 'event' is a SystemVerilog keyword and cannot be used as an identifier. Use -v2k5, -v2k or -v95 argument for Verilog compilation.
# Error: VCP2020 ../../../ftdi_fifo/ft2232h_async_TB.v : (196, 10): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 ../../../ftdi_fifo/ft2232h_async_TB.v : (196, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Info: VCP2113 Module ft2232h_async found in current working library.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 45 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5540 kB (elbread=1280 elab2=4115 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:32 PM, Saturday, April 4, 2020
#  Simulation has been initialized
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (186, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:34 PM, Saturday, April 4, 2020
#  Simulation has been initialized
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: stopped at time: 200 us
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (187, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:36 PM, Saturday, April 4, 2020
#  Simulation has been initialized
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 200 us
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 200 us
# KERNEL: stopped at time: 400 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:38 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 200 us
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:39 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 200 us
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2570 ../../../ftdi_fifo/ft2232h_async_TB.v : (44, 1): Undefined port: ioFifoData_bidir.
# Info: VCP2876 ../../../ftdi_fifo/ft2232h_async_TB.v : (47, 26): Implicit net declaration, symbol ioFifoData_bidir has not been declared in module ft2232h_async_tb.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:43 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (187, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:44 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:44 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (187, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:44 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 200 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 51 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:46 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (187, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 50 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:46 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 200 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 50 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:47 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 50 us
run 50 us
# KERNEL: stopped at time: 100 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 50 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:48 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (187, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 50 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:48 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 50 us
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 50 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:51 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (187, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 50 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:51 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 50 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 50 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:53 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (187, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 49 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:53 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 50 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 49 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  8:56 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 50 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 49 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:00 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 50 us
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 49 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:03 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (187, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 49 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:03 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: stopped at time: 50 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 49 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:06 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (183, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 49 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5542 kB (elbread=1280 elab2=4117 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:06 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ft2232h_async_TB.v (186): $finish called.
# KERNEL: Time: 190 ps,  Iteration: 0,  Instance: /ft2232h_async_tb,  Process: @INITIAL#174_5@.
# KERNEL: stopped at time: 190 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 50 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (215, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  10:59 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: Start Recv 
# KERNEL: stopped at time: 50 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  10:59 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: Start Recv 
# KERNEL: stopped at time: 20 us
run 20 us
# KERNEL: stopped at time: 40 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:00 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: Start Recv 
# KERNEL: stopped at time: 20 us
# KERNEL: stopped at time: 21 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:00 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: Start Recv 
# KERNEL: stopped at time: 1 us
# KERNEL: Warning: KERNEL_0291 Signal '/ft2232h_async_tb/oRx_n_actual' has already been traced.
# 0 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:03 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:03 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: Start Recv 
# KERNEL: stopped at time: 1 us
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ft2232h_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ft2232h_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ft2232h_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:05 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: Start Recv 
# KERNEL: Recv Passed
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ft2232h_async_TB.v (221): $finish called.
# KERNEL: Time: 370 ps,  Iteration: 0,  Instance: /ft2232h_async_tb,  Process: @INITIAL#209_6@.
# KERNEL: stopped at time: 370 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# Warning: There is no 'DIRECTION_SIGNAL' defined for inout port "".
# Generated testbench could produce errors during simulation.
# Use TestBench Wizard once again and define 'DIRECTION_SIGNAL'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:27 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 10 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: Start Recv 
# KERNEL: Recv Passed
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ft2232h_async_TB.v (221): $finish called.
# KERNEL: Time: 370 ps,  Iteration: 0,  Instance: /ft2232h_async_tb,  Process: @INITIAL#209_6@.
# KERNEL: stopped at time: 370 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5544 kB (elbread=1280 elab2=4119 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:27 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 10 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Passed.
# KERNEL: Start Recv 
# KERNEL: Recv Passed
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ft2232h_async_TB.v (221): $finish called.
# KERNEL: Time: 370 ps,  Iteration: 0,  Instance: /ft2232h_async_tb,  Process: @INITIAL#209_6@.
# KERNEL: stopped at time: 370 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Info: VCP2876 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (151, 17): Implicit net declaration, symbol wTxByte has not been declared in module ftdi_fifo_async_tb.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (100, 20): Undeclared identifier: iTxRdEmpty.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (102, 19): Undeclared identifier: iRxWrFull.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (113, 33): Undeclared identifier: recv_data_from_DUT.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (114, 24): Undeclared identifier: recv_complete.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (160, 33): Undeclared identifier: oRxWrEn_actual.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (200, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Compile failure 5 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Info: VCP2876 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (151, 17): Implicit net declaration, symbol wTxByte has not been declared in module ftdi_fifo_async_tb.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (100, 20): Undeclared identifier: iTxRdEmpty.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (102, 19): Undeclared identifier: iRxWrFull.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (113, 33): Undeclared identifier: recv_data_from_DUT.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (114, 24): Undeclared identifier: recv_complete.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (160, 33): Undeclared identifier: oRxWrEn_actual.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (200, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Compile failure 5 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Info: VCP2876 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (151, 17): Implicit net declaration, symbol wTxByte has not been declared in module ftdi_fifo_async_tb.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (113, 33): Undeclared identifier: recv_data_from_DUT.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (114, 24): Undeclared identifier: recv_complete.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (160, 33): Undeclared identifier: oRxWrEn_actual.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (200, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Compile failure 3 Errors 2 Warnings  Analysis time: 0[s].
run 10 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Info: VCP2876 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (151, 17): Implicit net declaration, symbol wTxByte has not been declared in module ftdi_fifo_async_tb.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (200, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_ice -L ice +access +r ftdi_fifo_async_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 45 (100.00%) other processes in SLP
# SLP: 128 (98.46%) signals in SLP and 2 (1.54%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5553 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:32 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 10 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Byte: 0
# KERNEL: stopped at time: 10 us
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 45 (100.00%) other processes in SLP
# SLP: 128 (98.46%) signals in SLP and 2 (1.54%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5553 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:37 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 10 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Byte: 0
# KERNEL: stopped at time: 10 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 45 (100.00%) other processes in SLP
# SLP: 128 (98.46%) signals in SLP and 2 (1.54%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5553 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:39 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 10 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (151, 17): Implicit net declaration, symbol wTxByte has not been declared in module ftdi_fifo_async_tb.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (200, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 45 (100.00%) other processes in SLP
# SLP: 128 (98.46%) signals in SLP and 2 (1.54%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5553 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:39 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 10 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write 
# KERNEL: Write Byte: 0
# KERNEL: Write complete
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (203): $finish called.
# KERNEL: Time: 227 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#191_7@.
# KERNEL: stopped at time: 227 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 45 (100.00%) other processes in SLP
# SLP: 128 (98.46%) signals in SLP and 2 (1.54%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5553 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:41 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 10 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (153, 17): Implicit net declaration, symbol wTxByte has not been declared in module ftdi_fifo_async_tb.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (202, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 45 (100.00%) other processes in SLP
# SLP: 129 (98.47%) signals in SLP and 2 (1.53%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:41 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 45 (100.00%) other processes in SLP
# SLP: 129 (98.47%) signals in SLP and 2 (1.53%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:41 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 50 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write complete
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (205): $finish called.
# KERNEL: Time: 1067 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#193_7@.
# KERNEL: stopped at time: 1067 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 45 (100.00%) other processes in SLP
# SLP: 129 (98.47%) signals in SLP and 2 (1.53%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:56 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (156, 17): Implicit net declaration, symbol wTxByte has not been declared in module ftdi_fifo_async_tb.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (233, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 133 (98.52%) signals in SLP and 2 (1.48%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:56 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1707 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1707 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 133 (98.52%) signals in SLP and 2 (1.48%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:57 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1707 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1707 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 133 (98.52%) signals in SLP and 2 (1.48%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:58 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1707 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1707 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 133 (98.52%) signals in SLP and 2 (1.48%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:58 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (156, 17): Implicit net declaration, symbol wTxByte has not been declared in module ftdi_fifo_async_tb.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (233, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 133 (98.52%) signals in SLP and 2 (1.48%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:58 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1707 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1707 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 133 (98.52%) signals in SLP and 2 (1.48%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:59 PM, Saturday, April 4, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1707 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1707 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 133 (98.52%) signals in SLP and 2 (1.48%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:00 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Write Byte: 0
# KERNEL: Write Byte: 1
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1707 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1707 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 133 (98.52%) signals in SLP and 2 (1.48%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:02 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (233, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:02 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1105 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1105 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:03 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1105 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1105 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:04 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1105 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1105 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:06 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 100 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (233, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4131 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:06 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1545 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1545 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 15 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ftdi_fifo_async_tb/UUT/rx_fifo_inst/iWrEn' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ftdi_fifo_async_tb/UUT/rx_fifo_inst/oWrFull' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ftdi_fifo_async_tb/UUT/rx_fifo_inst/iWrData' has already been traced.
# 0 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4131 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:08 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1545 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1545 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 20 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4131 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:09 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1545 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1545 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5556 kB (elbread=1280 elab2=4131 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:09 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: All vectors passed.
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1545 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1545 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 20 us
run 20 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (233, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:10 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1105 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1105 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:11 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check failed, no data in buffer
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1105 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1105 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:14 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/fifo_sync.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ram_dp_512x8 found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:14 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 200 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (236): $finish called.
# KERNEL: Time: 1707 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#224_8@.
# KERNEL: stopped at time: 1707 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:43 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (218, 23): Undeclared identifier: writ.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (307, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 46 (100.00%) other processes in SLP
# SLP: 132 (98.51%) signals in SLP and 2 (1.49%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:43 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (306, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:44 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: DUT TX Buffer is full -- cannot write
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (309): $finish called.
# KERNEL: Time: 1825 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#297_12@.
# KERNEL: stopped at time: 1825 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:46 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: DUT TX Buffer is full -- cannot write
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (309): $finish called.
# KERNEL: Time: 1825 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#297_12@.
# KERNEL: stopped at time: 1825 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0291 Signal '/ftdi_fifo_async_tb/oRxEmpty_actual' has already been traced.
# 0 signal(s) traced.
# 3 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:48 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: DUT TX Buffer is full -- cannot write
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (309): $finish called.
# KERNEL: Time: 1825 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#297_12@.
# KERNEL: stopped at time: 1825 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:49 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (306, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:49 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: Write Fifo Byte: 01
# KERNEL: Write Fifo Byte: 02
# KERNEL: Write Fifo Byte: 03
# KERNEL: Write Fifo Byte: 04
# KERNEL: Write Fifo Byte: 05
# KERNEL: Write Fifo Byte: 06
# KERNEL: Write Fifo Byte: 07
# KERNEL: Checking recv Data
# KERNEL: Recv Failed. Sent:00000001, Recv:00
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (309): $finish called.
# KERNEL: Time: 2681 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#297_12@.
# KERNEL: stopped at time: 2681 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:51 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (307, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:51 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 400 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: Write Fifo Byte: 01
# KERNEL: Write Fifo Byte: 02
# KERNEL: Write Fifo Byte: 03
# KERNEL: Write Fifo Byte: 04
# KERNEL: Write Fifo Byte: 05
# KERNEL: Write Fifo Byte: 06
# KERNEL: Write Fifo Byte: 07
# KERNEL: Checking recv Data
# KERNEL: Recv Failed. Sent:00000001, Recv:00
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (310): $finish called.
# KERNEL: Time: 2681 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#298_12@.
# KERNEL: stopped at time: 2681 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:52 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 500 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: Write Fifo Byte: 01
# KERNEL: Write Fifo Byte: 02
# KERNEL: Write Fifo Byte: 03
# KERNEL: Write Fifo Byte: 04
# KERNEL: Write Fifo Byte: 05
# KERNEL: Write Fifo Byte: 06
# KERNEL: Write Fifo Byte: 07
# KERNEL: Checking recv Data
# KERNEL: Recv Failed. Sent:00000001, Recv:00
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (310): $finish called.
# KERNEL: Time: 2681 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#298_12@.
# KERNEL: stopped at time: 2681 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0291 Signal '/ftdi_fifo_async_tb/iTxE_n' has already been traced.
# 0 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:54 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 500 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: Write Fifo Byte: 01
# KERNEL: Write Fifo Byte: 02
# KERNEL: Write Fifo Byte: 03
# KERNEL: Write Fifo Byte: 04
# KERNEL: Write Fifo Byte: 05
# KERNEL: Write Fifo Byte: 06
# KERNEL: Write Fifo Byte: 07
# KERNEL: Checking recv Data
# KERNEL: Recv Failed. Sent:00000001, Recv:00
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (310): $finish called.
# KERNEL: Time: 2681 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#298_12@.
# KERNEL: stopped at time: 2681 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:54 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 500 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: Write Fifo Byte: 01
# KERNEL: Write Fifo Byte: 02
# KERNEL: Write Fifo Byte: 03
# KERNEL: Write Fifo Byte: 04
# KERNEL: Write Fifo Byte: 05
# KERNEL: Write Fifo Byte: 06
# KERNEL: Write Fifo Byte: 07
# KERNEL: Checking recv Data
# KERNEL: Recv Failed. Sent:00000001, Recv:00
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (310): $finish called.
# KERNEL: Time: 2681 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#298_12@.
# KERNEL: stopped at time: 2681 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:58 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 500 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ftdi_fifo_async found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (308, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:58 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 500 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: Write Fifo Byte: 01
# KERNEL: Write Fifo Byte: 02
# KERNEL: Write Fifo Byte: 03
# KERNEL: Write Fifo Byte: 04
# KERNEL: Write Fifo Byte: 05
# KERNEL: Write Fifo Byte: 06
# KERNEL: Write Fifo Byte: 07
# KERNEL: Checking recv Data
# KERNEL: Check recv complete
# KERNEL: Recv complete
# KERNEL: ##############################################.
# KERNEL: 
# RUNTIME: Info: RUNTIME_0068 ftdi_fifo_async_TB.v (311): $finish called.
# KERNEL: Time: 3647 ps,  Iteration: 0,  Instance: /ftdi_fifo_async_tb,  Process: @INITIAL#299_12@.
# KERNEL: stopped at time: 3647 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'ftdi_fifo_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'fifo_sync_8bit' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ft2232h_async' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ram_dp_512x8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 50 (100.00%) other processes in SLP
# SLP: 142 (98.61%) signals in SLP and 2 (1.39%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5560 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:59 AM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 700 us
# KERNEL: ##############################################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write
# KERNEL: Write Byte: 00
# KERNEL: Write Byte: 01
# KERNEL: Write Byte: 02
# KERNEL: Write Byte: 03
# KERNEL: Write Byte: 04
# KERNEL: Write Byte: 05
# KERNEL: Write Byte: 06
# KERNEL: Write Byte: 07
# KERNEL: Checking RX Data
# KERNEL: Check RX complete
# KERNEL: Write complete
# KERNEL: Start Recv
# KERNEL: Write Fifo Byte: 00
# KERNEL: Write Fifo Byte: 01
# KERNEL: Write Fifo Byte: 02
# KERNEL: Write Fifo Byte: 03
# KERNEL: Write Fifo Byte: 04
# KERNEL: Wr