# Load canceled
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd was successful.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
vsim -gui work.processor_tb
# vsim -gui work.processor_tb 
# Start time: 12:00:55 on Jun 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_tb(behavioral)
# Loading work.processor(behavioral)
# Loading work.processor_core(behavioral)
# Loading work.pc(behavioral)
# Loading work.stack(behavioral)
# Loading work.decoder(behavioral)
# Loading work.alu(behavioral)
# Loading work.program_rom(behavioral)
add wave -position end  sim:/processor_tb/dut/core_1/CLK
add wave -position end  sim:/processor_tb/dut/core_1/PROGRAM_MEMORY_D
add wave -position end  sim:/processor_tb/dut/core_1/PROGRAM_MEMORY_A
add wave -position end  sim:/processor_tb/dut/core_1/stack_data_in
add wave -position end  sim:/processor_tb/dut/core_1/stack_top
add wave -position end  sim:/processor_tb/dut/core_1/stack_next
add wave -position end  sim:/processor_tb/dut/core_1/stack_push
add wave -position end  sim:/processor_tb/dut/core_1/stack_pop
add wave -position end  sim:/processor_tb/dut/core_1/en_alu
add wave -position end  sim:/processor_tb/dut/core_1/decoder_data_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: simon  Hostname: DESKTOP-5JRNHLO  ProcessID: 5360
#           Attempting to use alternate WLF file "./wlftind4tv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftind4tv
run
# Compile of processor_tb.vhd was successful.
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd was successful.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
# WARNING: No extended dataflow license exists
# Compile of pc.vhd was successful.
restart
# Loading work.processor_tb(behavioral)
# Loading work.processor(behavioral)
# Loading work.processor_core(behavioral)
# Loading work.pc(behavioral)
# Loading work.stack(behavioral)
# Loading work.decoder(behavioral)
# Loading work.alu(behavioral)
# Loading work.program_rom(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd was successful.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart
# Loading work.processor_tb(behavioral)
# Loading work.processor(behavioral)
# Loading work.processor_core(behavioral)
# Loading work.pc(behavioral)
# Loading work.stack(behavioral)
# Loading work.decoder(behavioral)
# Loading work.alu(behavioral)
# Loading work.program_rom(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of pc.vhd was successful.
restart
# Loading work.pc(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of pc.vhd was successful.
# Compile of processor_core.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.processor_core(behavioral)
# Loading work.pc(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position end  sim:/processor_tb/dut/core_1/instruction_new
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of decoder.vhd was successful.
# Compile of processor_core.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.processor_core(behavioral)
# Loading work.decoder(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of decoder.vhd was successful.
restart
# Loading work.decoder(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position end  sim:/processor_tb/dut/core_1/stack_1/stack_array
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of decoder.vhd was successful.
# Compile of pc.vhd failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of pc.vhd failed with 2 errors.
# Compile of pc.vhd was successful.
restart
# Loading work.pc(behavioral)
# ** Error: (vsim-3732) C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/processor_core.vhd(70): No default binding for component instance 'pc_1'.
#    The following component port is not on the entity:
#           INSTRUCTION_NEW
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/core_1/pc_1 File: C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/pc.vhd
# Loading work.decoder(behavioral)
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd failed with 2 errors.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 1 failed with 2 errors.
# Compile of processor_core.vhd was successful.
vsim -gui work.processor_tb
# vsim -gui work.processor_tb 
# Start time: 12:00:55 on Jun 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_tb(behavioral)
# Loading work.processor(behavioral)
# Loading work.processor_core(behavioral)
# Loading work.pc(behavioral)
# Loading work.stack(behavioral)
# Loading work.decoder(behavioral)
# Loading work.alu(behavioral)
# Loading work.program_rom(behavioral)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: simon  Hostname: DESKTOP-5JRNHLO  ProcessID: 5360
#           Attempting to use alternate WLF file "./wlftsvez38".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsvez38
# Warning in wave window restart: (vish-4014) No objects found matching '/processor_tb/dut/core_1/instruction_new'. 
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position end  sim:/processor_tb/dut/core_1/CLK
add wave -position end  sim:/processor_tb/dut/core_1/PROGRAM_MEMORY_D
add wave -position end  sim:/processor_tb/dut/core_1/PROGRAM_MEMORY_A
add wave -position end  sim:/processor_tb/dut/core_1/DECODE_EN
add wave -position end  sim:/processor_tb/dut/core_1/EXECUTE_EN
add wave -position end  sim:/processor_tb/dut/core_1/STORE_EN
add wave -position end  sim:/processor_tb/dut/core_1/stack_data_in
add wave -position end  sim:/processor_tb/dut/core_1/stack_top
add wave -position end  sim:/processor_tb/dut/core_1/stack_next
add wave -position end  sim:/processor_tb/dut/core_1/stack_push
add wave -position end  sim:/processor_tb/dut/core_1/stack_pop
add wave -position end  sim:/processor_tb/dut/core_1/en_alu
add wave -position end  sim:/processor_tb/dut/core_1/decoder_data_out
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of pc.vhd was successful.
restart
# Loading work.pc(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Fatal: (vsim-3421) Value 4 is out of range 0 to 3.
#    Time: 70 ns  Iteration: 0  Process: /processor_tb/dut/core_1/pc_1/line__20 File: C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/pc.vhd
# Fatal error in Process line__20 at C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/pc.vhd line 26
# 
# HDL call sequence:
# Stopped at C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/pc.vhd 26 Process line__20
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/pc.vhd 26 Process line__20
# 
# Compile of pc.vhd was successful.
restart
# Loading work.pc(behavioral)
run
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of decoder.vhd was successful.
# Compile of decoder.vhd failed with 3 errors.
# Compile of processor_core.vhd failed with 1 errors.
# 2 compiles, 2 failed with 4 errors.
# Compile of decoder.vhd was successful.
# Compile of processor_core.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of processor_core.vhd failed with 1 errors.
# Compile of processor_core.vhd was successful.
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd was successful.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of processor_core.vhd was successful.
# 3 compiles, 0 failed with no errors.
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd was successful.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd was successful.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
restart
# Loading work.processor_tb(behavioral)
# Loading work.processor(behavioral)
# Loading work.processor_core(behavioral)
# Loading work.pc(behavioral)
# Loading work.stack(behavioral)
# Loading work.decoder(behavioral)
# ** Error: (vsim-3732) C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/processor_core.vhd(78): No default binding for component instance 'decoder_1'.
#    The following component port is not on the entity:
#           EN_ALU
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/core_1/decoder_1 File: C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/decoder.vhd
# Loading work.alu(behavioral)
# Loading work.program_rom(behavioral)
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd was successful.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
vsim -gui work.processor_tb
# vsim -gui work.processor_tb 
# Start time: 12:00:55 on Jun 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_tb(behavioral)
# Loading work.processor(behavioral)
# Loading work.processor_core(behavioral)
# Loading work.pc(behavioral)
# Loading work.stack(behavioral)
# Loading work.decoder(behavioral)
# ** Error: (vsim-3732) C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/processor_core.vhd(78): No default binding for component instance 'decoder_1'.
#    The following component port is not on the entity:
#           EN_ALU
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/core_1/decoder_1 File: C:/Users/simon/Desktop/Dalykai/Elektronika/FPGA/VHDL-soft-core/Source/Logic/decoder.vhd
# Loading work.alu(behavioral)
# Loading work.program_rom(behavioral)
# Error loading design
# End time: 17:39:28 on Jun 23,2024, Elapsed time: 5:38:33
# Errors: 7, Warnings: 5
# Load canceled
# Compile of stack.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd was successful.
# Compile of processor_core.vhd was successful.
# Compile of program_rom.vhd was successful.
# Compile of processor_tb.vhd was successful.
# Compile of stack_tb.vhd was successful with warnings.
# 9 compiles, 0 failed with no errors.
vsim -gui work.processor_tb
# vsim -gui work.processor_tb 
# Start time: 17:40:02 on Jun 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_tb(behavioral)
# Loading work.processor(behavioral)
# Loading work.processor_core(behavioral)
# Loading work.pc(behavioral)
# Loading work.stack(behavioral)
# Loading work.decoder(behavioral)
# Loading work.alu(behavioral)
# Loading work.program_rom(behavioral)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: simon  Hostname: DESKTOP-5JRNHLO  ProcessID: 5360
#           Attempting to use alternate WLF file "./wlftr114aa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr114aa
# Warning in wave window restart: (vish-4014) No objects found matching '/processor_tb/dut/core_1/en_alu'. 
restart
run
run
restart
run
run
add wave -position end  sim:/processor_tb/dut/core_1/CLK
add wave -position end  sim:/processor_tb/dut/core_1/PROGRAM_MEMORY_D
add wave -position end  sim:/processor_tb/dut/core_1/PROGRAM_MEMORY_A
add wave -position end  sim:/processor_tb/dut/core_1/DECODE_EN
add wave -position end  sim:/processor_tb/dut/core_1/EXECUTE_EN
add wave -position end  sim:/processor_tb/dut/core_1/STORE_EN
add wave -position end  sim:/processor_tb/dut/core_1/stack_data_in
add wave -position end  sim:/processor_tb/dut/core_1/stack_top
add wave -position end  sim:/processor_tb/dut/core_1/stack_next
add wave -position end  sim:/processor_tb/dut/core_1/stack_push
add wave -position end  sim:/processor_tb/dut/core_1/stack_pop
add wave -position end  sim:/processor_tb/dut/core_1/decoder_data_out
restart
run
run
# Compile of alu.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of processor_core.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.processor_core(behavioral)
# Loading work.decoder(behavioral)
# Loading work.alu(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position 11  sim:/processor_tb/dut/core_1/passthorugh
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of decoder.vhd was successful.
restart
# Loading work.decoder(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of program_rom.vhd was successful.
restart
# Loading work.program_rom(behavioral)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
