m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div
Eclk_div
Z1 w1712922152
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div/clk_div.vhd
Z6 FD:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div/clk_div.vhd
l0
L6
V[MIG7]XMCocHz1nXEbm4O1
!s100 ]JbPYPeQoGz1lIY8?=^?i2
Z7 OV;C;10.5b;63
32
Z8 !s110 1712922175
!i10b 1
Z9 !s108 1712922175.000000
Z10 !s90 -reportprogress|300|-work|work|D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div/clk_div.vhd|
Z11 !s107 D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div/clk_div.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Abeh
R2
R3
R4
DEx4 work 7 clk_div 0 22 [MIG7]XMCocHz1nXEbm4O1
l21
L15
V3870^o2hAO8XCNZ1Bl_CM0
!s100 Cedkkol:`ChY1<>>AGI[:0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ediv_test
Z14 w1712765768
R2
R3
R4
R0
Z15 8D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div/div_test.vhd
Z16 FD:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div/div_test.vhd
l0
L6
V;mQeDjbi^dMBYSH6_zNe03
!s100 8YYLPOTWg5OI04gk4hoRW0
R7
32
Z17 !s110 1712922176
!i10b 1
Z18 !s108 1712922176.000000
Z19 !s90 -reportprogress|300|-work|work|D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div/div_test.vhd|
Z20 !s107 D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/clk_div/div_test.vhd|
!i113 1
R12
R13
Atest
R2
R3
R4
Z21 DEx4 work 8 div_test 0 22 ;mQeDjbi^dMBYSH6_zNe03
l24
L10
Z22 VQ`H:L7W39XWzZdAQSDJAS3
Z23 !s100 O5Y@TGcC<D]9QRV8ohZ=k1
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
