Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Feb 20 18:37:29 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     38          
LUTAR-1    Warning           LUT drives async reset alert    36          
TIMING-18  Warning           Missing input or output delay   18          
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: btnReset (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controlUnit/FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controlUnit/FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controlUnit/FSM_onehot_currentState_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controlUnit/FSM_onehot_currentState_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: orologio/count_mod64_1/counted_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: orologio/count_mod64_2/counted_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: setButtonDebouncer/CLEARED_BTN_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: singleHzDivider/clockfx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.225        0.000                      0                  155        0.163        0.000                      0                  155        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.225        0.000                      0                  155        0.163        0.000                      0                  155        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.952ns (22.220%)  route 3.333ns (77.780%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.908     9.604    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.595    15.018    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[5]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.429    14.829    setButtonDebouncer/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.952ns (22.220%)  route 3.333ns (77.780%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.908     9.604    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.595    15.018    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[6]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.429    14.829    setButtonDebouncer/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.952ns (22.220%)  route 3.333ns (77.780%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.908     9.604    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.595    15.018    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[7]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.429    14.829    setButtonDebouncer/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.952ns (22.220%)  route 3.333ns (77.780%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.908     9.604    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.595    15.018    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[8]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.429    14.829    setButtonDebouncer/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.952ns (22.755%)  route 3.232ns (77.245%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.503    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.597    15.020    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[13]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.855    setButtonDebouncer/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.952ns (22.755%)  route 3.232ns (77.245%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.503    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.597    15.020    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.855    setButtonDebouncer/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.952ns (22.755%)  route 3.232ns (77.245%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.503    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.597    15.020    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[15]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.855    setButtonDebouncer/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.952ns (22.755%)  route 3.232ns (77.245%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.503    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.597    15.020    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[16]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.855    setButtonDebouncer/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.952ns (22.975%)  route 3.192ns (77.025%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.767     9.463    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  setButtonDebouncer/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596    15.019    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  setButtonDebouncer/deb.count_reg[10]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.830    setButtonDebouncer/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 setButtonDebouncer/deb.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.952ns (22.975%)  route 3.192ns (77.025%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.717     5.320    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  setButtonDebouncer/deb.count_reg[14]/Q
                         net (fo=3, routed)           0.965     6.740    setButtonDebouncer/deb.count_reg_n_0_[14]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.864 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=1, routed)           0.593     7.457    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.581 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.523     8.104    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=4, routed)           0.344     8.572    setButtonDebouncer/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.696 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.767     9.463    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  setButtonDebouncer/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596    15.019    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  setButtonDebouncer/deb.count_reg[11]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.830    setButtonDebouncer/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 singleHzDivider/count_for_division.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            singleHzDivider/clockfx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.571     1.490    singleHzDivider/clock_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  singleHzDivider/count_for_division.counter_reg[0]/Q
                         net (fo=4, routed)           0.110     1.742    singleHzDivider/counter[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  singleHzDivider/clockfx_i_1/O
                         net (fo=1, routed)           0.000     1.787    singleHzDivider/clockfx
    SLICE_X8Y85          FDRE                                         r  singleHzDivider/clockfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.841     2.006    singleHzDivider/clock_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  singleHzDivider/clockfx_reg/C
                         clock pessimism             -0.502     1.503    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120     1.623    singleHzDivider/clockfx_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  setButtonDebouncer/deb.count_reg[16]/Q
                         net (fo=3, routed)           0.118     1.777    setButtonDebouncer/deb.count_reg_n_0_[16]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  setButtonDebouncer/deb.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    setButtonDebouncer/data0[16]
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.868     2.033    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[16]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    setButtonDebouncer/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  setButtonDebouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  setButtonDebouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.858    setButtonDebouncer/deb.count_reg_n_0_[0]
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.903 r  setButtonDebouncer/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    setButtonDebouncer/deb.count[0]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  setButtonDebouncer/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.869     2.034    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  setButtonDebouncer/deb.count_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120     1.638    setButtonDebouncer/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  setButtonDebouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  setButtonDebouncer/deb.count_reg[4]/Q
                         net (fo=3, routed)           0.120     1.777    setButtonDebouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  setButtonDebouncer/deb.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    setButtonDebouncer/data0[4]
    SLICE_X5Y81          FDRE                                         r  setButtonDebouncer/deb.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.030    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  setButtonDebouncer/deb.count_reg[4]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    setButtonDebouncer/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  setButtonDebouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  setButtonDebouncer/deb.count_reg[20]/Q
                         net (fo=3, routed)           0.120     1.780    setButtonDebouncer/deb.count_reg_n_0_[20]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  setButtonDebouncer/deb.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    setButtonDebouncer/data0[20]
    SLICE_X5Y85          FDRE                                         r  setButtonDebouncer/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.869     2.034    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  setButtonDebouncer/deb.count_reg[20]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    setButtonDebouncer/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  setButtonDebouncer/deb.count_reg[13]/Q
                         net (fo=4, routed)           0.117     1.777    setButtonDebouncer/deb.count_reg_n_0_[13]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  setButtonDebouncer/deb.count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    setButtonDebouncer/data0[13]
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.868     2.033    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[13]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    setButtonDebouncer/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     1.516    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  setButtonDebouncer/deb.count_reg[5]/Q
                         net (fo=3, routed)           0.117     1.775    setButtonDebouncer/deb.count_reg_n_0_[5]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  setButtonDebouncer/deb.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    setButtonDebouncer/data0[5]
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[5]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    setButtonDebouncer/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  setButtonDebouncer/deb.count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  setButtonDebouncer/deb.count_reg[17]/Q
                         net (fo=3, routed)           0.117     1.777    setButtonDebouncer/deb.count_reg_n_0_[17]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  setButtonDebouncer/deb.count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    setButtonDebouncer/data0[17]
    SLICE_X5Y85          FDRE                                         r  setButtonDebouncer/deb.count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.869     2.034    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  setButtonDebouncer/deb.count_reg[17]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    setButtonDebouncer/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.601     1.520    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  setButtonDebouncer/deb.count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  setButtonDebouncer/deb.count_reg[29]/Q
                         net (fo=4, routed)           0.117     1.779    setButtonDebouncer/deb.count_reg_n_0_[29]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  setButtonDebouncer/deb.count_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.894    setButtonDebouncer/data0[29]
    SLICE_X5Y88          FDRE                                         r  setButtonDebouncer/deb.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  setButtonDebouncer/deb.count_reg[29]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    setButtonDebouncer/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 setButtonDebouncer/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            setButtonDebouncer/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.601     1.520    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  setButtonDebouncer/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  setButtonDebouncer/deb.count_reg[31]/Q
                         net (fo=3, routed)           0.122     1.783    setButtonDebouncer/deb.count_reg_n_0_[31]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  setButtonDebouncer/deb.count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.894    setButtonDebouncer/data0[31]
    SLICE_X5Y88          FDRE                                         r  setButtonDebouncer/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  setButtonDebouncer/deb.count_reg[31]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    setButtonDebouncer/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     display/clk_filter/clockfx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     display/clk_filter/count_for_division.counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     controlUnit/FSM_onehot_currentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     controlUnit/FSM_onehot_currentState_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.512ns  (logic 5.344ns (39.549%)  route 8.168ns (60.451%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[1]_LDC/G
    SLICE_X3Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[1]_LDC/Q
                         net (fo=3, routed)           0.961     1.520    orologio/count_mod64_2/c_reg[1]_LDC_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124     1.644 r  orologio/count_mod64_2/g0_b3__0_i_1/O
                         net (fo=9, routed)           1.255     2.898    orologio/count_mod64_2/MIN[4]
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.150     3.048 r  orologio/count_mod64_2/g0_b4__0/O
                         net (fo=1, routed)           0.601     3.650    display/counter_instance/cathodes_OBUF[6]_inst_i_20_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.332     3.982 r  display/counter_instance/cathodes_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.936     4.917    display/counter_instance/cathodes_OBUF[6]_inst_i_35_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.041 r  display/counter_instance/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.590     5.631    display/counter_instance/cathodes_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     5.755 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.961     6.716    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.152     6.868 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.865     9.733    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    13.512 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.512    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.510ns  (logic 5.323ns (39.402%)  route 8.187ns (60.598%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[1]_LDC/G
    SLICE_X3Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[1]_LDC/Q
                         net (fo=3, routed)           0.961     1.520    orologio/count_mod64_2/c_reg[1]_LDC_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124     1.644 r  orologio/count_mod64_2/g0_b3__0_i_1/O
                         net (fo=9, routed)           1.255     2.898    orologio/count_mod64_2/MIN[4]
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.150     3.048 r  orologio/count_mod64_2/g0_b4__0/O
                         net (fo=1, routed)           0.601     3.650    display/counter_instance/cathodes_OBUF[6]_inst_i_20_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.332     3.982 r  display/counter_instance/cathodes_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.936     4.917    display/counter_instance/cathodes_OBUF[6]_inst_i_35_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.041 r  display/counter_instance/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.590     5.631    display/counter_instance/cathodes_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     5.755 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.964     6.719    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.152     6.871 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.881     9.752    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    13.510 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.510    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.024ns  (logic 5.092ns (39.102%)  route 7.931ns (60.898%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[1]_LDC/G
    SLICE_X3Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[1]_LDC/Q
                         net (fo=3, routed)           0.961     1.520    orologio/count_mod64_2/c_reg[1]_LDC_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124     1.644 r  orologio/count_mod64_2/g0_b3__0_i_1/O
                         net (fo=9, routed)           1.255     2.898    orologio/count_mod64_2/MIN[4]
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.150     3.048 r  orologio/count_mod64_2/g0_b4__0/O
                         net (fo=1, routed)           0.601     3.650    display/counter_instance/cathodes_OBUF[6]_inst_i_20_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.332     3.982 r  display/counter_instance/cathodes_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.936     4.917    display/counter_instance/cathodes_OBUF[6]_inst_i_35_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.041 r  display/counter_instance/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.590     5.631    display/counter_instance/cathodes_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     5.755 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.961     6.716    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.840 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.628     9.468    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.024 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.024    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.989ns  (logic 5.330ns (41.033%)  route 7.659ns (58.967%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[1]_LDC/G
    SLICE_X3Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[1]_LDC/Q
                         net (fo=3, routed)           0.961     1.520    orologio/count_mod64_2/c_reg[1]_LDC_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124     1.644 r  orologio/count_mod64_2/g0_b3__0_i_1/O
                         net (fo=9, routed)           1.255     2.898    orologio/count_mod64_2/MIN[4]
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.150     3.048 r  orologio/count_mod64_2/g0_b4__0/O
                         net (fo=1, routed)           0.601     3.650    display/counter_instance/cathodes_OBUF[6]_inst_i_20_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.332     3.982 r  display/counter_instance/cathodes_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.936     4.917    display/counter_instance/cathodes_OBUF[6]_inst_i_35_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.041 r  display/counter_instance/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.590     5.631    display/counter_instance/cathodes_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     5.755 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.944     6.699    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.153     6.852 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.373     9.225    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    12.989 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.989    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.453ns  (logic 5.030ns (40.393%)  route 7.423ns (59.607%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[1]_LDC/G
    SLICE_X3Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[1]_LDC/Q
                         net (fo=3, routed)           0.961     1.520    orologio/count_mod64_2/c_reg[1]_LDC_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124     1.644 f  orologio/count_mod64_2/g0_b3__0_i_1/O
                         net (fo=9, routed)           1.255     2.898    orologio/count_mod64_2/MIN[4]
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.150     3.048 f  orologio/count_mod64_2/g0_b4__0/O
                         net (fo=1, routed)           0.601     3.650    display/counter_instance/cathodes_OBUF[6]_inst_i_20_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.332     3.982 f  display/counter_instance/cathodes_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.936     4.917    display/counter_instance/cathodes_OBUF[6]_inst_i_35_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.041 f  display/counter_instance/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.590     5.631    display/counter_instance/cathodes_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.964     6.719    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.116     8.960    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.453 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.453    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.452ns  (logic 5.071ns (40.721%)  route 7.381ns (59.279%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[1]_LDC/G
    SLICE_X3Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[1]_LDC/Q
                         net (fo=3, routed)           0.961     1.520    orologio/count_mod64_2/c_reg[1]_LDC_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124     1.644 r  orologio/count_mod64_2/g0_b3__0_i_1/O
                         net (fo=9, routed)           1.255     2.898    orologio/count_mod64_2/MIN[4]
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.150     3.048 r  orologio/count_mod64_2/g0_b4__0/O
                         net (fo=1, routed)           0.601     3.650    display/counter_instance/cathodes_OBUF[6]_inst_i_20_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.332     3.982 r  display/counter_instance/cathodes_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.936     4.917    display/counter_instance/cathodes_OBUF[6]_inst_i_35_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.041 r  display/counter_instance/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.590     5.631    display/counter_instance/cathodes_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     5.755 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.944     6.699    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.823 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.095     8.918    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.452 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.452    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.423ns  (logic 5.074ns (40.847%)  route 7.348ns (59.153%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[1]_LDC/G
    SLICE_X3Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[1]_LDC/Q
                         net (fo=3, routed)           0.961     1.520    orologio/count_mod64_2/c_reg[1]_LDC_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124     1.644 r  orologio/count_mod64_2/g0_b3__0_i_1/O
                         net (fo=9, routed)           1.255     2.898    orologio/count_mod64_2/MIN[4]
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.150     3.048 r  orologio/count_mod64_2/g0_b4__0/O
                         net (fo=1, routed)           0.601     3.650    display/counter_instance/cathodes_OBUF[6]_inst_i_20_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.332     3.982 r  display/counter_instance/cathodes_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.936     4.917    display/counter_instance/cathodes_OBUF[6]_inst_i_35_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.041 r  display/counter_instance/cathodes_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.590     5.631    display/counter_instance/cathodes_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     5.755 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.939     6.694    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.067     8.885    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.423 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.423    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_2/c_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.389ns  (logic 1.285ns (23.846%)  route 4.104ns (76.154%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[2]_LDC/G
    SLICE_X1Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[2]_LDC/Q
                         net (fo=2, routed)           0.999     1.558    orologio/count_mod64_2/c_reg[2]_LDC_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124     1.682 r  orologio/count_mod64_2/g0_b3__0_i_2/O
                         net (fo=9, routed)           0.836     2.517    orologio/count_mod64_2/MIN[3]
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.152     2.669 r  orologio/count_mod64_2/counted_i_3__0/O
                         net (fo=2, routed)           0.449     3.119    orologio/count_mod64_2/counted_i_3__0_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.326     3.445 r  orologio/count_mod64_2/c[5]_P_i_3__0/O
                         net (fo=12, routed)          1.347     4.792    orologio/count_mod64_2/c[5]_P_i_3__0_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124     4.916 r  orologio/count_mod64_2/c[3]_P_i_1__0/O
                         net (fo=1, routed)           0.473     5.389    orologio/count_mod64_2/c[3]
    SLICE_X0Y78          FDPE                                         r  orologio/count_mod64_2/c_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            orologio/count_mod64_1/c_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.081ns  (logic 1.014ns (19.955%)  route 4.067ns (80.045%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[2]_C/C
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  orologio/count_mod64_1/c_reg[2]_C/Q
                         net (fo=2, routed)           0.717     1.235    orologio/count_mod64_1/c_reg[2]_C_n_0
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.124     1.359 r  orologio/count_mod64_1/g0_b3_i_2/O
                         net (fo=9, routed)           1.004     2.363    orologio/count_mod64_1/SEC[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.124     2.487 r  orologio/count_mod64_1/counted_i_4/O
                         net (fo=2, routed)           0.809     3.297    orologio/count_mod64_1/counted_i_4_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     3.421 r  orologio/count_mod64_1/c[5]_P_i_4/O
                         net (fo=12, routed)          1.206     4.626    orologio/count_mod64_1/c[5]_P_i_4_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.750 r  orologio/count_mod64_1/c[3]_P_i_1/O
                         net (fo=1, routed)           0.331     5.081    orologio/count_mod64_1/c[3]
    SLICE_X7Y81          FDPE                                         r  orologio/count_mod64_1/c_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            orologio/count_mod64_1/c_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 1.040ns (20.821%)  route 3.955ns (79.179%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[2]_C/C
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  orologio/count_mod64_1/c_reg[2]_C/Q
                         net (fo=2, routed)           0.717     1.235    orologio/count_mod64_1/c_reg[2]_C_n_0
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.124     1.359 r  orologio/count_mod64_1/g0_b3_i_2/O
                         net (fo=9, routed)           1.004     2.363    orologio/count_mod64_1/SEC[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.124     2.487 r  orologio/count_mod64_1/counted_i_4/O
                         net (fo=2, routed)           0.809     3.297    orologio/count_mod64_1/counted_i_4_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     3.421 r  orologio/count_mod64_1/c[5]_P_i_4/O
                         net (fo=12, routed)          0.798     4.219    orologio/count_mod64_1/c[5]_P_i_4_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.150     4.369 r  orologio/count_mod64_1/c[1]_P_i_1/O
                         net (fo=1, routed)           0.626     4.995    orologio/count_mod64_1/c[1]
    SLICE_X5Y78          FDPE                                         r  orologio/count_mod64_1/c_reg[1]_P/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            orologio/count_mod64_2/c_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDPE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[2]_P/C
    SLICE_X0Y79          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  orologio/count_mod64_2/c_reg[2]_P/Q
                         net (fo=2, routed)           0.097     0.238    orologio/count_mod64_2/c_reg[2]_P_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  orologio/count_mod64_2/c[2]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.283    orologio/count_mod64_2/c[2]_C_i_1__0_n_0
    SLICE_X1Y79          FDCE                                         r  orologio/count_mod64_2/c_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_2/c_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.203ns (67.490%)  route 0.098ns (32.510%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[4]_LDC/G
    SLICE_X0Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_2/c_reg[4]_LDC/Q
                         net (fo=3, routed)           0.098     0.256    orologio/count_mod64_2/c_reg[4]_LDC_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.301 r  orologio/count_mod64_2/c[4]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.301    orologio/count_mod64_2/c[4]_C_i_1__0_n_0
    SLICE_X1Y82          FDCE                                         r  orologio/count_mod64_2/c_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_1/c_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.203ns (65.081%)  route 0.109ns (34.919%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          LDCE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[0]_LDC/G
    SLICE_X4Y79          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_1/c_reg[0]_LDC/Q
                         net (fo=9, routed)           0.109     0.267    orologio/count_mod64_1/c_reg[0]_LDC_n_0
    SLICE_X5Y79          LUT4 (Prop_lut4_I2_O)        0.045     0.312 r  orologio/count_mod64_1/c[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.312    orologio/count_mod64_1/c[0]
    SLICE_X5Y79          FDPE                                         r  orologio/count_mod64_1/c_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_1/c_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.223ns (70.301%)  route 0.094ns (29.699%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[3]_LDC/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  orologio/count_mod64_1/c_reg[3]_LDC/Q
                         net (fo=3, routed)           0.094     0.272    orologio/count_mod64_1/c_reg[3]_LDC_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I2_O)        0.045     0.317 r  orologio/count_mod64_1/c[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.317    orologio/count_mod64_1/c[3]_C_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  orologio/count_mod64_1/c_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            orologio/count_mod64_3/c_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.913%)  route 0.147ns (44.087%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[5]_C/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  orologio/count_mod64_3/c_reg[5]_C/Q
                         net (fo=2, routed)           0.086     0.227    orologio/count_mod64_3/c_reg[5]_C_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  orologio/count_mod64_3/c[5]_C_i_1__1/O
                         net (fo=1, routed)           0.061     0.333    orologio/count_mod64_3/c[5]_C_i_1__1_n_0
    SLICE_X0Y83          FDCE                                         r  orologio/count_mod64_3/c_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            orologio/count_mod64_3/c_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.037%)  route 0.158ns (45.963%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDPE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[1]_P/C
    SLICE_X4Y84          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  orologio/count_mod64_3/c_reg[1]_P/Q
                         net (fo=2, routed)           0.158     0.299    orologio/count_mod64_3/c_reg[1]_P_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045     0.344 r  orologio/count_mod64_3/c[1]_C_i_1__1/O
                         net (fo=1, routed)           0.000     0.344    orologio/count_mod64_3/c[1]_C_i_1__1_n_0
    SLICE_X1Y84          FDCE                                         r  orologio/count_mod64_3/c_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_1/c_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.203ns (58.564%)  route 0.144ns (41.436%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          LDCE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[4]_LDC/G
    SLICE_X5Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_1/c_reg[4]_LDC/Q
                         net (fo=3, routed)           0.144     0.302    orologio/count_mod64_1/c_reg[4]_LDC_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  orologio/count_mod64_1/c[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.347    orologio/count_mod64_1/c[4]_C_i_1_n_0
    SLICE_X6Y78          FDCE                                         r  orologio/count_mod64_1/c_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            orologio/count_mod64_1/c_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDPE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[5]_P/C
    SLICE_X7Y78          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  orologio/count_mod64_1/c_reg[5]_P/Q
                         net (fo=4, routed)           0.167     0.308    orologio/count_mod64_1/c_reg[5]_P_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  orologio/count_mod64_1/c[5]_P_i_2/O
                         net (fo=1, routed)           0.000     0.353    orologio/count_mod64_1/c[5]
    SLICE_X7Y78          FDPE                                         r  orologio/count_mod64_1/c_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            orologio/count_mod64_1/c_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[1]_C/C
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  orologio/count_mod64_1/c_reg[1]_C/Q
                         net (fo=3, routed)           0.168     0.309    orologio/count_mod64_1/c_reg[1]_C_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  orologio/count_mod64_1/c[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    orologio/count_mod64_1/c[1]_C_i_1_n_0
    SLICE_X3Y79          FDCE                                         r  orologio/count_mod64_1/c_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            orologio/count_mod64_1/c_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[5]_C/C
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  orologio/count_mod64_1/c_reg[5]_C/Q
                         net (fo=5, routed)           0.168     0.309    orologio/count_mod64_1/c_reg[5]_C_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  orologio/count_mod64_1/c[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    orologio/count_mod64_1/c[5]_C_i_1_n_0
    SLICE_X7Y79          FDCE                                         r  orologio/count_mod64_1/c_reg[5]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 setButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.957ns  (logic 5.049ns (42.228%)  route 6.907ns (57.772%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.719     5.322    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 f  setButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=30, routed)          0.965     6.805    controlUnit/CLEARED_BTN
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     6.955 r  controlUnit/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.158     8.113    controlUnit/FSM_onehot_currentState_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.439 r  controlUnit/cathodes_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.958     9.397    display/counter_instance/cathodes_OBUF[2]_inst_i_1_7
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.521 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.961    10.482    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.152    10.634 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.865    13.499    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    17.278 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.278    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 setButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.954ns  (logic 5.028ns (42.062%)  route 6.926ns (57.938%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.719     5.322    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 f  setButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=30, routed)          0.965     6.805    controlUnit/CLEARED_BTN
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     6.955 r  controlUnit/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.158     8.113    controlUnit/FSM_onehot_currentState_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.439 r  controlUnit/cathodes_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.958     9.397    display/counter_instance/cathodes_OBUF[2]_inst_i_1_7
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.521 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.964    10.485    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.152    10.637 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.881    13.518    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    17.276 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.276    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 setButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.468ns  (logic 4.797ns (41.835%)  route 6.670ns (58.165%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.719     5.322    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 f  setButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=30, routed)          0.965     6.805    controlUnit/CLEARED_BTN
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     6.955 r  controlUnit/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.158     8.113    controlUnit/FSM_onehot_currentState_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.439 r  controlUnit/cathodes_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.958     9.397    display/counter_instance/cathodes_OBUF[2]_inst_i_1_7
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.521 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.961    10.482    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124    10.606 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.628    13.234    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.789 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.789    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 setButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.433ns  (logic 5.035ns (44.038%)  route 6.398ns (55.962%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.719     5.322    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 f  setButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=30, routed)          0.965     6.805    controlUnit/CLEARED_BTN
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     6.955 r  controlUnit/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.158     8.113    controlUnit/FSM_onehot_currentState_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.439 r  controlUnit/cathodes_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.958     9.397    display/counter_instance/cathodes_OBUF[2]_inst_i_1_7
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.521 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.944    10.465    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.153    10.618 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.373    12.991    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    16.754 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.754    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 setButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.897ns  (logic 4.735ns (43.454%)  route 6.162ns (56.546%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.719     5.322    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  setButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=30, routed)          0.965     6.805    controlUnit/CLEARED_BTN
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     6.955 f  controlUnit/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.158     8.113    controlUnit/FSM_onehot_currentState_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.439 f  controlUnit/cathodes_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.958     9.397    display/counter_instance/cathodes_OBUF[2]_inst_i_1_7
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.521 f  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.964    10.485    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124    10.609 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.116    12.725    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.218 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.218    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 setButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.896ns  (logic 4.776ns (43.829%)  route 6.120ns (56.171%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.719     5.322    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 f  setButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=30, routed)          0.965     6.805    controlUnit/CLEARED_BTN
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     6.955 r  controlUnit/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.158     8.113    controlUnit/FSM_onehot_currentState_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.439 r  controlUnit/cathodes_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.958     9.397    display/counter_instance/cathodes_OBUF[2]_inst_i_1_7
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.521 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.944    10.465    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.589 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.095    12.684    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.218 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.218    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 setButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.867ns  (logic 4.779ns (43.981%)  route 6.087ns (56.019%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.719     5.322    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 f  setButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=30, routed)          0.965     6.805    controlUnit/CLEARED_BTN
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     6.955 r  controlUnit/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.158     8.113    controlUnit/FSM_onehot_currentState_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.439 r  controlUnit/cathodes_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.958     9.397    display/counter_instance/cathodes_OBUF[2]_inst_i_1_7
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.521 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.939    10.460    display/counter_instance/sel0[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124    10.584 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.067    12.651    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.188 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.188    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.154ns (50.127%)  route 4.133ns (49.873%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.715     5.318    display/counter_instance/clock_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  display/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          1.245     7.019    display/counter_instance/c_reg[0]_0
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.143 r  display/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.888    10.031    cathodes_OBUF[7]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.605 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.605    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.929ns  (logic 4.251ns (53.606%)  route 3.679ns (46.394%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.715     5.318    display/counter_instance/clock_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/counter_instance/c_reg[2]/Q
                         net (fo=19, routed)          1.238     6.974    display/counter_instance/c_reg[2]_0
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.296     7.270 r  display/counter_instance/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.441     9.711    anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.247 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.247    anodes[1]
    J18                                                               r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.119ns (52.100%)  route 3.787ns (47.900%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.715     5.318    display/counter_instance/clock_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  display/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          1.245     7.019    display/counter_instance/c_reg[0]_0
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.143 r  display/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.542     9.684    cathodes_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.539    13.223 r  cathodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.223    cathodes[7]
    H15                                                               r  cathodes[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_1/counted_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.209ns (38.134%)  route 0.339ns (61.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=39, routed)          0.339     2.018    orologio/count_mod64_1/Q[1]
    SLICE_X3Y80          LUT6 (Prop_lut6_I3_O)        0.045     2.063 r  orologio/count_mod64_1/counted_i_1/O
                         net (fo=1, routed)           0.000     2.063    orologio/count_mod64_1/counted_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  orologio/count_mod64_1/counted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.213ns (38.649%)  route 0.338ns (61.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.598     1.517    controlUnit/clock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  controlUnit/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  controlUnit/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.130     1.811    controlUnit/Q[0]
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.049     1.860 r  controlUnit/c[5]_P_i_1__0/O
                         net (fo=36, routed)          0.208     2.068    orologio/count_mod64_3/enableClock
    SLICE_X1Y83          FDPE                                         r  orologio/count_mod64_3/c_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_2/c_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.213ns (35.441%)  route 0.388ns (64.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.598     1.517    controlUnit/clock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  controlUnit/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  controlUnit/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.130     1.811    controlUnit/Q[0]
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.049     1.860 r  controlUnit/c[5]_P_i_1__0/O
                         net (fo=36, routed)          0.258     2.118    orologio/count_mod64_2/enableClock
    SLICE_X1Y81          FDPE                                         r  orologio/count_mod64_2/c_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_2/c_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.325ns (53.787%)  route 0.279ns (46.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.598     1.517    controlUnit/clock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  controlUnit/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  controlUnit/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.130     1.811    controlUnit/Q[0]
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.049     1.860 r  controlUnit/c[5]_P_i_1__0/O
                         net (fo=36, routed)          0.150     2.010    orologio/count_mod64_2/enableClock
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.112     2.122 r  orologio/count_mod64_2/c[4]_C_i_1__0/O
                         net (fo=1, routed)           0.000     2.122    orologio/count_mod64_2/c[4]_C_i_1__0_n_0
    SLICE_X1Y82          FDCE                                         r  orologio/count_mod64_2/c_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_1/c_reg[4]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.212ns (34.892%)  route 0.396ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=39, routed)          0.203     1.883    controlUnit/Q[2]
    SLICE_X6Y80          LUT3 (Prop_lut3_I2_O)        0.048     1.931 f  controlUnit/c_reg[4]_LDC_i_2__1/O
                         net (fo=2, routed)           0.192     2.123    orologio/count_mod64_1/c_reg[4]_C_0
    SLICE_X6Y78          FDCE                                         f  orologio/count_mod64_1/c_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_1/c_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.212ns (32.743%)  route 0.435ns (67.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=39, routed)          0.203     1.883    controlUnit/Q[2]
    SLICE_X6Y80          LUT3 (Prop_lut3_I2_O)        0.048     1.931 f  controlUnit/c_reg[4]_LDC_i_2__1/O
                         net (fo=2, routed)           0.232     2.163    orologio/count_mod64_1/c_reg[4]_C_0
    SLICE_X5Y77          LDCE                                         f  orologio/count_mod64_1/c_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_2/counted_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.209ns (31.179%)  route 0.461ns (68.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=39, routed)          0.461     2.141    orologio/count_mod64_2/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.045     2.186 r  orologio/count_mod64_2/counted_i_1__0/O
                         net (fo=1, routed)           0.000     2.186    orologio/count_mod64_2/counted_i_1__0_n_0
    SLICE_X1Y80          FDRE                                         r  orologio/count_mod64_2/counted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_2/c_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.213ns (31.560%)  route 0.462ns (68.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.598     1.517    controlUnit/clock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  controlUnit/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  controlUnit/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.130     1.811    controlUnit/Q[0]
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.049     1.860 r  controlUnit/c[5]_P_i_1__0/O
                         net (fo=36, routed)          0.332     2.192    orologio/count_mod64_2/enableClock
    SLICE_X0Y80          FDPE                                         r  orologio/count_mod64_2/c_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_2/c_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.213ns (31.354%)  route 0.466ns (68.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.598     1.517    controlUnit/clock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  controlUnit/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  controlUnit/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.130     1.811    controlUnit/Q[0]
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.049     1.860 r  controlUnit/c[5]_P_i_1__0/O
                         net (fo=36, routed)          0.337     2.197    orologio/count_mod64_2/enableClock
    SLICE_X0Y79          FDPE                                         r  orologio/count_mod64_2/c_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_1/c_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.209ns (30.342%)  route 0.480ns (69.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=39, routed)          0.203     1.883    controlUnit/Q[2]
    SLICE_X6Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.928 f  controlUnit/c_reg[4]_LDC_i_1__1/O
                         net (fo=2, routed)           0.276     2.204    orologio/count_mod64_1/c_reg[4]_P_0
    SLICE_X6Y77          FDPE                                         f  orologio/count_mod64_1/c_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.736ns (29.017%)  route 4.247ns (70.983%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.908     5.982    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.595     5.018    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.736ns (29.017%)  route 4.247ns (70.983%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.908     5.982    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.595     5.018    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[6]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.736ns (29.017%)  route 4.247ns (70.983%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.908     5.982    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.595     5.018    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[7]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.736ns (29.017%)  route 4.247ns (70.983%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.908     5.982    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.595     5.018    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  setButtonDebouncer/deb.count_reg[8]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.736ns (29.515%)  route 4.146ns (70.486%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     5.882    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.597     5.020    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[13]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.736ns (29.515%)  route 4.146ns (70.486%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     5.882    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.597     5.020    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[14]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.736ns (29.515%)  route 4.146ns (70.486%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     5.882    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.597     5.020    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[15]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.736ns (29.515%)  route 4.146ns (70.486%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     5.882    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.597     5.020    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  setButtonDebouncer/deb.count_reg[16]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.736ns (29.717%)  route 4.106ns (70.283%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.767     5.842    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  setButtonDebouncer/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596     5.019    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  setButtonDebouncer/deb.count_reg[10]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            setButtonDebouncer/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.736ns (29.717%)  route 4.106ns (70.283%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=99, routed)          2.900     4.388    setButtonDebouncer/btnReset_IBUF
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  setButtonDebouncer/deb.count[31]_i_2/O
                         net (fo=33, routed)          0.438     4.950    setButtonDebouncer/deb.count[31]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.074 r  setButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.767     5.842    setButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  setButtonDebouncer/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596     5.019    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  setButtonDebouncer/deb.count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnSet
                            (input port)
  Destination:            setButtonDebouncer/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.289ns (33.367%)  route 0.578ns (66.633%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnSet (IN)
                         net (fo=0)                   0.000     0.000    btnSet
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnSet_IBUF_inst/O
                         net (fo=5, routed)           0.578     0.822    setButtonDebouncer/btnSet_IBUF
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.867 r  setButtonDebouncer/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.867    setButtonDebouncer/CLEARED_BTN_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.869     2.034    setButtonDebouncer/clock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  setButtonDebouncer/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            controlUnit/FSM_onehot_currentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.256ns (26.251%)  route 0.718ns (73.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.718     0.974    controlUnit/btnReset_IBUF
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.030    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            controlUnit/FSM_onehot_currentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.256ns (26.251%)  route 0.718ns (73.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.718     0.974    controlUnit/btnReset_IBUF
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.030    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            controlUnit/FSM_onehot_currentState_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.256ns (26.251%)  route 0.718ns (73.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.718     0.974    controlUnit/btnReset_IBUF
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.030    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            controlUnit/FSM_onehot_currentState_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.256ns (26.251%)  route 0.718ns (73.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.718     0.974    controlUnit/btnReset_IBUF
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.030    controlUnit/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/counter_instance/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.256ns (22.303%)  route 0.891ns (77.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.891     1.146    display/counter_instance/btnReset_IBUF
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    display/counter_instance/clock_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/counter_instance/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.256ns (22.303%)  route 0.891ns (77.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.891     1.146    display/counter_instance/btnReset_IBUF
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    display/counter_instance/clock_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            display/counter_instance/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.256ns (22.303%)  route 0.891ns (77.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.891     1.146    display/counter_instance/btnReset_IBUF
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    display/counter_instance/clock_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  display/counter_instance/c_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            controlUnit/FSM_onehot_currentState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.256ns (22.212%)  route 0.895ns (77.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.895     1.151    controlUnit/btnReset_IBUF
    SLICE_X2Y82          FDSE                                         r  controlUnit/FSM_onehot_currentState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.869     2.034    controlUnit/clock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  controlUnit/FSM_onehot_currentState_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            controlUnit/FSM_onehot_currentState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.256ns (22.212%)  route 0.895ns (77.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=99, routed)          0.895     1.151    controlUnit/btnReset_IBUF
    SLICE_X2Y82          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.869     2.034    controlUnit/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[3]/C





