## NOTE: Do not edit this file.
## Auto generated by Project Navigator for VHDL Post-PAR Simulation
##
vlib work
## Compile Post-PAR Model for Module machine
vcom -87 -explicit  machine_timesim.vhd
vcom -93 -explicit  mach_test.timesim_vhw
vsim -t 1ps -sdfmax /UUT=machine_timesim.sdf  -lib work mach_test
do {mach_test.udo}
view wave
add wave *
view structure
view signals
run -all
## End
