

================================================================
== Vitis HLS Report for 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1'
================================================================
* Date:           Tue Oct 18 21:21:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.269 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_463_1  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      23|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      331|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      331|      59|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln463_fu_205_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln463_fu_199_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_kernel_2  |   9|          2|    4|          8|
    |kernel_fu_64               |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|   10|         20|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |kernel_2_reg_378         |   4|   0|    4|          0|
    |kernel_fu_64             |   4|   0|    4|          0|
    |sum_1_fu_72              |  32|   0|   32|          0|
    |sum_2_fu_76              |  32|   0|   32|          0|
    |sum_3_fu_80              |  32|   0|   32|          0|
    |sum_4_fu_84              |  32|   0|   32|          0|
    |sum_5_fu_88              |  32|   0|   32|          0|
    |sum_6_fu_92              |  32|   0|   32|          0|
    |sum_7_fu_96              |  32|   0|   32|          0|
    |sum_8_fu_100             |  32|   0|   32|          0|
    |sum_9_fu_104             |  32|   0|   32|          0|
    |sum_fu_68                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 331|   0|  331|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|biases_address0   |  out|    4|   ap_memory|                                        biases|         array|
|biases_ce0        |  out|    1|   ap_memory|                                        biases|         array|
|biases_q0         |   in|   32|   ap_memory|                                        biases|         array|
|sum_9_out         |  out|   32|      ap_vld|                                     sum_9_out|       pointer|
|sum_9_out_ap_vld  |  out|    1|      ap_vld|                                     sum_9_out|       pointer|
|sum_8_out         |  out|   32|      ap_vld|                                     sum_8_out|       pointer|
|sum_8_out_ap_vld  |  out|    1|      ap_vld|                                     sum_8_out|       pointer|
|sum_7_out         |  out|   32|      ap_vld|                                     sum_7_out|       pointer|
|sum_7_out_ap_vld  |  out|    1|      ap_vld|                                     sum_7_out|       pointer|
|sum_6_out         |  out|   32|      ap_vld|                                     sum_6_out|       pointer|
|sum_6_out_ap_vld  |  out|    1|      ap_vld|                                     sum_6_out|       pointer|
|sum_5_out         |  out|   32|      ap_vld|                                     sum_5_out|       pointer|
|sum_5_out_ap_vld  |  out|    1|      ap_vld|                                     sum_5_out|       pointer|
|sum_4_out         |  out|   32|      ap_vld|                                     sum_4_out|       pointer|
|sum_4_out_ap_vld  |  out|    1|      ap_vld|                                     sum_4_out|       pointer|
|sum_3_out         |  out|   32|      ap_vld|                                     sum_3_out|       pointer|
|sum_3_out_ap_vld  |  out|    1|      ap_vld|                                     sum_3_out|       pointer|
|sum_2_out         |  out|   32|      ap_vld|                                     sum_2_out|       pointer|
|sum_2_out_ap_vld  |  out|    1|      ap_vld|                                     sum_2_out|       pointer|
|sum_1_out         |  out|   32|      ap_vld|                                     sum_1_out|       pointer|
|sum_1_out_ap_vld  |  out|    1|      ap_vld|                                     sum_1_out|       pointer|
|sum_out           |  out|   32|      ap_vld|                                       sum_out|       pointer|
|sum_out_ap_vld    |  out|    1|      ap_vld|                                       sum_out|       pointer|
+------------------+-----+-----+------------+----------------------------------------------+--------------+

