Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 26 17:18:32 2022
| Host         : TX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov5640_udp_pc_control_sets_placed.rpt
| Design       : ov5640_udp_pc
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           28 |
| No           | No                    | Yes                    |             166 |           85 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |             844 |          283 |
| Yes          | Yes                   | No                     |              98 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                     Enable Signal                                                    |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i2c_dri_clk_BUFG                                 | u_i2c_dri/scl_i_1_n_0                                                                                                | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                1 |              1 |         1.00 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                      | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              3 |         1.50 |
|  cam_pclk_IBUF_BUFG                               | u_cmos_capture_data/cmos_ps_cnt0                                                                                     | u_i2c_cfg/init_done_reg_0                                                                                                                          |                1 |              4 |         4.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/ip_head_byte_num0                                                                           | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                1 |              4 |         4.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/cnt0                                                                                        | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                3 |              5 |         1.67 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_rx/cnt[4]_i_1_n_0                                                                              | u_eth_top/u_arp/u_arp_rx/arp_rx_type_i_2_n_0                                                                                                       |                4 |              5 |         1.25 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/cnt0                                                                                        | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                4 |              5 |         1.25 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/real_add_cnt0                                                                               | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                1 |              5 |         5.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_tx/data_cnt[4]_i_1_n_0                                                                         | u_eth_top/u_arp/u_arp_tx/gmii_tx_en_i_2_n_0                                                                                                        |                1 |              5 |         5.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_tx/gmii_tx_en_i_1_n_0                                                                          | u_eth_top/u_arp/u_arp_tx/gmii_tx_en_i_2_n_0                                                                                                        |                4 |              6 |         1.50 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/tx_data_num0                                                                                | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                5 |              8 |         1.60 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/gmii_tx_en0                                                                                 | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                5 |              8 |         1.60 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/ip_head[6][20]_i_1_n_0                                                                      |                                                                                                                                                    |                4 |              8 |         2.00 |
|  i2c_dri_clk_BUFG                                 | u_i2c_cfg/i2c_exec                                                                                                   | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                5 |              8 |         1.60 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/udp_byte_num[7]_i_1_n_0                                                                     | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                3 |              8 |         2.67 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/udp_byte_num[15]_i_1_n_0                                                                    | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                2 |              8 |         4.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_tx/gmii_txd[7]_i_1_n_0                                                                         | u_eth_top/u_arp/u_arp_tx/gmii_tx_en_i_2_n_0                                                                                                        |                4 |              8 |         2.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/eth_type[15]_i_1_n_0                                                                        | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                2 |              8 |         4.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk |                                                                                                                      | u_eth_top/u_arp/u_arp_rx/arp_rx_type_i_2_n_0                                                                                                       |                7 |              9 |         1.29 |
|  u_clk_wiz_0/inst/clk_out1                        |                                                                                                                      | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                3 |             11 |         3.67 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk |                                                                                                                      | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                8 |             11 |         1.38 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk |                                                                                                                      | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                4 |             13 |         3.25 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                      | u_i2c_cfg/init_done_reg_0                                                                                                                          |                3 |             13 |         4.33 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk |                                                                                                                      | u_eth_top/u_arp/u_arp_tx/gmii_tx_en_i_2_n_0                                                                                                        |                9 |             15 |         1.67 |
|  i2c_dri_clk_BUFG                                 | u_i2c_cfg/sel                                                                                                        | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                4 |             15 |         3.75 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/ip_head[1][31]_i_1_n_0                                                                      | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                5 |             16 |         3.20 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/ip_head[2][15]_i_2_n_0                                                                      | u_eth_top/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_0                                                                                                    |                7 |             16 |         2.29 |
|  cam_pclk_IBUF_BUFG                               | u_cmos_capture_data/E[0]                                                                                             | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                4 |             16 |         4.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_rx/eth_type[15]_i_1_n_0                                                                        | u_eth_top/u_arp/u_arp_rx/arp_rx_type_i_2_n_0                                                                                                       |                6 |             16 |         2.67 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/data_byte_num_reg0                                                                          | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                4 |             16 |         4.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_1_n_0                                                                    | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                               | u_cmos_capture_data/cmos_data_t                                                                                      | u_i2c_cfg/init_done_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/data_cnt0                                                                                   | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                4 |             16 |         4.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/data_cnt0                                                                                   | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                5 |             18 |         3.60 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/check_buffer0                                                                               | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                6 |             20 |         3.33 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                7 |             20 |         2.86 |
|  i2c_dri_clk_BUFG                                 | u_i2c_dri/addr_t                                                                                                     | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |                7 |             23 |         3.29 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk |                                                                                                                      | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |               15 |             26 |         1.73 |
|  cam_pclk_IBUF_BUFG                               | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                6 |             30 |         5.00 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/des_ip_reg0                                                                                 | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |               11 |             32 |         2.91 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_crc32_d8/crc_data[23]_i_1_n_0                                                                      | u_eth_top/u_udp/u_crc32_d8/crc_data[23]_i_3_n_0                                                                                                    |               15 |             32 |         2.13 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_crc32_d8/crc_data[23]_i_1_n_0                                                                      | u_eth_top/u_arp/u_crc32_d8/crc_data[23]_i_3_n_0                                                                                                    |               14 |             32 |         2.29 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/rec_data_reg0                                                                               | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |               10 |             32 |         3.20 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/ip_head[6][20]_i_1_n_0                                                                      | u_eth_top/u_udp/u_udp_tx/ip_head[4][29]_i_1_n_0                                                                                                    |                9 |             32 |         3.56 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                      | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |               11 |             37 |         3.36 |
|  i2c_dri_clk_BUFG                                 |                                                                                                                      | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |               29 |             44 |         1.52 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_rx/des_mac_t[47]_i_1_n_0                                                                       | u_eth_top/u_arp/u_arp_rx/arp_rx_type_i_2_n_0                                                                                                       |               19 |             48 |         2.53 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_tx/eth_head_reg[5]0                                                                            | u_eth_top/u_udp/u_udp_tx/sys_rst_n                                                                                                                 |               11 |             48 |         4.36 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_udp/u_udp_rx/des_mac0                                                                                    | u_eth_top/u_udp/u_udp_rx/rec_byte_num[15]_i_2_n_0                                                                                                  |                9 |             48 |         5.33 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_rx/src_mac[47]_i_1_n_0                                                                         | u_eth_top/u_arp/u_arp_rx/arp_rx_type_i_2_n_0                                                                                                       |                9 |             48 |         5.33 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk |                                                                                                                      |                                                                                                                                                    |               14 |             58 |         4.14 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                      |                                                                                                                                                    |               14 |             64 |         4.57 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_tx/eth_head[5][7]_i_1_n_0                                                                      | u_eth_top/u_arp/u_arp_tx/gmii_tx_en_i_2_n_0                                                                                                        |               18 |             80 |         4.44 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk | u_eth_top/u_arp/u_arp_rx/op_data[15]_i_1_n_0                                                                         | u_eth_top/u_arp/u_arp_rx/arp_rx_type_i_2_n_0                                                                                                       |               68 |            160 |         2.35 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


