============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:47:47 pm
  Module:                 Port_E
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (28072 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[2]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     675                  
             Slack:=   28072                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_134_1 
  output_delay            10000            Port_E_constraints_t_line_76_176_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[2]                   -       -      F     (arrival)         1  3.2    20     0   12252    (-,-) 
  IO_Addr[2]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A2->ZN R     CLKNAND2HDV2      1  3.2    43    38   12290    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN F     NOR3HDV2          3  5.5    72    52   12342    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN F     INOR2HDV2         2  4.7    55   131   12472    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN F     INOR2HDV2         5 10.7    81   146   12618    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g520__1881/Z  -       B1->Z  F     AO222HDV1         1  2.2    82   309   12928    (-,-) 
  dbus_out[0]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      F     (port)            -    -     -     0   12928    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 2: MET (28072 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[2]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     675                  
             Slack:=   28072                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_134_1 
  output_delay            10000            Port_E_constraints_t_line_76_175_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[2]                   -       -      F     (arrival)         1  3.2    20     0   12252    (-,-) 
  IO_Addr[2]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A2->ZN R     CLKNAND2HDV2      1  3.2    43    38   12290    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN F     NOR3HDV2          3  5.5    72    52   12342    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN F     INOR2HDV2         2  4.7    55   131   12472    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN F     INOR2HDV2         5 10.7    81   146   12618    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g521__5115/Z  -       B1->Z  F     AO222HDV1         1  2.2    82   309   12928    (-,-) 
  dbus_out[1]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      F     (port)            -    -     -     0   12928    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (28072 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[2]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     675                  
             Slack:=   28072                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_134_1 
  output_delay            10000            Port_E_constraints_t_line_76_174_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[2]                   -       -      F     (arrival)         1  3.2    20     0   12252    (-,-) 
  IO_Addr[2]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A2->ZN R     CLKNAND2HDV2      1  3.2    43    38   12290    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN F     NOR3HDV2          3  5.5    72    52   12342    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN F     INOR2HDV2         2  4.7    55   131   12472    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN F     INOR2HDV2         5 10.7    81   146   12618    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g519__6131/Z  -       B1->Z  F     AO222HDV1         1  2.2    82   309   12928    (-,-) 
  dbus_out[2]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      F     (port)            -    -     -     0   12928    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 4: MET (28072 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[2]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     675                  
             Slack:=   28072                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_134_1 
  output_delay            10000            Port_E_constraints_t_line_76_173_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[2]                   -       -      F     (arrival)         1  3.2    20     0   12252    (-,-) 
  IO_Addr[2]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A2->ZN R     CLKNAND2HDV2      1  3.2    43    38   12290    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN F     NOR3HDV2          3  5.5    72    52   12342    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN F     INOR2HDV2         2  4.7    55   131   12472    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN F     INOR2HDV2         5 10.7    81   146   12618    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g518__7098/Z  -       B1->Z  F     AO222HDV1         1  2.2    82   309   12928    (-,-) 
  dbus_out[3]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      F     (port)            -    -     -     0   12928    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 5: MET (28076 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     671                  
             Slack:=   28076                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_133_1 
  output_delay            10000            Port_E_constraints_t_line_76_176_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)         1  3.4    20     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A1->ZN R     CLKNAND2HDV2      1  3.2    43    34   12286    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN F     NOR3HDV2          3  5.5    72    52   12338    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN F     INOR2HDV2         2  4.7    55   131   12468    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN F     INOR2HDV2         5 10.7    81   146   12614    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g520__1881/Z  -       B1->Z  F     AO222HDV1         1  2.2    82   309   12924    (-,-) 
  dbus_out[0]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      F     (port)            -    -     -     0   12924    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 6: MET (28076 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     671                  
             Slack:=   28076                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_133_1 
  output_delay            10000            Port_E_constraints_t_line_76_175_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)         1  3.4    20     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A1->ZN R     CLKNAND2HDV2      1  3.2    43    34   12286    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN F     NOR3HDV2          3  5.5    72    52   12338    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN F     INOR2HDV2         2  4.7    55   131   12468    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN F     INOR2HDV2         5 10.7    81   146   12614    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g521__5115/Z  -       B1->Z  F     AO222HDV1         1  2.2    82   309   12924    (-,-) 
  dbus_out[1]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      F     (port)            -    -     -     0   12924    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 7: MET (28076 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     671                  
             Slack:=   28076                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_133_1 
  output_delay            10000            Port_E_constraints_t_line_76_174_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)         1  3.4    20     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A1->ZN R     CLKNAND2HDV2      1  3.2    43    34   12286    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN F     NOR3HDV2          3  5.5    72    52   12338    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN F     INOR2HDV2         2  4.7    55   131   12468    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN F     INOR2HDV2         5 10.7    81   146   12614    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g519__6131/Z  -       B1->Z  F     AO222HDV1         1  2.2    82   309   12924    (-,-) 
  dbus_out[2]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      F     (port)            -    -     -     0   12924    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 8: MET (28076 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     671                  
             Slack:=   28076                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_133_1 
  output_delay            10000            Port_E_constraints_t_line_76_173_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)         1  3.4    20     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A1->ZN R     CLKNAND2HDV2      1  3.2    43    34   12286    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN F     NOR3HDV2          3  5.5    72    52   12338    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN F     INOR2HDV2         2  4.7    55   131   12468    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN F     INOR2HDV2         5 10.7    81   146   12614    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g518__7098/Z  -       B1->Z  F     AO222HDV1         1  2.2    82   309   12924    (-,-) 
  dbus_out[3]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      F     (port)            -    -     -     0   12924    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 9: MET (28103 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) IO_Addr[2]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     644                  
             Slack:=   28103                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_134_1 
  output_delay            10000            Port_E_constraints_t_line_76_176_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[2]                   -       -      R     (arrival)         1  3.5    21     0   12253    (-,-) 
  IO_Addr[2]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A2->ZN F     CLKNAND2HDV2      1  2.7    34    39   12292    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN R     NOR3HDV2          3  5.6   163   104   12397    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN R     INOR2HDV2         2  4.9    97   142   12538    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN R     INOR2HDV2         5 11.2   166   168   12706    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g520__1881/Z  -       B1->Z  R     AO222HDV1         1  2.2    67   190   12897    (-,-) 
  dbus_out[0]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)            -    -     -     0   12897    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 10: MET (28103 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) IO_Addr[2]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     644                  
             Slack:=   28103                  

Exceptions/Constraints:
  input_delay             10000            Port_E_constraints_t_line_75_134_1 
  output_delay            10000            Port_E_constraints_t_line_76_175_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[2]                   -       -      R     (arrival)         1  3.5    21     0   12253    (-,-) 
  IO_Addr[2]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g531__6417/ZN -       A2->ZN F     CLKNAND2HDV2      1  2.7    34    39   12292    (-,-) 
  IO_Port_E_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g530__7410/ZN -       A1->ZN R     NOR3HDV2          3  5.6   163   104   12397    (-,-) 
  IO_Port_E_inst/n_2           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g528__2346/ZN -       A1->ZN R     INOR2HDV2         2  4.9    97   142   12538    (-,-) 
  IO_Port_E_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g525__9315/ZN -       A1->ZN R     INOR2HDV2         5 11.2   166   168   12706    (-,-) 
  IO_Port_E_inst/n_6           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_E_inst/g521__5115/Z  -       B1->Z  R     AO222HDV1         1  2.2    67   190   12897    (-,-) 
  dbus_out[1]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)            -    -     -     0   12897    (-,-) 
#---------------------------------------------------------------------------------------------------------

