design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/celina/SoC_for_CubeSat/openlane/signal_generator,signal_generator,24_10_19_13_05,flow completed,0h13m26s0ms,0h6m35s0ms,1479.9382716049383,1.44,665.9722222222223,1.02,-1,1456.99,770,0,0,0,0,0,0,0,1,1,0,-1,-1,78865,7799,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,67069348.0,0.0,1.81,2.68,0.05,0.63,-1,873,1600,107,736,0,0,0,1028,29,38,37,43,211,136,16,41,264,193,11,69694,13933,704,13982,959,99272,1364992.8864000002,-1,-1,-1,3.7e-05,3.02e-05,5.72e-08,-1,-1,-1,-1,25.0,40.0,25,1,45,65.0,65,0.3,1,16,0.44,1,sky130_fd_sc_hd,AREA 0
