ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 1


   1              		.cpu cortex-m23
   2              		.arch armv8-m.base
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"peripheral.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/peripheral.c"
  18              		.section	.text.RCUConfig,"ax",%progbits
  19              		.align	1
  20              		.global	RCUConfig
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	RCUConfig:
  26              	.LFB63:
   1:Core/Src/peripheral.c **** #include "peripheral.h"
   2:Core/Src/peripheral.c **** #include "log.h"
   3:Core/Src/peripheral.c **** #include "gd32e23x.h"
   4:Core/Src/peripheral.c **** #include "systick.h"
   5:Core/Src/peripheral.c **** #include "stdint.h"
   6:Core/Src/peripheral.c **** #include "app.h"
   7:Core/Src/peripheral.c **** 
   8:Core/Src/peripheral.c **** /*
   9:Core/Src/peripheral.c ****  * @brief:  Clock configuration
  10:Core/Src/peripheral.c ****  * @param:  None
  11:Core/Src/peripheral.c ****  * @retval: None
  12:Core/Src/peripheral.c ****  */
  13:Core/Src/peripheral.c **** void RCUConfig(void)
  14:Core/Src/peripheral.c **** {
  27              		.loc 1 14 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  15:Core/Src/peripheral.c **** 	/* Enable GPIO clock */
  16:Core/Src/peripheral.c **** 	// rcu_periph_clock_enable(RCU_GPIOC);     // led
  17:Core/Src/peripheral.c **** 	rcu_periph_clock_enable(RCU_GPIOB);        // button, lcd control signal(RES, DC, CS, BLK)
  36              		.loc 1 17 2 view .LVU1
  37 0002 40F21250 		movw	r0, #1298
  38 0006 FFF7FEFF 		bl	rcu_periph_clock_enable
  39              	.LVL0:
  18:Core/Src/peripheral.c **** 	rcu_periph_clock_enable(RCU_GPIOA);        // lcd data signal(SDA, SCL), TIMER14 clock(PWM), TIMER
  40              		.loc 1 18 2 view .LVU2
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 2


  41 000a 40F21150 		movw	r0, #1297
  42 000e FFF7FEFF 		bl	rcu_periph_clock_enable
  43              	.LVL1:
  19:Core/Src/peripheral.c **** 
  20:Core/Src/peripheral.c ****     /* enable the peripheral clock */
  21:Core/Src/peripheral.c ****     rcu_periph_clock_enable(RCU_CFGCMP);
  44              		.loc 1 21 5 view .LVU3
  45 0012 40F20060 		movw	r0, #1536
  46 0016 FFF7FEFF 		bl	rcu_periph_clock_enable
  47              	.LVL2:
  22:Core/Src/peripheral.c **** 
  23:Core/Src/peripheral.c ****     /* enable the ADC clock */
  24:Core/Src/peripheral.c ****     rcu_periph_clock_enable(RCU_ADC);
  48              		.loc 1 24 5 view .LVU4
  49 001a 40F20960 		movw	r0, #1545
  50 001e FFF7FEFF 		bl	rcu_periph_clock_enable
  51              	.LVL3:
  25:Core/Src/peripheral.c ****     rcu_adc_clock_config(RCU_ADCCK_AHB_DIV9);  // configure the ADC frequency
  52              		.loc 1 25 5 view .LVU5
  53 0022 0920     		movs	r0, #9
  54 0024 FFF7FEFF 		bl	rcu_adc_clock_config
  55              	.LVL4:
  26:Core/Src/peripheral.c **** 
  27:Core/Src/peripheral.c ****     /* enable the timer clock */
  28:Core/Src/peripheral.c ****     rcu_periph_clock_enable(RCU_TIMER15);      // timer
  56              		.loc 1 28 5 view .LVU6
  57 0028 40F21160 		movw	r0, #1553
  58 002c FFF7FEFF 		bl	rcu_periph_clock_enable
  59              	.LVL5:
  29:Core/Src/peripheral.c ****     rcu_periph_clock_enable(RCU_TIMER2);       // FREQ
  60              		.loc 1 29 5 view .LVU7
  61 0030 40F20170 		movw	r0, #1793
  62 0034 FFF7FEFF 		bl	rcu_periph_clock_enable
  63              	.LVL6:
  30:Core/Src/peripheral.c ****     // rcu_periph_clock_enable(RCU_TIMER14);      // PWM
  31:Core/Src/peripheral.c **** 
  32:Core/Src/peripheral.c ****     /* enable the SPI clock */
  33:Core/Src/peripheral.c ****     rcu_periph_clock_enable(RCU_SPI0);
  64              		.loc 1 33 5 view .LVU8
  65 0038 40F20C60 		movw	r0, #1548
  66 003c FFF7FEFF 		bl	rcu_periph_clock_enable
  67              	.LVL7:
  34:Core/Src/peripheral.c **** 
  35:Core/Src/peripheral.c **** #if OPEN_ZLOG == 1
  36:Core/Src/peripheral.c ****     /* enable the USART clock */
  37:Core/Src/peripheral.c ****     rcu_periph_clock_enable(RCU_USART0);
  38:Core/Src/peripheral.c **** #endif
  39:Core/Src/peripheral.c **** }
  68              		.loc 1 39 1 is_stmt 0 view .LVU9
  69              		@ sp needed
  70 0040 10BD     		pop	{r4, pc}
  71              		.cfi_endproc
  72              	.LFE63:
  74              		.section	.text.GPIOConfig,"ax",%progbits
  75              		.align	1
  76              		.global	GPIOConfig
  77              		.syntax unified
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 3


  78              		.code	16
  79              		.thumb_func
  81              	GPIOConfig:
  82              	.LFB64:
  40:Core/Src/peripheral.c **** 
  41:Core/Src/peripheral.c **** /*
  42:Core/Src/peripheral.c ****  * @brief:  GPIO configuration
  43:Core/Src/peripheral.c ****  * @param:  None
  44:Core/Src/peripheral.c ****  * @retval: None
  45:Core/Src/peripheral.c ****  */
  46:Core/Src/peripheral.c **** void GPIOConfig(void)
  47:Core/Src/peripheral.c **** {
  83              		.loc 1 47 1 is_stmt 1 view -0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87 0000 70B5     		push	{r4, r5, r6, lr}
  88              	.LCFI1:
  89              		.cfi_def_cfa_offset 16
  90              		.cfi_offset 4, -16
  91              		.cfi_offset 5, -12
  92              		.cfi_offset 6, -8
  93              		.cfi_offset 14, -4
  48:Core/Src/peripheral.c ****     /* GPIO mode configuration */
  49:Core/Src/peripheral.c ****     // LED
  50:Core/Src/peripheral.c ****     gpio_mode_set(GPIOC, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
  94              		.loc 1 50 5 view .LVU11
  95 0002 40F60004 		movw	r4, #2048
  96 0006 C4F60004 		movt	r4, 18432
  97 000a 4EF20003 		movw	r3, #57344
  98 000e 0022     		movs	r2, #0
  99 0010 0121     		movs	r1, #1
 100 0012 2000     		movs	r0, r4
 101 0014 FFF7FEFF 		bl	gpio_mode_set
 102              	.LVL8:
  51:Core/Src/peripheral.c ****     gpio_output_options_set(GPIOC, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, GPIO_PIN_13|GPIO_PIN_14|GPIO_P
 103              		.loc 1 51 5 view .LVU12
 104 0018 4EF20003 		movw	r3, #57344
 105 001c 0322     		movs	r2, #3
 106 001e 0021     		movs	r1, #0
 107 0020 2000     		movs	r0, r4
 108 0022 FFF7FEFF 		bl	gpio_output_options_set
 109              	.LVL9:
  52:Core/Src/peripheral.c ****     // button
  53:Core/Src/peripheral.c ****     gpio_mode_set(GPIOB, GPIO_MODE_INPUT, GPIO_PUPD_PULLUP, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_9|GPIO_P
 110              		.loc 1 53 5 view .LVU13
 111 0026 40F20045 		movw	r5, #1024
 112 002a C4F60005 		movt	r5, 18432
 113 002e 4EF21823 		movw	r3, #57880
 114 0032 0122     		movs	r2, #1
 115 0034 0021     		movs	r1, #0
 116 0036 2800     		movs	r0, r5
 117 0038 FFF7FEFF 		bl	gpio_mode_set
 118              	.LVL10:
  54:Core/Src/peripheral.c ****     // ADC
  55:Core/Src/peripheral.c ****     gpio_mode_set(GPIOA, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, GPIO_PIN_3);
 119              		.loc 1 55 5 view .LVU14
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 4


 120 003c 9024     		movs	r4, #144
 121 003e E405     		lsls	r4, r4, #23
 122 0040 0823     		movs	r3, #8
 123 0042 0022     		movs	r2, #0
 124 0044 0321     		movs	r1, #3
 125 0046 2000     		movs	r0, r4
 126 0048 FFF7FEFF 		bl	gpio_mode_set
 127              	.LVL11:
  56:Core/Src/peripheral.c ****     // TIMER2 PIN used to get frequency
  57:Core/Src/peripheral.c ****     gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_6);
 128              		.loc 1 57 5 view .LVU15
 129 004c 4023     		movs	r3, #64
 130 004e 0022     		movs	r2, #0
 131 0050 0221     		movs	r1, #2
 132 0052 2000     		movs	r0, r4
 133 0054 FFF7FEFF 		bl	gpio_mode_set
 134              	.LVL12:
  58:Core/Src/peripheral.c ****     gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, GPIO_PIN_6);
 135              		.loc 1 58 5 view .LVU16
 136 0058 4023     		movs	r3, #64
 137 005a 0322     		movs	r2, #3
 138 005c 0021     		movs	r1, #0
 139 005e 2000     		movs	r0, r4
 140 0060 FFF7FEFF 		bl	gpio_output_options_set
 141              	.LVL13:
  59:Core/Src/peripheral.c ****     // TIIMER14 PIN used to output PWM
  60:Core/Src/peripheral.c ****     gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_2);
 142              		.loc 1 60 5 view .LVU17
 143 0064 0423     		movs	r3, #4
 144 0066 0022     		movs	r2, #0
 145 0068 0221     		movs	r1, #2
 146 006a 2000     		movs	r0, r4
 147 006c FFF7FEFF 		bl	gpio_mode_set
 148              	.LVL14:
  61:Core/Src/peripheral.c ****     gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, GPIO_PIN_2);
 149              		.loc 1 61 5 view .LVU18
 150 0070 0423     		movs	r3, #4
 151 0072 0322     		movs	r2, #3
 152 0074 0021     		movs	r1, #0
 153 0076 2000     		movs	r0, r4
 154 0078 FFF7FEFF 		bl	gpio_output_options_set
 155              	.LVL15:
  62:Core/Src/peripheral.c ****     // LCD control signal(RES, DC, CS, BLK)
  63:Core/Src/peripheral.c ****     gpio_mode_set(GPIOB, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PI
 156              		.loc 1 63 5 view .LVU19
 157 007c 40F2E013 		movw	r3, #480
 158 0080 0022     		movs	r2, #0
 159 0082 0121     		movs	r1, #1
 160 0084 2800     		movs	r0, r5
 161 0086 FFF7FEFF 		bl	gpio_mode_set
 162              	.LVL16:
  64:Core/Src/peripheral.c ****     gpio_output_options_set(GPIOB, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN
 163              		.loc 1 64 5 view .LVU20
 164 008a 40F2E013 		movw	r3, #480
 165 008e 0322     		movs	r2, #3
 166 0090 0021     		movs	r1, #0
 167 0092 2800     		movs	r0, r5
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 5


 168 0094 FFF7FEFF 		bl	gpio_output_options_set
 169              	.LVL17:
  65:Core/Src/peripheral.c ****     gpio_bit_set(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8);
 170              		.loc 1 65 5 view .LVU21
 171 0098 40F2E011 		movw	r1, #480
 172 009c 2800     		movs	r0, r5
 173 009e FFF7FEFF 		bl	gpio_bit_set
 174              	.LVL18:
  66:Core/Src/peripheral.c ****     // LCD data signal(SDA, SCL)
  67:Core/Src/peripheral.c ****     gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO_PIN_5|GPIO_PIN_7);
 175              		.loc 1 67 5 view .LVU22
 176 00a2 A023     		movs	r3, #160
 177 00a4 0022     		movs	r2, #0
 178 00a6 0221     		movs	r1, #2
 179 00a8 2000     		movs	r0, r4
 180 00aa FFF7FEFF 		bl	gpio_mode_set
 181              	.LVL19:
  68:Core/Src/peripheral.c ****     gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_10MHZ, GPIO_PIN_5|GPIO_PIN_7);
 182              		.loc 1 68 5 view .LVU23
 183 00ae A023     		movs	r3, #160
 184 00b0 0122     		movs	r2, #1
 185 00b2 0021     		movs	r1, #0
 186 00b4 2000     		movs	r0, r4
 187 00b6 FFF7FEFF 		bl	gpio_output_options_set
 188              	.LVL20:
  69:Core/Src/peripheral.c ****     // USART
  70:Core/Src/peripheral.c **** #if OPEN_ZLOG == 1
  71:Core/Src/peripheral.c ****     gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_PULLUP, GPIO_PIN_9|GPIO_PIN_10);
  72:Core/Src/peripheral.c ****     gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_10MHZ, GPIO_PIN_9|GPIO_PIN_10);
  73:Core/Src/peripheral.c **** #endif
  74:Core/Src/peripheral.c ****     
  75:Core/Src/peripheral.c ****     /* alternate function configuration */
  76:Core/Src/peripheral.c ****     gpio_af_set(GPIOA, GPIO_AF_0, GPIO_PIN_2);                      // TIMER14
 189              		.loc 1 76 5 view .LVU24
 190 00ba 0422     		movs	r2, #4
 191 00bc 0021     		movs	r1, #0
 192 00be 2000     		movs	r0, r4
 193 00c0 FFF7FEFF 		bl	gpio_af_set
 194              	.LVL21:
  77:Core/Src/peripheral.c ****     gpio_af_set(GPIOA, GPIO_AF_1, GPIO_PIN_6);                      // TIMER2
 195              		.loc 1 77 5 view .LVU25
 196 00c4 4022     		movs	r2, #64
 197 00c6 0121     		movs	r1, #1
 198 00c8 2000     		movs	r0, r4
 199 00ca FFF7FEFF 		bl	gpio_af_set
 200              	.LVL22:
  78:Core/Src/peripheral.c ****     gpio_af_set(GPIOA, GPIO_AF_0, GPIO_PIN_5|GPIO_PIN_7);           // SPI0(SDA, SCL)
 201              		.loc 1 78 5 view .LVU26
 202 00ce A022     		movs	r2, #160
 203 00d0 0021     		movs	r1, #0
 204 00d2 2000     		movs	r0, r4
 205 00d4 FFF7FEFF 		bl	gpio_af_set
 206              	.LVL23:
  79:Core/Src/peripheral.c **** #if OPEN_ZLOG == 1
  80:Core/Src/peripheral.c ****     gpio_af_set(GPIOA, GPIO_AF_1, GPIO_PIN_9|GPIO_PIN_10);          // USART0
  81:Core/Src/peripheral.c **** #endif
  82:Core/Src/peripheral.c **** 
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 6


  83:Core/Src/peripheral.c ****     /* enable the NVIC and configure the priority */
  84:Core/Src/peripheral.c ****     nvic_irq_enable(EXTI4_15_IRQn, 1U);                             // enable key interrupt
 207              		.loc 1 84 5 view .LVU27
 208 00d8 0121     		movs	r1, #1
 209 00da 0720     		movs	r0, #7
 210 00dc FFF7FEFF 		bl	nvic_irq_enable
 211              	.LVL24:
  85:Core/Src/peripheral.c ****     /* connect key EXTI line to key GPIO pin */
  86:Core/Src/peripheral.c ****     syscfg_exti_line_config(EXTI_SOURCE_GPIOB, EXTI_SOURCE_PIN4);   // KEYA
 212              		.loc 1 86 5 view .LVU28
 213 00e0 0421     		movs	r1, #4
 214 00e2 0120     		movs	r0, #1
 215 00e4 FFF7FEFF 		bl	syscfg_exti_line_config
 216              	.LVL25:
  87:Core/Src/peripheral.c ****     syscfg_exti_line_config(EXTI_SOURCE_GPIOB, EXTI_SOURCE_PIN15);  // KEY03
 217              		.loc 1 87 5 view .LVU29
 218 00e8 0F21     		movs	r1, #15
 219 00ea 0120     		movs	r0, #1
 220 00ec FFF7FEFF 		bl	syscfg_exti_line_config
 221              	.LVL26:
  88:Core/Src/peripheral.c ****     /* configure trigger mode */
  89:Core/Src/peripheral.c ****     exti_init(EXTI_4, EXTI_INTERRUPT, EXTI_TRIG_FALLING);
 222              		.loc 1 89 5 view .LVU30
 223 00f0 0122     		movs	r2, #1
 224 00f2 0021     		movs	r1, #0
 225 00f4 1020     		movs	r0, #16
 226 00f6 FFF7FEFF 		bl	exti_init
 227              	.LVL27:
  90:Core/Src/peripheral.c ****     exti_init(EXTI_15, EXTI_INTERRUPT, EXTI_TRIG_FALLING);
 228              		.loc 1 90 5 view .LVU31
 229 00fa 0122     		movs	r2, #1
 230 00fc 0021     		movs	r1, #0
 231 00fe 48F20000 		movw	r0, #32768
 232 0102 FFF7FEFF 		bl	exti_init
 233              	.LVL28:
  91:Core/Src/peripheral.c **** 
  92:Core/Src/peripheral.c ****     exti_interrupt_enable(EXTI_4);
 234              		.loc 1 92 5 view .LVU32
 235 0106 1020     		movs	r0, #16
 236 0108 FFF7FEFF 		bl	exti_interrupt_enable
 237              	.LVL29:
  93:Core/Src/peripheral.c ****     exti_interrupt_enable(EXTI_15);
 238              		.loc 1 93 5 view .LVU33
 239 010c 48F20000 		movw	r0, #32768
 240 0110 FFF7FEFF 		bl	exti_interrupt_enable
 241              	.LVL30:
  94:Core/Src/peripheral.c **** 
  95:Core/Src/peripheral.c ****     exti_interrupt_flag_clear(EXTI_4);
 242              		.loc 1 95 5 view .LVU34
 243 0114 1020     		movs	r0, #16
 244 0116 FFF7FEFF 		bl	exti_interrupt_flag_clear
 245              	.LVL31:
  96:Core/Src/peripheral.c ****     exti_interrupt_flag_clear(EXTI_15);
 246              		.loc 1 96 5 view .LVU35
 247 011a 48F20000 		movw	r0, #32768
 248 011e FFF7FEFF 		bl	exti_interrupt_flag_clear
 249              	.LVL32:
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 7


  97:Core/Src/peripheral.c **** }
 250              		.loc 1 97 1 is_stmt 0 view .LVU36
 251              		@ sp needed
 252 0122 70BD     		pop	{r4, r5, r6, pc}
 253              		.cfi_endproc
 254              	.LFE64:
 256              		.section	.text.GPIO13_14InterruptEnable,"ax",%progbits
 257              		.align	1
 258              		.global	GPIO13_14InterruptEnable
 259              		.syntax unified
 260              		.code	16
 261              		.thumb_func
 263              	GPIO13_14InterruptEnable:
 264              	.LFB65:
  98:Core/Src/peripheral.c **** 
  99:Core/Src/peripheral.c **** void GPIO13_14InterruptEnable(void)
 100:Core/Src/peripheral.c **** {
 265              		.loc 1 100 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 10B5     		push	{r4, lr}
 270              	.LCFI2:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 4, -8
 273              		.cfi_offset 14, -4
 101:Core/Src/peripheral.c ****     syscfg_exti_line_config(EXTI_SOURCE_GPIOB, EXTI_SOURCE_PIN13);  // KEY01
 274              		.loc 1 101 5 view .LVU38
 275 0002 0D21     		movs	r1, #13
 276 0004 0120     		movs	r0, #1
 277 0006 FFF7FEFF 		bl	syscfg_exti_line_config
 278              	.LVL33:
 102:Core/Src/peripheral.c ****     syscfg_exti_line_config(EXTI_SOURCE_GPIOB, EXTI_SOURCE_PIN14);  // KEY02
 279              		.loc 1 102 5 view .LVU39
 280 000a 0E21     		movs	r1, #14
 281 000c 0120     		movs	r0, #1
 282 000e FFF7FEFF 		bl	syscfg_exti_line_config
 283              	.LVL34:
 103:Core/Src/peripheral.c ****     
 104:Core/Src/peripheral.c ****     exti_init(EXTI_13, EXTI_INTERRUPT, EXTI_TRIG_FALLING);
 284              		.loc 1 104 5 view .LVU40
 285 0012 0122     		movs	r2, #1
 286 0014 0021     		movs	r1, #0
 287 0016 42F20000 		movw	r0, #8192
 288 001a FFF7FEFF 		bl	exti_init
 289              	.LVL35:
 105:Core/Src/peripheral.c ****     exti_init(EXTI_14, EXTI_INTERRUPT, EXTI_TRIG_FALLING);
 290              		.loc 1 105 5 view .LVU41
 291 001e 0122     		movs	r2, #1
 292 0020 0021     		movs	r1, #0
 293 0022 44F20000 		movw	r0, #16384
 294 0026 FFF7FEFF 		bl	exti_init
 295              	.LVL36:
 106:Core/Src/peripheral.c **** 
 107:Core/Src/peripheral.c ****     exti_interrupt_enable(EXTI_13);
 296              		.loc 1 107 5 view .LVU42
 297 002a 42F20000 		movw	r0, #8192
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 8


 298 002e FFF7FEFF 		bl	exti_interrupt_enable
 299              	.LVL37:
 108:Core/Src/peripheral.c ****     exti_interrupt_enable(EXTI_14);
 300              		.loc 1 108 5 view .LVU43
 301 0032 44F20000 		movw	r0, #16384
 302 0036 FFF7FEFF 		bl	exti_interrupt_enable
 303              	.LVL38:
 109:Core/Src/peripheral.c **** 
 110:Core/Src/peripheral.c ****     exti_interrupt_flag_clear(EXTI_13);
 304              		.loc 1 110 5 view .LVU44
 305 003a 42F20000 		movw	r0, #8192
 306 003e FFF7FEFF 		bl	exti_interrupt_flag_clear
 307              	.LVL39:
 111:Core/Src/peripheral.c ****     exti_interrupt_flag_clear(EXTI_14);
 308              		.loc 1 111 5 view .LVU45
 309 0042 44F20000 		movw	r0, #16384
 310 0046 FFF7FEFF 		bl	exti_interrupt_flag_clear
 311              	.LVL40:
 112:Core/Src/peripheral.c **** }
 312              		.loc 1 112 1 is_stmt 0 view .LVU46
 313              		@ sp needed
 314 004a 10BD     		pop	{r4, pc}
 315              		.cfi_endproc
 316              	.LFE65:
 318              		.section	.text.Timer14Config,"ax",%progbits
 319              		.align	1
 320              		.global	Timer14Config
 321              		.syntax unified
 322              		.code	16
 323              		.thumb_func
 325              	Timer14Config:
 326              	.LFB66:
 113:Core/Src/peripheral.c **** 
 114:Core/Src/peripheral.c **** /*
 115:Core/Src/peripheral.c ****  * @brief:  TIMER14 configuration
 116:Core/Src/peripheral.c ****  * @param:  None
 117:Core/Src/peripheral.c ****  * @retval: None
 118:Core/Src/peripheral.c ****  */
 119:Core/Src/peripheral.c **** void Timer14Config()
 120:Core/Src/peripheral.c **** {
 327              		.loc 1 120 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 32
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331 0000 70B5     		push	{r4, r5, r6, lr}
 332              	.LCFI3:
 333              		.cfi_def_cfa_offset 16
 334              		.cfi_offset 4, -16
 335              		.cfi_offset 5, -12
 336              		.cfi_offset 6, -8
 337              		.cfi_offset 14, -4
 338 0002 88B0     		sub	sp, sp, #32
 339              	.LCFI4:
 340              		.cfi_def_cfa_offset 48
 121:Core/Src/peripheral.c ****     timer_parameter_struct timer_initpara;
 341              		.loc 1 121 5 view .LVU48
 122:Core/Src/peripheral.c ****     timer_oc_parameter_struct timer_ocinitpara;
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 9


 342              		.loc 1 122 5 view .LVU49
 123:Core/Src/peripheral.c **** 
 124:Core/Src/peripheral.c ****     rcu_periph_clock_enable(RCU_TIMER14);
 343              		.loc 1 124 5 view .LVU50
 344 0004 40F21060 		movw	r0, #1552
 345 0008 FFF7FEFF 		bl	rcu_periph_clock_enable
 346              	.LVL41:
 125:Core/Src/peripheral.c **** 
 126:Core/Src/peripheral.c ****     timer_deinit(TIMER14);
 347              		.loc 1 126 5 view .LVU51
 348 000c 44F20004 		movw	r4, #16384
 349 0010 C4F20104 		movt	r4, 16385
 350 0014 2000     		movs	r0, r4
 351 0016 FFF7FEFF 		bl	timer_deinit
 352              	.LVL42:
 127:Core/Src/peripheral.c **** 
 128:Core/Src/peripheral.c ****     /* initialize timer 14 */
 129:Core/Src/peripheral.c ****     timer_struct_para_init(&timer_initpara);
 353              		.loc 1 129 5 view .LVU52
 354 001a 04AD     		add	r5, sp, #16
 355 001c 2800     		movs	r0, r5
 356 001e FFF7FEFF 		bl	timer_struct_para_init
 357              	.LVL43:
 130:Core/Src/peripheral.c ****     timer_initpara.prescaler = 720 - 1;
 358              		.loc 1 130 5 view .LVU53
 359              		.loc 1 130 30 is_stmt 0 view .LVU54
 360 0022 40F2CF23 		movw	r3, #719
 361 0026 2B80     		strh	r3, [r5]
 131:Core/Src/peripheral.c ****     timer_initpara.period = (uint32_t)50 - 1;
 362              		.loc 1 131 5 is_stmt 1 view .LVU55
 363              		.loc 1 131 27 is_stmt 0 view .LVU56
 364 0028 3123     		movs	r3, #49
 365 002a 0693     		str	r3, [sp, #24]
 132:Core/Src/peripheral.c ****     timer_initpara.clockdivision = TIMER_CKDIV_DIV1;
 366              		.loc 1 132 5 is_stmt 1 view .LVU57
 367              		.loc 1 132 34 is_stmt 0 view .LVU58
 368 002c 0026     		movs	r6, #0
 369 002e EE80     		strh	r6, [r5, #6]
 133:Core/Src/peripheral.c ****     timer_initpara.alignedmode = TIMER_COUNTER_EDGE;
 370              		.loc 1 133 5 is_stmt 1 view .LVU59
 371              		.loc 1 133 32 is_stmt 0 view .LVU60
 372 0030 6E80     		strh	r6, [r5, #2]
 134:Core/Src/peripheral.c ****     timer_initpara.counterdirection = TIMER_COUNTER_UP;
 373              		.loc 1 134 5 is_stmt 1 view .LVU61
 374              		.loc 1 134 37 is_stmt 0 view .LVU62
 375 0032 AE80     		strh	r6, [r5, #4]
 135:Core/Src/peripheral.c ****     timer_initpara.repetitioncounter = 0;
 376              		.loc 1 135 5 is_stmt 1 view .LVU63
 377              		.loc 1 135 38 is_stmt 0 view .LVU64
 378 0034 0023     		movs	r3, #0
 379 0036 2B73     		strb	r3, [r5, #12]
 136:Core/Src/peripheral.c ****     timer_init(TIMER14, &timer_initpara);
 380              		.loc 1 136 5 is_stmt 1 view .LVU65
 381 0038 2900     		movs	r1, r5
 382 003a 2000     		movs	r0, r4
 383 003c FFF7FEFF 		bl	timer_init
 384              	.LVL44:
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 10


 137:Core/Src/peripheral.c **** 
 138:Core/Src/peripheral.c ****     timer_channel_output_struct_para_init(&timer_ocinitpara);
 385              		.loc 1 138 5 view .LVU66
 386 0040 01AD     		add	r5, sp, #4
 387 0042 2800     		movs	r0, r5
 388 0044 FFF7FEFF 		bl	timer_channel_output_struct_para_init
 389              	.LVL45:
 139:Core/Src/peripheral.c ****     timer_ocinitpara.outputstate  = TIMER_CCX_ENABLE;
 390              		.loc 1 139 5 view .LVU67
 391              		.loc 1 139 35 is_stmt 0 view .LVU68
 392 0048 0123     		movs	r3, #1
 393 004a 2B80     		strh	r3, [r5]
 140:Core/Src/peripheral.c ****     timer_ocinitpara.outputnstate = TIMER_CCXN_DISABLE;
 394              		.loc 1 140 5 is_stmt 1 view .LVU69
 395              		.loc 1 140 35 is_stmt 0 view .LVU70
 396 004c 6E80     		strh	r6, [r5, #2]
 141:Core/Src/peripheral.c ****     timer_ocinitpara.ocpolarity   = TIMER_OC_POLARITY_HIGH;
 397              		.loc 1 141 5 is_stmt 1 view .LVU71
 398              		.loc 1 141 35 is_stmt 0 view .LVU72
 399 004e AE80     		strh	r6, [r5, #4]
 142:Core/Src/peripheral.c ****     timer_ocinitpara.ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 400              		.loc 1 142 5 is_stmt 1 view .LVU73
 401              		.loc 1 142 35 is_stmt 0 view .LVU74
 402 0050 EE80     		strh	r6, [r5, #6]
 143:Core/Src/peripheral.c ****     timer_ocinitpara.ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 403              		.loc 1 143 5 is_stmt 1 view .LVU75
 404              		.loc 1 143 35 is_stmt 0 view .LVU76
 405 0052 2E81     		strh	r6, [r5, #8]
 144:Core/Src/peripheral.c ****     timer_ocinitpara.ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 406              		.loc 1 144 5 is_stmt 1 view .LVU77
 407              		.loc 1 144 35 is_stmt 0 view .LVU78
 408 0054 6E81     		strh	r6, [r5, #10]
 145:Core/Src/peripheral.c ****     timer_channel_output_config(TIMER14, TIMER_CH_0, &timer_ocinitpara);
 409              		.loc 1 145 5 is_stmt 1 view .LVU79
 410 0056 2A00     		movs	r2, r5
 411 0058 0021     		movs	r1, #0
 412 005a 2000     		movs	r0, r4
 413 005c FFF7FEFF 		bl	timer_channel_output_config
 414              	.LVL46:
 146:Core/Src/peripheral.c **** 
 147:Core/Src/peripheral.c ****     timer_channel_output_pulse_value_config(TIMER14, TIMER_CH_0, 0);
 415              		.loc 1 147 5 view .LVU80
 416 0060 0022     		movs	r2, #0
 417 0062 0021     		movs	r1, #0
 418 0064 2000     		movs	r0, r4
 419 0066 FFF7FEFF 		bl	timer_channel_output_pulse_value_config
 420              	.LVL47:
 148:Core/Src/peripheral.c ****     /* PWM0: vaild to invaild level, PWM1: invaild to vaild level */
 149:Core/Src/peripheral.c ****     timer_channel_output_mode_config(TIMER14, TIMER_CH_0, TIMER_OC_MODE_PWM0);
 421              		.loc 1 149 5 view .LVU81
 422 006a 6022     		movs	r2, #96
 423 006c 0021     		movs	r1, #0
 424 006e 2000     		movs	r0, r4
 425 0070 FFF7FEFF 		bl	timer_channel_output_mode_config
 426              	.LVL48:
 150:Core/Src/peripheral.c ****     timer_channel_output_shadow_config(TIMER14, TIMER_CH_0, TIMER_OC_SHADOW_DISABLE);
 427              		.loc 1 150 5 view .LVU82
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 11


 428 0074 0022     		movs	r2, #0
 429 0076 0021     		movs	r1, #0
 430 0078 2000     		movs	r0, r4
 431 007a FFF7FEFF 		bl	timer_channel_output_shadow_config
 432              	.LVL49:
 151:Core/Src/peripheral.c ****     timer_auto_reload_shadow_enable(TIMER14);
 433              		.loc 1 151 5 view .LVU83
 434 007e 2000     		movs	r0, r4
 435 0080 FFF7FEFF 		bl	timer_auto_reload_shadow_enable
 436              	.LVL50:
 152:Core/Src/peripheral.c ****     timer_counter_value_config(TIMER14 , 0);
 437              		.loc 1 152 5 view .LVU84
 438 0084 0021     		movs	r1, #0
 439 0086 2000     		movs	r0, r4
 440 0088 FFF7FEFF 		bl	timer_counter_value_config
 441              	.LVL51:
 153:Core/Src/peripheral.c ****     timer_primary_output_config(TIMER14, ENABLE);
 442              		.loc 1 153 5 view .LVU85
 443 008c 0121     		movs	r1, #1
 444 008e 2000     		movs	r0, r4
 445 0090 FFF7FEFF 		bl	timer_primary_output_config
 446              	.LVL52:
 154:Core/Src/peripheral.c ****     
 155:Core/Src/peripheral.c ****     timer_enable(TIMER14);
 447              		.loc 1 155 5 view .LVU86
 448 0094 2000     		movs	r0, r4
 449 0096 FFF7FEFF 		bl	timer_enable
 450              	.LVL53:
 156:Core/Src/peripheral.c **** }
 451              		.loc 1 156 1 is_stmt 0 view .LVU87
 452 009a 08B0     		add	sp, sp, #32
 453              		@ sp needed
 454 009c 70BD     		pop	{r4, r5, r6, pc}
 455              		.cfi_endproc
 456              	.LFE66:
 458              		.section	.text.TIMConfig,"ax",%progbits
 459              		.align	1
 460              		.global	TIMConfig
 461              		.syntax unified
 462              		.code	16
 463              		.thumb_func
 465              	TIMConfig:
 466              	.LFB67:
 157:Core/Src/peripheral.c **** 
 158:Core/Src/peripheral.c **** /*
 159:Core/Src/peripheral.c ****  * @brief:  TIMER15, TIMER2 configuration
 160:Core/Src/peripheral.c ****  * @param:  None
 161:Core/Src/peripheral.c ****  * @retval: None
 162:Core/Src/peripheral.c ****  */
 163:Core/Src/peripheral.c **** void TIMConfig(void)
 164:Core/Src/peripheral.c **** {
 467              		.loc 1 164 1 is_stmt 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 24
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 472              	.LCFI5:
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 12


 473              		.cfi_def_cfa_offset 20
 474              		.cfi_offset 4, -20
 475              		.cfi_offset 5, -16
 476              		.cfi_offset 6, -12
 477              		.cfi_offset 7, -8
 478              		.cfi_offset 14, -4
 479 0002 87B0     		sub	sp, sp, #28
 480              	.LCFI6:
 481              		.cfi_def_cfa_offset 48
 165:Core/Src/peripheral.c ****         // 定时器初始化参数结构体
 166:Core/Src/peripheral.c ****     timer_parameter_struct timer_initpara;
 482              		.loc 1 166 5 view .LVU89
 167:Core/Src/peripheral.c ****     timer_ic_parameter_struct timer_icinitpara;
 483              		.loc 1 167 5 view .LVU90
 168:Core/Src/peripheral.c **** 
 169:Core/Src/peripheral.c ****     /* enable timer interrupt */
 170:Core/Src/peripheral.c ****     nvic_irq_enable(TIMER15_IRQn, 2U);
 484              		.loc 1 170 5 view .LVU91
 485 0004 0221     		movs	r1, #2
 486 0006 1520     		movs	r0, #21
 487 0008 FFF7FEFF 		bl	nvic_irq_enable
 488              	.LVL54:
 171:Core/Src/peripheral.c ****     nvic_irq_enable(TIMER2_IRQn, 2U);
 489              		.loc 1 171 5 view .LVU92
 490 000c 0221     		movs	r1, #2
 491 000e 1020     		movs	r0, #16
 492 0010 FFF7FEFF 		bl	nvic_irq_enable
 493              	.LVL55:
 172:Core/Src/peripheral.c **** 
 173:Core/Src/peripheral.c ****     // reset timer configuration
 174:Core/Src/peripheral.c ****     timer_deinit(TIMER15);
 494              		.loc 1 174 5 view .LVU93
 495 0014 44F20047 		movw	r7, #17408
 496 0018 C4F20107 		movt	r7, 16385
 497 001c 3800     		movs	r0, r7
 498 001e FFF7FEFF 		bl	timer_deinit
 499              	.LVL56:
 175:Core/Src/peripheral.c ****     timer_deinit(TIMER2);
 500              		.loc 1 175 5 view .LVU94
 501 0022 40F20045 		movw	r5, #1024
 502 0026 C4F20005 		movt	r5, 16384
 503 002a 2800     		movs	r0, r5
 504 002c FFF7FEFF 		bl	timer_deinit
 505              	.LVL57:
 176:Core/Src/peripheral.c ****     
 177:Core/Src/peripheral.c ****     // initialize timer 15
 178:Core/Src/peripheral.c ****     timer_struct_para_init(&timer_initpara);
 506              		.loc 1 178 5 view .LVU95
 507 0030 02AC     		add	r4, sp, #8
 508 0032 2000     		movs	r0, r4
 509 0034 FFF7FEFF 		bl	timer_struct_para_init
 510              	.LVL58:
 179:Core/Src/peripheral.c ****     timer_initpara.prescaler         = 7200 - 1;
 511              		.loc 1 179 5 view .LVU96
 512              		.loc 1 179 38 is_stmt 0 view .LVU97
 513 0038 41F61F43 		movw	r3, #7199
 514 003c 2380     		strh	r3, [r4]
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 13


 180:Core/Src/peripheral.c ****     timer_initpara.period            = 5000 - 1;
 515              		.loc 1 180 5 is_stmt 1 view .LVU98
 516              		.loc 1 180 38 is_stmt 0 view .LVU99
 517 003e 41F28733 		movw	r3, #4999
 518 0042 0493     		str	r3, [sp, #16]
 181:Core/Src/peripheral.c ****     timer_initpara.clockdivision     = TIMER_CKDIV_DIV1;
 519              		.loc 1 181 5 is_stmt 1 view .LVU100
 520              		.loc 1 181 38 is_stmt 0 view .LVU101
 521 0044 0026     		movs	r6, #0
 522 0046 E680     		strh	r6, [r4, #6]
 182:Core/Src/peripheral.c ****     timer_initpara.alignedmode       = TIMER_COUNTER_EDGE;
 523              		.loc 1 182 5 is_stmt 1 view .LVU102
 524              		.loc 1 182 38 is_stmt 0 view .LVU103
 525 0048 6680     		strh	r6, [r4, #2]
 183:Core/Src/peripheral.c ****     timer_initpara.counterdirection  = TIMER_COUNTER_UP;
 526              		.loc 1 183 5 is_stmt 1 view .LVU104
 527              		.loc 1 183 38 is_stmt 0 view .LVU105
 528 004a A680     		strh	r6, [r4, #4]
 184:Core/Src/peripheral.c ****     timer_initpara.repetitioncounter = 0;
 529              		.loc 1 184 5 is_stmt 1 view .LVU106
 530              		.loc 1 184 38 is_stmt 0 view .LVU107
 531 004c 0023     		movs	r3, #0
 532 004e 2373     		strb	r3, [r4, #12]
 185:Core/Src/peripheral.c ****     timer_init(TIMER15, &timer_initpara);
 533              		.loc 1 185 5 is_stmt 1 view .LVU108
 534 0050 2100     		movs	r1, r4
 535 0052 3800     		movs	r0, r7
 536 0054 FFF7FEFF 		bl	timer_init
 537              	.LVL59:
 186:Core/Src/peripheral.c ****     // initialize timer 2
 187:Core/Src/peripheral.c ****     timer_struct_para_init(&timer_initpara);
 538              		.loc 1 187 5 view .LVU109
 539 0058 2000     		movs	r0, r4
 540 005a FFF7FEFF 		bl	timer_struct_para_init
 541              	.LVL60:
 188:Core/Src/peripheral.c ****     timer_initpara.prescaler         = 72-1;
 542              		.loc 1 188 5 view .LVU110
 543              		.loc 1 188 38 is_stmt 0 view .LVU111
 544 005e 4723     		movs	r3, #71
 545 0060 2380     		strh	r3, [r4]
 189:Core/Src/peripheral.c ****     timer_initpara.period            = 65535;
 546              		.loc 1 189 5 is_stmt 1 view .LVU112
 547              		.loc 1 189 38 is_stmt 0 view .LVU113
 548 0062 4FF6FF73 		movw	r3, #65535
 549 0066 0493     		str	r3, [sp, #16]
 190:Core/Src/peripheral.c ****     timer_initpara.clockdivision     = TIMER_CKDIV_DIV1;
 550              		.loc 1 190 5 is_stmt 1 view .LVU114
 551              		.loc 1 190 38 is_stmt 0 view .LVU115
 552 0068 E680     		strh	r6, [r4, #6]
 191:Core/Src/peripheral.c ****     timer_initpara.alignedmode       = TIMER_COUNTER_EDGE;
 553              		.loc 1 191 5 is_stmt 1 view .LVU116
 554              		.loc 1 191 38 is_stmt 0 view .LVU117
 555 006a 6680     		strh	r6, [r4, #2]
 192:Core/Src/peripheral.c ****     timer_initpara.counterdirection  = TIMER_COUNTER_UP;
 556              		.loc 1 192 5 is_stmt 1 view .LVU118
 557              		.loc 1 192 38 is_stmt 0 view .LVU119
 558 006c A680     		strh	r6, [r4, #4]
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 14


 193:Core/Src/peripheral.c ****     timer_init(TIMER2, &timer_initpara);
 559              		.loc 1 193 5 is_stmt 1 view .LVU120
 560 006e 2100     		movs	r1, r4
 561 0070 2800     		movs	r0, r5
 562 0072 FFF7FEFF 		bl	timer_init
 563              	.LVL61:
 194:Core/Src/peripheral.c ****     
 195:Core/Src/peripheral.c ****     // configuration timer2 input capture channel
 196:Core/Src/peripheral.c ****     timer_input_capture_config(TIMER2, TIMER_CH_0, &timer_icinitpara);
 564              		.loc 1 196 5 view .LVU121
 565 0076 6A46     		mov	r2, sp
 566 0078 0021     		movs	r1, #0
 567 007a 2800     		movs	r0, r5
 568 007c FFF7FEFF 		bl	timer_input_capture_config
 569              	.LVL62:
 197:Core/Src/peripheral.c ****     timer_icinitpara.icpolarity  = TIMER_IC_POLARITY_RISING;
 570              		.loc 1 197 5 view .LVU122
 571              		.loc 1 197 34 is_stmt 0 view .LVU123
 572 0080 6B46     		mov	r3, sp
 573 0082 1E80     		strh	r6, [r3]
 198:Core/Src/peripheral.c ****     timer_icinitpara.icselection = TIMER_IC_SELECTION_DIRECTTI;
 574              		.loc 1 198 5 is_stmt 1 view .LVU124
 575              		.loc 1 198 34 is_stmt 0 view .LVU125
 576 0084 0123     		movs	r3, #1
 577 0086 6A46     		mov	r2, sp
 578 0088 5380     		strh	r3, [r2, #2]
 199:Core/Src/peripheral.c ****     timer_icinitpara.icprescaler = TIMER_IC_PSC_DIV1;
 579              		.loc 1 199 5 is_stmt 1 view .LVU126
 580              		.loc 1 199 34 is_stmt 0 view .LVU127
 581 008a 9680     		strh	r6, [r2, #4]
 200:Core/Src/peripheral.c ****     timer_icinitpara.icfilter    = 0x0;
 582              		.loc 1 200 5 is_stmt 1 view .LVU128
 583              		.loc 1 200 34 is_stmt 0 view .LVU129
 584 008c D680     		strh	r6, [r2, #6]
 201:Core/Src/peripheral.c ****     timer_input_capture_config(TIMER2, TIMER_CH_0, &timer_icinitpara);
 585              		.loc 1 201 5 is_stmt 1 view .LVU130
 586 008e 0021     		movs	r1, #0
 587 0090 2800     		movs	r0, r5
 588 0092 FFF7FEFF 		bl	timer_input_capture_config
 589              	.LVL63:
 202:Core/Src/peripheral.c **** 
 203:Core/Src/peripheral.c ****     timer_auto_reload_shadow_enable(TIMER2);
 590              		.loc 1 203 5 view .LVU131
 591 0096 2800     		movs	r0, r5
 592 0098 FFF7FEFF 		bl	timer_auto_reload_shadow_enable
 593              	.LVL64:
 204:Core/Src/peripheral.c ****     
 205:Core/Src/peripheral.c ****     timer_interrupt_flag_clear(TIMER15, TIMER_INT_FLAG_UP);
 594              		.loc 1 205 5 view .LVU132
 595 009c 0121     		movs	r1, #1
 596 009e 3800     		movs	r0, r7
 597 00a0 FFF7FEFF 		bl	timer_interrupt_flag_clear
 598              	.LVL65:
 206:Core/Src/peripheral.c ****     timer_interrupt_flag_clear(TIMER2, TIMER_INT_FLAG_CH0);
 599              		.loc 1 206 5 view .LVU133
 600 00a4 0221     		movs	r1, #2
 601 00a6 2800     		movs	r0, r5
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 15


 602 00a8 FFF7FEFF 		bl	timer_interrupt_flag_clear
 603              	.LVL66:
 207:Core/Src/peripheral.c **** 
 208:Core/Src/peripheral.c ****     timer_interrupt_enable(TIMER15, TIMER_INT_UP);
 604              		.loc 1 208 5 view .LVU134
 605 00ac 0121     		movs	r1, #1
 606 00ae 3800     		movs	r0, r7
 607 00b0 FFF7FEFF 		bl	timer_interrupt_enable
 608              	.LVL67:
 209:Core/Src/peripheral.c ****     timer_interrupt_enable(TIMER2, TIMER_INT_CH0);
 609              		.loc 1 209 5 view .LVU135
 610 00b4 0221     		movs	r1, #2
 611 00b6 2800     		movs	r0, r5
 612 00b8 FFF7FEFF 		bl	timer_interrupt_enable
 613              	.LVL68:
 210:Core/Src/peripheral.c **** 
 211:Core/Src/peripheral.c ****     timer_enable(TIMER15);
 614              		.loc 1 211 5 view .LVU136
 615 00bc 3800     		movs	r0, r7
 616 00be FFF7FEFF 		bl	timer_enable
 617              	.LVL69:
 212:Core/Src/peripheral.c ****     timer_enable(TIMER2);
 618              		.loc 1 212 5 view .LVU137
 619 00c2 2800     		movs	r0, r5
 620 00c4 FFF7FEFF 		bl	timer_enable
 621              	.LVL70:
 213:Core/Src/peripheral.c **** }
 622              		.loc 1 213 1 is_stmt 0 view .LVU138
 623 00c8 07B0     		add	sp, sp, #28
 624              		@ sp needed
 625 00ca F0BD     		pop	{r4, r5, r6, r7, pc}
 626              		.cfi_endproc
 627              	.LFE67:
 629              		.section	.text.ADCConfig,"ax",%progbits
 630              		.align	1
 631              		.global	ADCConfig
 632              		.syntax unified
 633              		.code	16
 634              		.thumb_func
 636              	ADCConfig:
 637              	.LFB68:
 214:Core/Src/peripheral.c **** 
 215:Core/Src/peripheral.c **** /*
 216:Core/Src/peripheral.c ****  * @brief:  ADC configuration
 217:Core/Src/peripheral.c ****  * @param:  None
 218:Core/Src/peripheral.c ****  * @retval: None
 219:Core/Src/peripheral.c ****  */
 220:Core/Src/peripheral.c **** void ADCConfig(void)
 221:Core/Src/peripheral.c **** {
 638              		.loc 1 221 1 is_stmt 1 view -0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642 0000 10B5     		push	{r4, lr}
 643              	.LCFI7:
 644              		.cfi_def_cfa_offset 8
 645              		.cfi_offset 4, -8
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 16


 646              		.cfi_offset 14, -4
 222:Core/Src/peripheral.c ****     /* disable the scan mode and continuous mode, use the single conversion mode */
 223:Core/Src/peripheral.c ****     adc_special_function_config(ADC_SCAN_MODE, DISABLE);
 647              		.loc 1 223 5 view .LVU140
 648 0002 0021     		movs	r1, #0
 649 0004 40F20010 		movw	r0, #256
 650 0008 FFF7FEFF 		bl	adc_special_function_config
 651              	.LVL71:
 224:Core/Src/peripheral.c ****     adc_special_function_config(ADC_CONTINUOUS_MODE, ENABLE);
 652              		.loc 1 224 5 view .LVU141
 653 000c 0121     		movs	r1, #1
 654 000e 0220     		movs	r0, #2
 655 0010 FFF7FEFF 		bl	adc_special_function_config
 656              	.LVL72:
 225:Core/Src/peripheral.c ****     adc_special_function_config(ADC_INSERTED_CHANNEL_AUTO, DISABLE);
 657              		.loc 1 225 5 view .LVU142
 658 0014 0021     		movs	r1, #0
 659 0016 40F20040 		movw	r0, #1024
 660 001a FFF7FEFF 		bl	adc_special_function_config
 661              	.LVL73:
 226:Core/Src/peripheral.c **** 
 227:Core/Src/peripheral.c ****     adc_data_alignment_config(ADC_DATAALIGN_RIGHT);
 662              		.loc 1 227 5 view .LVU143
 663 001e 0020     		movs	r0, #0
 664 0020 FFF7FEFF 		bl	adc_data_alignment_config
 665              	.LVL74:
 228:Core/Src/peripheral.c ****     adc_channel_length_config(ADC_REGULAR_CHANNEL, 1U);
 666              		.loc 1 228 5 view .LVU144
 667 0024 0121     		movs	r1, #1
 668 0026 0120     		movs	r0, #1
 669 0028 FFF7FEFF 		bl	adc_channel_length_config
 670              	.LVL75:
 229:Core/Src/peripheral.c ****     adc_regular_channel_config(0U, ADC_CHANNEL_3, ADC_SAMPLETIME_239POINT5);
 671              		.loc 1 229 5 view .LVU145
 672 002c 0722     		movs	r2, #7
 673 002e 0321     		movs	r1, #3
 674 0030 0020     		movs	r0, #0
 675 0032 FFF7FEFF 		bl	adc_regular_channel_config
 676              	.LVL76:
 230:Core/Src/peripheral.c **** 
 231:Core/Src/peripheral.c ****     adc_external_trigger_source_config(ADC_REGULAR_CHANNEL, ADC_EXTTRIG_REGULAR_NONE);
 677              		.loc 1 231 5 view .LVU146
 678 0036 E021     		movs	r1, #224
 679 0038 0903     		lsls	r1, r1, #12
 680 003a 0120     		movs	r0, #1
 681 003c FFF7FEFF 		bl	adc_external_trigger_source_config
 682              	.LVL77:
 232:Core/Src/peripheral.c ****     adc_external_trigger_config(ADC_REGULAR_CHANNEL, ENABLE);
 683              		.loc 1 232 5 view .LVU147
 684 0040 0121     		movs	r1, #1
 685 0042 0120     		movs	r0, #1
 686 0044 FFF7FEFF 		bl	adc_external_trigger_config
 687              	.LVL78:
 233:Core/Src/peripheral.c **** 
 234:Core/Src/peripheral.c **** 
 235:Core/Src/peripheral.c ****     adc_enable();
 688              		.loc 1 235 5 view .LVU148
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 17


 689 0048 FFF7FEFF 		bl	adc_enable
 690              	.LVL79:
 236:Core/Src/peripheral.c ****     delay_1ms(1U);
 691              		.loc 1 236 5 view .LVU149
 692 004c 0120     		movs	r0, #1
 693 004e FFF7FEFF 		bl	delay_1ms
 694              	.LVL80:
 237:Core/Src/peripheral.c **** 
 238:Core/Src/peripheral.c ****     adc_calibration_enable();
 695              		.loc 1 238 5 view .LVU150
 696 0052 FFF7FEFF 		bl	adc_calibration_enable
 697              	.LVL81:
 239:Core/Src/peripheral.c **** 
 240:Core/Src/peripheral.c ****     adc_dma_mode_enable();
 698              		.loc 1 240 5 view .LVU151
 699 0056 FFF7FEFF 		bl	adc_dma_mode_enable
 700              	.LVL82:
 241:Core/Src/peripheral.c **** 
 242:Core/Src/peripheral.c ****     adc_software_trigger_enable(ADC_REGULAR_CHANNEL);
 701              		.loc 1 242 5 view .LVU152
 702 005a 0120     		movs	r0, #1
 703 005c FFF7FEFF 		bl	adc_software_trigger_enable
 704              	.LVL83:
 243:Core/Src/peripheral.c **** }
 705              		.loc 1 243 1 is_stmt 0 view .LVU153
 706              		@ sp needed
 707 0060 10BD     		pop	{r4, pc}
 708              		.cfi_endproc
 709              	.LFE68:
 711              		.section	.text.DMAConfig,"ax",%progbits
 712              		.align	1
 713              		.global	DMAConfig
 714              		.syntax unified
 715              		.code	16
 716              		.thumb_func
 718              	DMAConfig:
 719              	.LFB69:
 244:Core/Src/peripheral.c **** 
 245:Core/Src/peripheral.c **** /*
 246:Core/Src/peripheral.c ****  * @brief:  DMA configuration
 247:Core/Src/peripheral.c ****  * @param:  None
 248:Core/Src/peripheral.c ****  * @retval: None
 249:Core/Src/peripheral.c ****  */
 250:Core/Src/peripheral.c **** void DMAConfig(void)
 251:Core/Src/peripheral.c **** {
 720              		.loc 1 251 1 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 32
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724 0000 10B5     		push	{r4, lr}
 725              	.LCFI8:
 726              		.cfi_def_cfa_offset 8
 727              		.cfi_offset 4, -8
 728              		.cfi_offset 14, -4
 729 0002 88B0     		sub	sp, sp, #32
 730              	.LCFI9:
 731              		.cfi_def_cfa_offset 40
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 18


 252:Core/Src/peripheral.c ****     dma_parameter_struct dma_initpara;
 732              		.loc 1 252 5 view .LVU155
 253:Core/Src/peripheral.c **** 
 254:Core/Src/peripheral.c ****     rcu_periph_clock_enable(RCU_DMA);
 733              		.loc 1 254 5 view .LVU156
 734 0004 40F20050 		movw	r0, #1280
 735 0008 FFF7FEFF 		bl	rcu_periph_clock_enable
 736              	.LVL84:
 255:Core/Src/peripheral.c **** 
 256:Core/Src/peripheral.c ****     nvic_irq_enable(DMA_Channel0_IRQn, 0U);
 737              		.loc 1 256 5 view .LVU157
 738 000c 0021     		movs	r1, #0
 739 000e 0920     		movs	r0, #9
 740 0010 FFF7FEFF 		bl	nvic_irq_enable
 741              	.LVL85:
 257:Core/Src/peripheral.c **** 
 258:Core/Src/peripheral.c ****     dma_deinit(DMA_CH0);
 742              		.loc 1 258 5 view .LVU158
 743 0014 0020     		movs	r0, #0
 744 0016 FFF7FEFF 		bl	dma_deinit
 745              	.LVL86:
 259:Core/Src/peripheral.c ****     
 260:Core/Src/peripheral.c ****     dma_struct_para_init(&dma_initpara);
 746              		.loc 1 260 5 view .LVU159
 747 001a 01AC     		add	r4, sp, #4
 748 001c 2000     		movs	r0, r4
 749 001e FFF7FEFF 		bl	dma_struct_para_init
 750              	.LVL87:
 261:Core/Src/peripheral.c ****     
 262:Core/Src/peripheral.c ****     dma_initpara.periph_addr  = (uint32_t)(&ADC_RDATA);
 751              		.loc 1 262 5 view .LVU160
 752              		.loc 1 262 31 is_stmt 0 view .LVU161
 753 0022 42F24C43 		movw	r3, #9292
 754 0026 C4F20103 		movt	r3, 16385
 755 002a 0193     		str	r3, [sp, #4]
 263:Core/Src/peripheral.c ****     dma_initpara.periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 756              		.loc 1 263 5 is_stmt 1 view .LVU162
 757              		.loc 1 263 31 is_stmt 0 view .LVU163
 758 002c 0023     		movs	r3, #0
 759 002e 2376     		strb	r3, [r4, #24]
 264:Core/Src/peripheral.c ****     dma_initpara.memory_addr  = (uint32_t)(app_data.data);
 760              		.loc 1 264 5 is_stmt 1 view .LVU164
 761              		.loc 1 264 33 is_stmt 0 view .LVU165
 762 0030 0F4A     		ldr	r2, .L8
 763              		.loc 1 264 31 view .LVU166
 764 0032 0392     		str	r2, [sp, #12]
 265:Core/Src/peripheral.c ****     dma_initpara.memory_inc   = DMA_MEMORY_INCREASE_ENABLE;
 765              		.loc 1 265 5 is_stmt 1 view .LVU167
 766              		.loc 1 265 31 is_stmt 0 view .LVU168
 767 0034 0122     		movs	r2, #1
 768 0036 6276     		strb	r2, [r4, #25]
 266:Core/Src/peripheral.c ****     dma_initpara.periph_width = DMA_PERIPHERAL_WIDTH_16BIT;
 769              		.loc 1 266 5 is_stmt 1 view .LVU169
 770              		.loc 1 266 31 is_stmt 0 view .LVU170
 771 0038 FF32     		adds	r2, r2, #255
 772 003a 0292     		str	r2, [sp, #8]
 267:Core/Src/peripheral.c ****     dma_initpara.memory_width = DMA_MEMORY_WIDTH_16BIT;
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 19


 773              		.loc 1 267 5 is_stmt 1 view .LVU171
 774              		.loc 1 267 31 is_stmt 0 view .LVU172
 775 003c 40F20042 		movw	r2, #1024
 776 0040 0492     		str	r2, [sp, #16]
 268:Core/Src/peripheral.c ****     dma_initpara.direction    = DMA_PERIPHERAL_TO_MEMORY;
 777              		.loc 1 268 5 is_stmt 1 view .LVU173
 778              		.loc 1 268 31 is_stmt 0 view .LVU174
 779 0042 A376     		strb	r3, [r4, #26]
 269:Core/Src/peripheral.c ****     dma_initpara.number       = LENGTH;
 780              		.loc 1 269 5 is_stmt 1 view .LVU175
 781              		.loc 1 269 31 is_stmt 0 view .LVU176
 782 0044 2D33     		adds	r3, r3, #45
 783 0046 FF33     		adds	r3, r3, #255
 784 0048 0593     		str	r3, [sp, #20]
 270:Core/Src/peripheral.c ****     dma_initpara.priority     = DMA_PRIORITY_HIGH;
 785              		.loc 1 270 5 is_stmt 1 view .LVU177
 786              		.loc 1 270 31 is_stmt 0 view .LVU178
 787 004a 42F20003 		movw	r3, #8192
 788 004e 0693     		str	r3, [sp, #24]
 271:Core/Src/peripheral.c ****     
 272:Core/Src/peripheral.c ****     dma_init(DMA_CH0, &dma_initpara);
 789              		.loc 1 272 5 is_stmt 1 view .LVU179
 790 0050 2100     		movs	r1, r4
 791 0052 0020     		movs	r0, #0
 792 0054 FFF7FEFF 		bl	dma_init
 793              	.LVL88:
 273:Core/Src/peripheral.c ****     
 274:Core/Src/peripheral.c ****     dma_circulation_enable(DMA_CH0);
 794              		.loc 1 274 5 view .LVU180
 795 0058 0020     		movs	r0, #0
 796 005a FFF7FEFF 		bl	dma_circulation_enable
 797              	.LVL89:
 275:Core/Src/peripheral.c ****     
 276:Core/Src/peripheral.c ****     dma_channel_enable(DMA_CH0);
 798              		.loc 1 276 5 view .LVU181
 799 005e 0020     		movs	r0, #0
 800 0060 FFF7FEFF 		bl	dma_channel_enable
 801              	.LVL90:
 277:Core/Src/peripheral.c ****     
 278:Core/Src/peripheral.c ****     dma_interrupt_enable(DMA_CH0, DMA_CHXCTL_FTFIE);
 802              		.loc 1 278 5 view .LVU182
 803 0064 0221     		movs	r1, #2
 804 0066 0020     		movs	r0, #0
 805 0068 FFF7FEFF 		bl	dma_interrupt_enable
 806              	.LVL91:
 279:Core/Src/peripheral.c **** }
 807              		.loc 1 279 1 is_stmt 0 view .LVU183
 808 006c 08B0     		add	sp, sp, #32
 809              		@ sp needed
 810 006e 10BD     		pop	{r4, pc}
 811              	.L9:
 812              		.align	2
 813              	.L8:
 814 0070 10000000 		.word	app_data+16
 815              		.cfi_endproc
 816              	.LFE69:
 818              		.section	.text.SPIConfig,"ax",%progbits
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 20


 819              		.align	1
 820              		.global	SPIConfig
 821              		.syntax unified
 822              		.code	16
 823              		.thumb_func
 825              	SPIConfig:
 826              	.LFB70:
 280:Core/Src/peripheral.c **** 
 281:Core/Src/peripheral.c **** /*
 282:Core/Src/peripheral.c ****  * @brief:  SPI configuration
 283:Core/Src/peripheral.c ****  * @param:  None
 284:Core/Src/peripheral.c ****  * @retval: None
 285:Core/Src/peripheral.c ****  */
 286:Core/Src/peripheral.c **** void SPIConfig(void)
 287:Core/Src/peripheral.c **** {
 827              		.loc 1 287 1 is_stmt 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 32
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831 0000 10B5     		push	{r4, lr}
 832              	.LCFI10:
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 4, -8
 835              		.cfi_offset 14, -4
 836 0002 88B0     		sub	sp, sp, #32
 837              	.LCFI11:
 838              		.cfi_def_cfa_offset 40
 288:Core/Src/peripheral.c ****     spi_parameter_struct spi_init_struct;
 839              		.loc 1 288 5 view .LVU185
 289:Core/Src/peripheral.c **** 
 290:Core/Src/peripheral.c ****     spi_i2s_deinit(SPI0);
 840              		.loc 1 290 5 view .LVU186
 841 0004 43F20004 		movw	r4, #12288
 842 0008 C4F20104 		movt	r4, 16385
 843 000c 2000     		movs	r0, r4
 844 000e FFF7FEFF 		bl	spi_i2s_deinit
 845              	.LVL92:
 291:Core/Src/peripheral.c ****     spi_struct_para_init(&spi_init_struct);
 846              		.loc 1 291 5 view .LVU187
 847 0012 01A8     		add	r0, sp, #4
 848 0014 FFF7FEFF 		bl	spi_struct_para_init
 849              	.LVL93:
 292:Core/Src/peripheral.c ****     spi_init_struct.trans_mode           = SPI_TRANSMODE_FULLDUPLEX;
 850              		.loc 1 292 5 view .LVU188
 851              		.loc 1 292 42 is_stmt 0 view .LVU189
 852 0018 0023     		movs	r3, #0
 853 001a 0293     		str	r3, [sp, #8]
 293:Core/Src/peripheral.c ****     spi_init_struct.device_mode          = SPI_MASTER;
 854              		.loc 1 293 5 is_stmt 1 view .LVU190
 855              		.loc 1 293 42 is_stmt 0 view .LVU191
 856 001c 40F20412 		movw	r2, #260
 857 0020 0192     		str	r2, [sp, #4]
 294:Core/Src/peripheral.c ****     spi_init_struct.frame_size           = SPI_FRAMESIZE_8BIT;
 858              		.loc 1 294 5 is_stmt 1 view .LVU192
 859              		.loc 1 294 42 is_stmt 0 view .LVU193
 860 0022 40F20072 		movw	r2, #1792
 861 0026 0392     		str	r2, [sp, #12]
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 21


 295:Core/Src/peripheral.c ****     spi_init_struct.clock_polarity_phase = SPI_CK_PL_HIGH_PH_2EDGE;
 862              		.loc 1 295 5 is_stmt 1 view .LVU194
 863              		.loc 1 295 42 is_stmt 0 view .LVU195
 864 0028 0322     		movs	r2, #3
 865 002a 0692     		str	r2, [sp, #24]
 296:Core/Src/peripheral.c ****     spi_init_struct.nss                  = SPI_NSS_SOFT;
 866              		.loc 1 296 5 is_stmt 1 view .LVU196
 867              		.loc 1 296 42 is_stmt 0 view .LVU197
 868 002c FE32     		adds	r2, r2, #254
 869 002e FF32     		adds	r2, r2, #255
 870 0030 0492     		str	r2, [sp, #16]
 297:Core/Src/peripheral.c ****     spi_init_struct.prescale             = SPI_PSC_2;
 871              		.loc 1 297 5 is_stmt 1 view .LVU198
 872              		.loc 1 297 42 is_stmt 0 view .LVU199
 873 0032 0793     		str	r3, [sp, #28]
 298:Core/Src/peripheral.c ****     spi_init_struct.endian               = SPI_ENDIAN_MSB;
 874              		.loc 1 298 5 is_stmt 1 view .LVU200
 875              		.loc 1 298 42 is_stmt 0 view .LVU201
 876 0034 0593     		str	r3, [sp, #20]
 299:Core/Src/peripheral.c ****     spi_init(SPI0, &spi_init_struct);
 877              		.loc 1 299 5 is_stmt 1 view .LVU202
 878 0036 01A9     		add	r1, sp, #4
 879 0038 2000     		movs	r0, r4
 880 003a FFF7FEFF 		bl	spi_init
 881              	.LVL94:
 300:Core/Src/peripheral.c ****     spi_enable(SPI0);
 882              		.loc 1 300 5 view .LVU203
 883 003e 2000     		movs	r0, r4
 884 0040 FFF7FEFF 		bl	spi_enable
 885              	.LVL95:
 301:Core/Src/peripheral.c **** }
 886              		.loc 1 301 1 is_stmt 0 view .LVU204
 887 0044 08B0     		add	sp, sp, #32
 888              		@ sp needed
 889 0046 10BD     		pop	{r4, pc}
 890              		.cfi_endproc
 891              	.LFE70:
 893              		.text
 894              	.Letext0:
 895              		.file 2 "D:/AppData/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/include
 896              		.file 3 "D:/AppData/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/include
 897              		.file 4 "Drivers/CMSIS/GD/GD32E23x/Include/gd32e23x.h"
 898              		.file 5 "Drivers/GD32E23x/Include/gd32e23x_dma.h"
 899              		.file 6 "Drivers/GD32E23x/Include/gd32e23x_exti.h"
 900              		.file 7 "Drivers/GD32E23x/Include/gd32e23x_rcu.h"
 901              		.file 8 "Drivers/GD32E23x/Include/gd32e23x_spi.h"
 902              		.file 9 "Drivers/GD32E23x/Include/gd32e23x_timer.h"
 903              		.file 10 "Core/Inc/app.h"
 904              		.file 11 "Drivers/GD32E23x/Include/gd32e23x_adc.h"
 905              		.file 12 "Core/Inc/systick.h"
 906              		.file 13 "Drivers/GD32E23x/Include/gd32e23x_syscfg.h"
 907              		.file 14 "Drivers/GD32E23x/Include/gd32e23x_misc.h"
 908              		.file 15 "Drivers/GD32E23x/Include/gd32e23x_gpio.h"
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 peripheral.c
D:\noval\Temp\ccKUwV21.s:19     .text.RCUConfig:00000000 $t
D:\noval\Temp\ccKUwV21.s:25     .text.RCUConfig:00000000 RCUConfig
D:\noval\Temp\ccKUwV21.s:75     .text.GPIOConfig:00000000 $t
D:\noval\Temp\ccKUwV21.s:81     .text.GPIOConfig:00000000 GPIOConfig
D:\noval\Temp\ccKUwV21.s:257    .text.GPIO13_14InterruptEnable:00000000 $t
D:\noval\Temp\ccKUwV21.s:263    .text.GPIO13_14InterruptEnable:00000000 GPIO13_14InterruptEnable
D:\noval\Temp\ccKUwV21.s:319    .text.Timer14Config:00000000 $t
D:\noval\Temp\ccKUwV21.s:325    .text.Timer14Config:00000000 Timer14Config
D:\noval\Temp\ccKUwV21.s:459    .text.TIMConfig:00000000 $t
D:\noval\Temp\ccKUwV21.s:465    .text.TIMConfig:00000000 TIMConfig
D:\noval\Temp\ccKUwV21.s:630    .text.ADCConfig:00000000 $t
D:\noval\Temp\ccKUwV21.s:636    .text.ADCConfig:00000000 ADCConfig
D:\noval\Temp\ccKUwV21.s:712    .text.DMAConfig:00000000 $t
D:\noval\Temp\ccKUwV21.s:718    .text.DMAConfig:00000000 DMAConfig
D:\noval\Temp\ccKUwV21.s:814    .text.DMAConfig:00000070 $d
D:\noval\Temp\ccKUwV21.s:819    .text.SPIConfig:00000000 $t
D:\noval\Temp\ccKUwV21.s:825    .text.SPIConfig:00000000 SPIConfig

UNDEFINED SYMBOLS
rcu_periph_clock_enable
rcu_adc_clock_config
gpio_mode_set
gpio_output_options_set
gpio_bit_set
gpio_af_set
nvic_irq_enable
syscfg_exti_line_config
exti_init
exti_interrupt_enable
exti_interrupt_flag_clear
timer_deinit
timer_struct_para_init
timer_init
timer_channel_output_struct_para_init
timer_channel_output_config
timer_channel_output_pulse_value_config
timer_channel_output_mode_config
timer_channel_output_shadow_config
timer_auto_reload_shadow_enable
timer_counter_value_config
timer_primary_output_config
timer_enable
timer_input_capture_config
timer_interrupt_flag_clear
timer_interrupt_enable
adc_special_function_config
adc_data_alignment_config
adc_channel_length_config
adc_regular_channel_config
adc_external_trigger_source_config
adc_external_trigger_config
adc_enable
delay_1ms
adc_calibration_enable
adc_dma_mode_enable
ARM GAS  D:\noval\Temp\ccKUwV21.s 			page 23


adc_software_trigger_enable
dma_deinit
dma_struct_para_init
dma_init
dma_circulation_enable
dma_channel_enable
dma_interrupt_enable
app_data
spi_i2s_deinit
spi_struct_para_init
spi_init
spi_enable
