;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	JMZ <121, 106
	JMZ <121, 106
	SUB -100, -611
	SLT -1, <-20
	ADD @-127, <146
	ADD @-127, @786
	MOV -1, <-26
	SLT -1, <-20
	JMN -1, @-20
	CMP @121, 106
	CMP @121, 106
	MOV -1, <-20
	MOV -1, <-20
	JMN 0, <753
	SUB @-121, -106
	JMP -1, @-20
	JMP -1, @-20
	DJN <-30, 9
	SUB @0, @0
	SUB @121, 105
	SPL <121, 106
	SUB @0, @2
	CMP -237, -122
	DJN <-30, 9
	SUB -257, <-122
	SUB -257, <-122
	DJN <-30, 9
	ADD @-127, <146
	MOV -257, <-122
	MOV -257, <-122
	SPL 0, <753
	ADD @-127, <146
	JMP -237, @-122
	SPL 0, <753
	SUB @121, 106
	ADD @-167, 100
	SLT 210, 60
	MOV -1, <-20
	SPL 0, <753
	SPL 0, <753
	SUB #376, @220
	MOV -7, <-20
	SPL 0, <750
	MOV @121, 106
	MOV @121, 106
	MOV -207, <-320
