# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2596 \
    name k_hashed_0_val7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_0_val7 \
    op interface \
    ports { k_hashed_0_val7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2597 \
    name k_hashed_1_val13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_1_val13 \
    op interface \
    ports { k_hashed_1_val13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2598 \
    name k_hashed_2_val19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_2_val19 \
    op interface \
    ports { k_hashed_2_val19 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2599 \
    name k_hashed_3_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_3_val25 \
    op interface \
    ports { k_hashed_3_val25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2600 \
    name k_hashed_4_val31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_4_val31 \
    op interface \
    ports { k_hashed_4_val31 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2601 \
    name k_hashed_5_val37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_5_val37 \
    op interface \
    ports { k_hashed_5_val37 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2602 \
    name k_hashed_6_val43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_6_val43 \
    op interface \
    ports { k_hashed_6_val43 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2603 \
    name k_hashed_7_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_7_val49 \
    op interface \
    ports { k_hashed_7_val49 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2604 \
    name k_hashed_8_val55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_8_val55 \
    op interface \
    ports { k_hashed_8_val55 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2605 \
    name k_hashed_9_val62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_9_val62 \
    op interface \
    ports { k_hashed_9_val62 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2606 \
    name k_hashed_10_val68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_10_val68 \
    op interface \
    ports { k_hashed_10_val68 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2607 \
    name k_hashed_11_val74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_11_val74 \
    op interface \
    ports { k_hashed_11_val74 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2608 \
    name k_hashed_12_val80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_12_val80 \
    op interface \
    ports { k_hashed_12_val80 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2609 \
    name k_hashed_13_val86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_13_val86 \
    op interface \
    ports { k_hashed_13_val86 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2610 \
    name k_hashed_14_val92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_14_val92 \
    op interface \
    ports { k_hashed_14_val92 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2611 \
    name k_hashed_15_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_15_val98 \
    op interface \
    ports { k_hashed_15_val98 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2612 \
    name k_hashed_16_val104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_16_val104 \
    op interface \
    ports { k_hashed_16_val104 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2613 \
    name k_hashed_17_val110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_17_val110 \
    op interface \
    ports { k_hashed_17_val110 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2614 \
    name k_hashed_18_val116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_18_val116 \
    op interface \
    ports { k_hashed_18_val116 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2615 \
    name k_hashed_19_val122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_19_val122 \
    op interface \
    ports { k_hashed_19_val122 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2616 \
    name k_hashed_20_val128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_20_val128 \
    op interface \
    ports { k_hashed_20_val128 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2617 \
    name k_hashed_21_val134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_21_val134 \
    op interface \
    ports { k_hashed_21_val134 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2618 \
    name k_hashed_22_val140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_22_val140 \
    op interface \
    ports { k_hashed_22_val140 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2619 \
    name k_hashed_23_val146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_23_val146 \
    op interface \
    ports { k_hashed_23_val146 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2620 \
    name k_hashed_24_val152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_24_val152 \
    op interface \
    ports { k_hashed_24_val152 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2621 \
    name k_hashed_25_val158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_25_val158 \
    op interface \
    ports { k_hashed_25_val158 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2622 \
    name k_hashed_26_val164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_26_val164 \
    op interface \
    ports { k_hashed_26_val164 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2623 \
    name k_hashed_27_val170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_27_val170 \
    op interface \
    ports { k_hashed_27_val170 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2624 \
    name k_hashed_28_val176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_28_val176 \
    op interface \
    ports { k_hashed_28_val176 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2625 \
    name k_hashed_29_val182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_29_val182 \
    op interface \
    ports { k_hashed_29_val182 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2626 \
    name k_hashed_30_val188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_30_val188 \
    op interface \
    ports { k_hashed_30_val188 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2627 \
    name k_hashed_31_val194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_31_val194 \
    op interface \
    ports { k_hashed_31_val194 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2628 \
    name k_hashed_32_val200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_32_val200 \
    op interface \
    ports { k_hashed_32_val200 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2629 \
    name k_hashed_33_val206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_33_val206 \
    op interface \
    ports { k_hashed_33_val206 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2630 \
    name k_hashed_34_val212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_34_val212 \
    op interface \
    ports { k_hashed_34_val212 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2631 \
    name k_hashed_35_val218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_35_val218 \
    op interface \
    ports { k_hashed_35_val218 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2632 \
    name k_hashed_36_val224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_36_val224 \
    op interface \
    ports { k_hashed_36_val224 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2633 \
    name k_hashed_37_val230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_37_val230 \
    op interface \
    ports { k_hashed_37_val230 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2634 \
    name k_hashed_38_val237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_38_val237 \
    op interface \
    ports { k_hashed_38_val237 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2635 \
    name k_hashed_39_val243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_39_val243 \
    op interface \
    ports { k_hashed_39_val243 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2636 \
    name k_hashed_40_val249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_40_val249 \
    op interface \
    ports { k_hashed_40_val249 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2637 \
    name k_hashed_41_val255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_41_val255 \
    op interface \
    ports { k_hashed_41_val255 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2638 \
    name k_hashed_42_val261 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_42_val261 \
    op interface \
    ports { k_hashed_42_val261 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2639 \
    name k_hashed_43_val267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_43_val267 \
    op interface \
    ports { k_hashed_43_val267 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2640 \
    name k_hashed_44_val273 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_44_val273 \
    op interface \
    ports { k_hashed_44_val273 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2641 \
    name k_hashed_45_val279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_45_val279 \
    op interface \
    ports { k_hashed_45_val279 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2642 \
    name k_hashed_46_val285 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_46_val285 \
    op interface \
    ports { k_hashed_46_val285 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2643 \
    name k_hashed_47_val291 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_47_val291 \
    op interface \
    ports { k_hashed_47_val291 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2644 \
    name k_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_0_val \
    op interface \
    ports { k_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2645 \
    name k_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_1_val \
    op interface \
    ports { k_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2646 \
    name k_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_2_val \
    op interface \
    ports { k_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2647 \
    name k_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_3_val \
    op interface \
    ports { k_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2648 \
    name k_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_4_val \
    op interface \
    ports { k_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2649 \
    name k_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_5_val \
    op interface \
    ports { k_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2650 \
    name k_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_6_val \
    op interface \
    ports { k_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2651 \
    name k_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_7_val \
    op interface \
    ports { k_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2652 \
    name k_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_8_val \
    op interface \
    ports { k_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2653 \
    name k_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_9_val \
    op interface \
    ports { k_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2654 \
    name k_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_10_val \
    op interface \
    ports { k_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2655 \
    name k_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_11_val \
    op interface \
    ports { k_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2656 \
    name k_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_12_val \
    op interface \
    ports { k_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2657 \
    name k_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_13_val \
    op interface \
    ports { k_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2658 \
    name k_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_14_val \
    op interface \
    ports { k_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2659 \
    name k_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_15_val \
    op interface \
    ports { k_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2660 \
    name k_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_16_val \
    op interface \
    ports { k_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2661 \
    name k_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_17_val \
    op interface \
    ports { k_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2662 \
    name k_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_18_val \
    op interface \
    ports { k_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2663 \
    name k_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_19_val \
    op interface \
    ports { k_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2664 \
    name k_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_20_val \
    op interface \
    ports { k_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2665 \
    name k_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_21_val \
    op interface \
    ports { k_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2666 \
    name k_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_22_val \
    op interface \
    ports { k_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2667 \
    name k_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_23_val \
    op interface \
    ports { k_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2668 \
    name k_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_24_val \
    op interface \
    ports { k_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2669 \
    name k_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_25_val \
    op interface \
    ports { k_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2670 \
    name k_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_26_val \
    op interface \
    ports { k_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2671 \
    name k_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_27_val \
    op interface \
    ports { k_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2672 \
    name k_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_28_val \
    op interface \
    ports { k_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2673 \
    name k_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_29_val \
    op interface \
    ports { k_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2674 \
    name k_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_30_val \
    op interface \
    ports { k_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2675 \
    name k_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_31_val \
    op interface \
    ports { k_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2676 \
    name k_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_32_val \
    op interface \
    ports { k_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2677 \
    name k_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_33_val \
    op interface \
    ports { k_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2678 \
    name k_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_34_val \
    op interface \
    ports { k_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2679 \
    name k_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_35_val \
    op interface \
    ports { k_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2680 \
    name k_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_36_val \
    op interface \
    ports { k_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2681 \
    name k_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_37_val \
    op interface \
    ports { k_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2682 \
    name k_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_38_val \
    op interface \
    ports { k_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2683 \
    name k_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_39_val \
    op interface \
    ports { k_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2684 \
    name k_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_40_val \
    op interface \
    ports { k_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2685 \
    name k_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_41_val \
    op interface \
    ports { k_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2686 \
    name k_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_42_val \
    op interface \
    ports { k_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2687 \
    name k_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_43_val \
    op interface \
    ports { k_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2688 \
    name k_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_44_val \
    op interface \
    ports { k_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2689 \
    name k_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_45_val \
    op interface \
    ports { k_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2690 \
    name k_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_46_val \
    op interface \
    ports { k_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2691 \
    name k_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_47_val \
    op interface \
    ports { k_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2692 \
    name k_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_48_val \
    op interface \
    ports { k_48_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2693 \
    name k_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_49_val \
    op interface \
    ports { k_49_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2694 \
    name k_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_50_val \
    op interface \
    ports { k_50_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2695 \
    name k_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_51_val \
    op interface \
    ports { k_51_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2696 \
    name k_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_52_val \
    op interface \
    ports { k_52_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2697 \
    name k_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_53_val \
    op interface \
    ports { k_53_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2698 \
    name k_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_54_val \
    op interface \
    ports { k_54_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2699 \
    name k_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_55_val \
    op interface \
    ports { k_55_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2700 \
    name k_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_56_val \
    op interface \
    ports { k_56_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2701 \
    name k_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_57_val \
    op interface \
    ports { k_57_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2702 \
    name k_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_58_val \
    op interface \
    ports { k_58_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2703 \
    name k_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_59_val \
    op interface \
    ports { k_59_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2704 \
    name k_60_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_60_val \
    op interface \
    ports { k_60_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2705 \
    name k_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_61_val \
    op interface \
    ports { k_61_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2706 \
    name k_62_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_62_val \
    op interface \
    ports { k_62_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2707 \
    name k_63_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_63_val \
    op interface \
    ports { k_63_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2708 \
    name k_64_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_64_val \
    op interface \
    ports { k_64_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2709 \
    name k_65_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_65_val \
    op interface \
    ports { k_65_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2710 \
    name k_66_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_66_val \
    op interface \
    ports { k_66_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2711 \
    name k_67_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_67_val \
    op interface \
    ports { k_67_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2712 \
    name k_68_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_68_val \
    op interface \
    ports { k_68_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2713 \
    name k_69_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_69_val \
    op interface \
    ports { k_69_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2714 \
    name k_70_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_70_val \
    op interface \
    ports { k_70_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2715 \
    name k_71_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_71_val \
    op interface \
    ports { k_71_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2716 \
    name k_72_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_72_val \
    op interface \
    ports { k_72_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2717 \
    name k_73_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_73_val \
    op interface \
    ports { k_73_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2718 \
    name k_74_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_74_val \
    op interface \
    ports { k_74_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2719 \
    name k_75_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_75_val \
    op interface \
    ports { k_75_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2720 \
    name k_76_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_76_val \
    op interface \
    ports { k_76_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2721 \
    name k_77_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_77_val \
    op interface \
    ports { k_77_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2722 \
    name k_78_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_78_val \
    op interface \
    ports { k_78_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2723 \
    name k_79_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_79_val \
    op interface \
    ports { k_79_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2724 \
    name k_80_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_80_val \
    op interface \
    ports { k_80_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2725 \
    name k_81_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_81_val \
    op interface \
    ports { k_81_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2726 \
    name k_82_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_82_val \
    op interface \
    ports { k_82_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2727 \
    name k_83_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_83_val \
    op interface \
    ports { k_83_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2728 \
    name k_84_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_84_val \
    op interface \
    ports { k_84_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2729 \
    name k_85_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_85_val \
    op interface \
    ports { k_85_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2730 \
    name k_86_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_86_val \
    op interface \
    ports { k_86_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2731 \
    name k_87_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_87_val \
    op interface \
    ports { k_87_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2732 \
    name k_88_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_88_val \
    op interface \
    ports { k_88_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2733 \
    name k_89_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_89_val \
    op interface \
    ports { k_89_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2734 \
    name k_90_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_90_val \
    op interface \
    ports { k_90_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2735 \
    name k_91_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_91_val \
    op interface \
    ports { k_91_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2736 \
    name k_92_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_92_val \
    op interface \
    ports { k_92_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2737 \
    name k_93_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_93_val \
    op interface \
    ports { k_93_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2738 \
    name k_94_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_94_val \
    op interface \
    ports { k_94_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2739 \
    name k_95_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_95_val \
    op interface \
    ports { k_95_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2740 \
    name k_96_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_96_val \
    op interface \
    ports { k_96_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2741 \
    name k_97_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_97_val \
    op interface \
    ports { k_97_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2742 \
    name k_98_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_98_val \
    op interface \
    ports { k_98_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2743 \
    name k_99_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_99_val \
    op interface \
    ports { k_99_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2744 \
    name k_100_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_100_val \
    op interface \
    ports { k_100_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2745 \
    name k_101_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_101_val \
    op interface \
    ports { k_101_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2746 \
    name k_102_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_102_val \
    op interface \
    ports { k_102_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2747 \
    name k_103_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_103_val \
    op interface \
    ports { k_103_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2748 \
    name k_104_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_104_val \
    op interface \
    ports { k_104_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2749 \
    name k_105_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_105_val \
    op interface \
    ports { k_105_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2750 \
    name k_106_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_106_val \
    op interface \
    ports { k_106_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2751 \
    name k_107_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_107_val \
    op interface \
    ports { k_107_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2752 \
    name k_108_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_108_val \
    op interface \
    ports { k_108_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2753 \
    name k_109_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_109_val \
    op interface \
    ports { k_109_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2754 \
    name k_110_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_110_val \
    op interface \
    ports { k_110_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2755 \
    name k_111_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_111_val \
    op interface \
    ports { k_111_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2756 \
    name k_112_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_112_val \
    op interface \
    ports { k_112_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2757 \
    name k_113_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_113_val \
    op interface \
    ports { k_113_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2758 \
    name k_114_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_114_val \
    op interface \
    ports { k_114_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2759 \
    name k_115_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_115_val \
    op interface \
    ports { k_115_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2760 \
    name k_116_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_116_val \
    op interface \
    ports { k_116_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2761 \
    name k_117_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_117_val \
    op interface \
    ports { k_117_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2762 \
    name k_118_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_118_val \
    op interface \
    ports { k_118_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2763 \
    name k_119_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_119_val \
    op interface \
    ports { k_119_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2764 \
    name k_120_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_120_val \
    op interface \
    ports { k_120_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2765 \
    name k_121_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_121_val \
    op interface \
    ports { k_121_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2766 \
    name k_122_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_122_val \
    op interface \
    ports { k_122_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2767 \
    name k_123_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_123_val \
    op interface \
    ports { k_123_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2768 \
    name k_124_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_124_val \
    op interface \
    ports { k_124_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2769 \
    name k_125_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_125_val \
    op interface \
    ports { k_125_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2770 \
    name k_126_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_126_val \
    op interface \
    ports { k_126_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2771 \
    name k_127_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_127_val \
    op interface \
    ports { k_127_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2772 \
    name k_128_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_128_val \
    op interface \
    ports { k_128_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2773 \
    name k_129_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_129_val \
    op interface \
    ports { k_129_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2774 \
    name k_130_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_130_val \
    op interface \
    ports { k_130_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2775 \
    name k_131_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_131_val \
    op interface \
    ports { k_131_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2776 \
    name k_132_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_132_val \
    op interface \
    ports { k_132_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2777 \
    name k_133_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_133_val \
    op interface \
    ports { k_133_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2778 \
    name k_134_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_134_val \
    op interface \
    ports { k_134_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2779 \
    name k_135_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_135_val \
    op interface \
    ports { k_135_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2780 \
    name k_136_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_136_val \
    op interface \
    ports { k_136_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2781 \
    name k_137_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_137_val \
    op interface \
    ports { k_137_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2782 \
    name k_138_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_138_val \
    op interface \
    ports { k_138_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2783 \
    name k_139_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_139_val \
    op interface \
    ports { k_139_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2784 \
    name k_140_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_140_val \
    op interface \
    ports { k_140_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2785 \
    name k_141_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_141_val \
    op interface \
    ports { k_141_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2786 \
    name k_142_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_142_val \
    op interface \
    ports { k_142_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2787 \
    name k_143_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_143_val \
    op interface \
    ports { k_143_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2788 \
    name v_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_0_val \
    op interface \
    ports { v_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2789 \
    name v_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_1_val \
    op interface \
    ports { v_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2790 \
    name v_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_2_val \
    op interface \
    ports { v_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2791 \
    name v_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_3_val \
    op interface \
    ports { v_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2792 \
    name v_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_4_val \
    op interface \
    ports { v_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2793 \
    name v_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_5_val \
    op interface \
    ports { v_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2794 \
    name v_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_6_val \
    op interface \
    ports { v_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2795 \
    name v_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_7_val \
    op interface \
    ports { v_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2796 \
    name v_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_8_val \
    op interface \
    ports { v_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2797 \
    name v_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_9_val \
    op interface \
    ports { v_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2798 \
    name v_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_10_val \
    op interface \
    ports { v_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2799 \
    name v_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_11_val \
    op interface \
    ports { v_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2800 \
    name v_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_12_val \
    op interface \
    ports { v_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2801 \
    name v_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_13_val \
    op interface \
    ports { v_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2802 \
    name v_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_14_val \
    op interface \
    ports { v_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2803 \
    name v_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_15_val \
    op interface \
    ports { v_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2804 \
    name v_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_16_val \
    op interface \
    ports { v_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2805 \
    name v_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_17_val \
    op interface \
    ports { v_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2806 \
    name v_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_18_val \
    op interface \
    ports { v_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2807 \
    name v_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_19_val \
    op interface \
    ports { v_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2808 \
    name v_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_20_val \
    op interface \
    ports { v_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2809 \
    name v_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_21_val \
    op interface \
    ports { v_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2810 \
    name v_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_22_val \
    op interface \
    ports { v_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2811 \
    name v_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_23_val \
    op interface \
    ports { v_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2812 \
    name v_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_24_val \
    op interface \
    ports { v_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2813 \
    name v_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_25_val \
    op interface \
    ports { v_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2814 \
    name v_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_26_val \
    op interface \
    ports { v_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2815 \
    name v_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_27_val \
    op interface \
    ports { v_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2816 \
    name v_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_28_val \
    op interface \
    ports { v_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2817 \
    name v_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_29_val \
    op interface \
    ports { v_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2818 \
    name v_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_30_val \
    op interface \
    ports { v_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2819 \
    name v_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_31_val \
    op interface \
    ports { v_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2820 \
    name v_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_32_val \
    op interface \
    ports { v_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2821 \
    name v_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_33_val \
    op interface \
    ports { v_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2822 \
    name v_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_34_val \
    op interface \
    ports { v_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2823 \
    name v_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_35_val \
    op interface \
    ports { v_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2824 \
    name v_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_36_val \
    op interface \
    ports { v_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2825 \
    name v_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_37_val \
    op interface \
    ports { v_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2826 \
    name v_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_38_val \
    op interface \
    ports { v_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2827 \
    name v_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_39_val \
    op interface \
    ports { v_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2828 \
    name v_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_40_val \
    op interface \
    ports { v_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2829 \
    name v_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_41_val \
    op interface \
    ports { v_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2830 \
    name v_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_42_val \
    op interface \
    ports { v_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2831 \
    name v_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_43_val \
    op interface \
    ports { v_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2832 \
    name v_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_44_val \
    op interface \
    ports { v_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2833 \
    name v_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_45_val \
    op interface \
    ports { v_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2834 \
    name v_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_46_val \
    op interface \
    ports { v_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2835 \
    name v_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_47_val \
    op interface \
    ports { v_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2836 \
    name v_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_48_val \
    op interface \
    ports { v_48_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2837 \
    name v_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_49_val \
    op interface \
    ports { v_49_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2838 \
    name v_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_50_val \
    op interface \
    ports { v_50_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2839 \
    name v_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_51_val \
    op interface \
    ports { v_51_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2840 \
    name v_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_52_val \
    op interface \
    ports { v_52_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2841 \
    name v_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_53_val \
    op interface \
    ports { v_53_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2842 \
    name v_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_54_val \
    op interface \
    ports { v_54_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2843 \
    name v_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_55_val \
    op interface \
    ports { v_55_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2844 \
    name v_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_56_val \
    op interface \
    ports { v_56_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2845 \
    name v_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_57_val \
    op interface \
    ports { v_57_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2846 \
    name v_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_58_val \
    op interface \
    ports { v_58_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2847 \
    name v_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_59_val \
    op interface \
    ports { v_59_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2848 \
    name v_60_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_60_val \
    op interface \
    ports { v_60_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2849 \
    name v_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_61_val \
    op interface \
    ports { v_61_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2850 \
    name v_62_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_62_val \
    op interface \
    ports { v_62_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2851 \
    name v_63_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_63_val \
    op interface \
    ports { v_63_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2852 \
    name v_64_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_64_val \
    op interface \
    ports { v_64_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2853 \
    name v_65_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_65_val \
    op interface \
    ports { v_65_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2854 \
    name v_66_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_66_val \
    op interface \
    ports { v_66_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2855 \
    name v_67_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_67_val \
    op interface \
    ports { v_67_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2856 \
    name v_68_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_68_val \
    op interface \
    ports { v_68_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2857 \
    name v_69_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_69_val \
    op interface \
    ports { v_69_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2858 \
    name v_70_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_70_val \
    op interface \
    ports { v_70_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2859 \
    name v_71_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_71_val \
    op interface \
    ports { v_71_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2860 \
    name v_72_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_72_val \
    op interface \
    ports { v_72_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2861 \
    name v_73_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_73_val \
    op interface \
    ports { v_73_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2862 \
    name v_74_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_74_val \
    op interface \
    ports { v_74_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2863 \
    name v_75_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_75_val \
    op interface \
    ports { v_75_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2864 \
    name v_76_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_76_val \
    op interface \
    ports { v_76_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2865 \
    name v_77_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_77_val \
    op interface \
    ports { v_77_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2866 \
    name v_78_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_78_val \
    op interface \
    ports { v_78_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2867 \
    name v_79_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_79_val \
    op interface \
    ports { v_79_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2868 \
    name v_80_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_80_val \
    op interface \
    ports { v_80_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2869 \
    name v_81_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_81_val \
    op interface \
    ports { v_81_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2870 \
    name v_82_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_82_val \
    op interface \
    ports { v_82_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2871 \
    name v_83_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_83_val \
    op interface \
    ports { v_83_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2872 \
    name v_84_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_84_val \
    op interface \
    ports { v_84_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2873 \
    name v_85_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_85_val \
    op interface \
    ports { v_85_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2874 \
    name v_86_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_86_val \
    op interface \
    ports { v_86_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2875 \
    name v_87_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_87_val \
    op interface \
    ports { v_87_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2876 \
    name v_88_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_88_val \
    op interface \
    ports { v_88_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2877 \
    name v_89_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_89_val \
    op interface \
    ports { v_89_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2878 \
    name v_90_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_90_val \
    op interface \
    ports { v_90_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2879 \
    name v_91_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_91_val \
    op interface \
    ports { v_91_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2880 \
    name v_92_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_92_val \
    op interface \
    ports { v_92_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2881 \
    name v_93_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_93_val \
    op interface \
    ports { v_93_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2882 \
    name v_94_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_94_val \
    op interface \
    ports { v_94_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2883 \
    name v_95_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v_95_val \
    op interface \
    ports { v_95_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


