-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_20_ROM_AUvdy is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_20_ROM_AUvdy is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111100000111110111101111110111", 1 => "10111011001110000100110110100000", 2 => "10111100000001010100010101001100", 3 => "10111100111100110000100101010010", 
    4 => "00111101001110001111011001000111", 5 => "00111100110100011010110000011001", 6 => "00111101010011100101111000000000", 7 => "00111100111100101010011101010001", 
    8 => "00111100100100110011010111001111", 9 => "00111101000110110000001001110010", 10 => "10111100101000011000010111010001", 11 => "10111100100110010010110001001000", 
    12 => "10111100111001001001111100111110", 13 => "00111101100011100111011001100000", 14 => "10111101000010100001100101111100", 15 => "10111010011101111110010000000101", 
    16 => "10111100111111100010110000011100", 17 => "10111100110100101111011000000101", 18 => "10111101001101001001111000111001", 19 => "10111100010111001011000000110000", 
    20 => "10111101000100101100100111001011", 21 => "10111101010001000100101011101001", 22 => "00111100111000101100011000000000", 23 => "00111100100000100100001100100100", 
    24 => "10111101010111000110111110110100", 25 => "10111100111101101010110000100111", 26 => "10111101000100010100010110000101", 27 => "10111100101001101000111000110001", 
    28 => "00111101000011000101000001010100", 29 => "00111101010011000010101111000000", 30 => "00111101000101111010110010011001", 31 => "00111101001111000011000110110110", 
    32 => "00111100111011110101011101111110", 33 => "10111101100001001100001010001010", 34 => "00111100110110100001011011111111", 35 => "00111100000111110001100001110101", 
    36 => "00111100111000000100111101100000", 37 => "10111100110011111011100101001101", 38 => "10111100000001011101011001011111", 39 => "10111101010110000101011001000110", 
    40 => "10111101000110110101100001001111", 41 => "10111101000000110010010100011110", 42 => "10111100011111110111101100010011", 43 => "00111100101001111011000001110101", 
    44 => "00111011101101111001101110000110", 45 => "10111100010000110011100001000010", 46 => "10111001101001101011010110100111", 47 => "10111100010011011100011010111001", 
    48 => "10111100010001001110110110110010", 49 => "10111100010011011011000011011010", 50 => "00111100001100101101101011100010", 51 => "00111100100100111100001101101111", 
    52 => "10111101000011101100001110001100", 53 => "10111100101000001001111000000011", 54 => "00111101000010111011101110110110", 55 => "00111011000110111100110001110111", 
    56 => "10111101001010100000101010111010", 57 => "00111100111111100111001101001000", 58 => "10111100101111110100001010101101", 59 => "00111100101110010000001001010111", 
    60 => "10111010010100000010011111010010", 61 => "10111101001001101101011010001100", 62 => "00111101000000101000001101100111", 63 => "00111101000101011110100000101100", 
    64 => "00111100001111000111110110110000", 65 => "10111100010100101011001101111101", 66 => "00111100011000010110100101000101", 67 => "00111011110100110101111110111001", 
    68 => "10111100100011110011101110000001", 69 => "10111100010011000100001111101101", 70 => "00111011000100000011111000011000", 71 => "10111100100000010000110011000001", 
    72 => "10111010101100001100011110111111", 73 => "10111100100000001011011111101100", 74 => "10111101000010000100011001100101", 75 => "10111011010111000001101000000111", 
    76 => "00111100111101111010001100000000", 77 => "00111011000100100000101100000011", 78 => "10111101000000001110001100111100", 79 => "00111101001011011111111001101000", 
    80 => "00111101001111111011001001101110", 81 => "10111100101001101101110001010100", 82 => "10111101000000011011001110011100", 83 => "10111101000011000100001101101011", 
    84 => "00111011101001001000011101101001", 85 => "00111101011011010011000101010011", 86 => "10111001110110001100011101011110", 87 => "10111101000001000101010001111111", 
    88 => "00111100100011011010000001010111", 89 => "10111100101011101010000011111011", 90 => "00111011101110011000110101001111", 91 => "00111101010000011101010110000111", 
    92 => "10111101000100111101011001010000", 93 => "10111010011111010100100111000011", 94 => "00111100000100100100101011001100", 95 => "10111100010100011110100001111111", 
    96 => "00111100011010001011011100010011", 97 => "10111100110000110010111100001100", 98 => "00111001101001100010001101000001", 99 => "00111000101101101011100100010010");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

