D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/DP_add_sub_ABC.vhd {1 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/DP_add_sub_ABC.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity dp_add_sub_abc
-- Compiling architecture behaviour of dp_add_sub_abc

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/CU_add_sub_ABC.vhd {1 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/CU_add_sub_ABC.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cu_add_sub_abc
-- Compiling architecture behaviour of cu_add_sub_abc

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/text_in.vhd {2 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/text_in.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Compiling entity text_in
-- Compiling architecture behaviour of text_in
** Warning: [9] D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/text_in.vhd(33): (vcom-1013) Initial value of "input_file" depends on value of signal "file_name".

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/adder_sub_beh.vhd {1 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/adder_sub_beh.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity adder_sub_beh
-- Compiling architecture behaviour of adder_sub_beh

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/reg_n.vhd {1 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/reg_n.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity reg_n
-- Compiling architecture behaviour of reg_n

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/add_sub_ABC.vhd {1 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/add_sub_ABC.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity add_sub_abc
-- Compiling architecture structure of add_sub_abc

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/CU_add_sub_ABC_tb.vhd {1 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/CU_add_sub_ABC_tb.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cu_add_sub_abc_tb
-- Compiling architecture behaviour of cu_add_sub_abc_tb

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd {1 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity add_sub_abc_tb
-- Compiling architecture behaviour of add_sub_abc_tb

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/mux2.vhd {1 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/mux2.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity mux2
-- Compiling architecture behaviour of mux2

} {} {}} D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/text_out.vhd {2 {vcom -work work -2002 -explicit D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/text_out.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Compiling entity text_out
-- Compiling architecture behaviour of text_out
** Warning: [9] D:/Michele/Documents/Modelsim/hkn_tutoring_ESD/testbench/text_out.vhd(31): (vcom-1013) Initial value of "output_file" depends on value of signal "file_name".

} {} {}}
