Analysis & Synthesis report for lab6_top
Sun Aug 16 17:01:10 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: input_iface:IN|vDFF:REG
 12. Parameter Settings for User Entity Instance: cpu:U|vDFFE:InstructionReg
 13. Parameter Settings for User Entity Instance: cpu:U|InstructionDecoder:InstrDec|Mux3H:MuxToReadnumWritenum
 14. Parameter Settings for User Entity Instance: cpu:U|control:FSM|vDFF:STATE
 15. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|Dec:DecIn
 16. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG7
 17. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG6
 18. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG5
 19. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG4
 20. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG3
 21. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG2
 22. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG1
 23. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG0
 24. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|Dec:DecMux
 25. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|Mux8:MuxOut
 26. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow
 27. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow|Adder1:ai
 28. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow|Adder1:as
 29. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|vDFFE:RegLoadA
 30. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|vDFFE:RegLoadB
 31. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|vDFFE:RegLoadC
 32. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|vDFFE:RegStatus
 33. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|Mux4b:BeforeRegfile
 34. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|Mux2a:toAin
 35. Parameter Settings for User Entity Instance: cpu:U|datapath:DP|Mux2a:toBin
 36. Port Connectivity Checks: "cpu:U|datapath:DP|Mux2a:toAin"
 37. Port Connectivity Checks: "cpu:U|datapath:DP|Mux4b:BeforeRegfile"
 38. Port Connectivity Checks: "cpu:U|datapath:DP"
 39. Port Connectivity Checks: "cpu:U|control:FSM|vDFF:STATE"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Aug 16 17:01:10 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab6_top                                    ;
; Top-level Entity Name           ; lab6_top                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 215                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab6_top           ; lab6_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+
; shifter.v                        ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/shifter.v            ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v            ;         ;
; lab6_top.v                       ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v           ;         ;
; instructionDecoder.v             ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v ;         ;
; fsm_tb.v                         ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm_tb.v             ;         ;
; fsm.v                            ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v                ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v           ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v                ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v                ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 160          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 208          ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 86           ;
;     -- 5 input functions                    ; 21           ;
;     -- 4 input functions                    ; 78           ;
;     -- <=3 input functions                  ; 23           ;
;                                             ;              ;
; Dedicated logic registers                   ; 215          ;
;                                             ;              ;
; I/O pins                                    ; 67           ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 199          ;
; Total fan-out                               ; 1788         ;
; Average fan-out                             ; 3.21         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name        ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
; |lab6_top                             ; 208 (0)             ; 215 (0)                   ; 0                 ; 0          ; 67   ; 0            ; |lab6_top                                                              ; lab6_top           ; work         ;
;    |cpu:U|                            ; 172 (0)             ; 199 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U                                                        ; cpu                ; work         ;
;       |InstructionDecoder:InstrDec|   ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|InstructionDecoder:InstrDec                            ; InstructionDecoder ; work         ;
;          |Mux3H:MuxToReadnumWritenum| ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|InstructionDecoder:InstrDec|Mux3H:MuxToReadnumWritenum ; Mux3H              ; work         ;
;       |control:FSM|                   ; 22 (22)             ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|control:FSM                                            ; control            ; work         ;
;          |vDFF:STATE|                 ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|control:FSM|vDFF:STATE                                 ; vDFF               ; work         ;
;       |datapath:DP|                   ; 138 (0)             ; 179 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP                                            ; datapath           ; work         ;
;          |ALU:alu|                    ; 46 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|ALU:alu                                    ; ALU                ; work         ;
;             |AddSub:OvFlow|           ; 20 (2)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow                      ; AddSub             ; work         ;
;                |Adder1:ai|            ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow|Adder1:ai            ; Adder1             ; work         ;
;                |Adder1:as|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow|Adder1:as            ; Adder1             ; work         ;
;          |Mux2a:toAin|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|Mux2a:toAin                                ; Mux2a              ; work         ;
;          |Mux4b:BeforeRegfile|        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|Mux4b:BeforeRegfile                        ; Mux4b              ; work         ;
;          |regfile:REGFILE|            ; 58 (8)              ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE                            ; regfile            ; work         ;
;             |Mux8:MuxOut|             ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|Mux8:MuxOut                ; Mux8               ; work         ;
;             |vDFFE:REG0|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG0                 ; vDFFE              ; work         ;
;             |vDFFE:REG1|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG1                 ; vDFFE              ; work         ;
;             |vDFFE:REG2|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG2                 ; vDFFE              ; work         ;
;             |vDFFE:REG3|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG3                 ; vDFFE              ; work         ;
;             |vDFFE:REG4|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG4                 ; vDFFE              ; work         ;
;             |vDFFE:REG5|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG5                 ; vDFFE              ; work         ;
;             |vDFFE:REG6|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG6                 ; vDFFE              ; work         ;
;             |vDFFE:REG7|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG7                 ; vDFFE              ; work         ;
;          |shifter:SHIFTER|            ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|shifter:SHIFTER                            ; shifter            ; work         ;
;          |vDFFE:RegLoadA|             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|vDFFE:RegLoadA                             ; vDFFE              ; work         ;
;          |vDFFE:RegLoadB|             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|vDFFE:RegLoadB                             ; vDFFE              ; work         ;
;          |vDFFE:RegLoadC|             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|vDFFE:RegLoadC                             ; vDFFE              ; work         ;
;          |vDFFE:RegStatus|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|datapath:DP|vDFFE:RegStatus                            ; vDFFE              ; work         ;
;       |vDFFE:InstructionReg|          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|cpu:U|vDFFE:InstructionReg                                   ; vDFFE              ; work         ;
;    |input_iface:IN|                   ; 8 (8)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|input_iface:IN                                               ; input_iface        ; work         ;
;       |vDFF:REG|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|input_iface:IN|vDFF:REG                                      ; vDFF               ; work         ;
;    |sseg:H0|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|sseg:H0                                                      ; sseg               ; work         ;
;    |sseg:H1|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|sseg:H1                                                      ; sseg               ; work         ;
;    |sseg:H2|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|sseg:H2                                                      ; sseg               ; work         ;
;    |sseg:H3|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab6_top|sseg:H3                                                      ; sseg               ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; cpu:U|control:FSM|vDFF:STATE|Q[4]     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 215   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 211   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab6_top|cpu:U|datapath:DP|ALU:alu|Mux15                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab6_top|cpu:U|InstructionDecoder:InstrDec|Mux3H:MuxToReadnumWritenum|Mux2 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |lab6_top|cpu:U|datapath:DP|shifter:SHIFTER|Mux6                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |lab6_top|cpu:U|datapath:DP|regfile:REGFILE|Mux8:MuxOut|Selector9           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_iface:IN|vDFF:REG ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|vDFFE:InstructionReg ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|InstructionDecoder:InstrDec|Mux3H:MuxToReadnumWritenum ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|control:FSM|vDFF:STATE ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|Dec:DecIn ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                  ;
; m              ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG7 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG6 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG5 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG4 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|vDFFE:REG0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|Dec:DecMux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                   ;
; m              ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|regfile:REGFILE|Mux8:MuxOut ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow|Adder1:ai ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow|Adder1:as ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|vDFFE:RegLoadA ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|vDFFE:RegLoadB ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|vDFFE:RegLoadC ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|vDFFE:RegStatus ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 3     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|Mux4b:BeforeRegfile ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; k              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|Mux2a:toAin ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; k              ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:U|datapath:DP|Mux2a:toBin ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; k              ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Port Connectivity Checks: "cpu:U|datapath:DP|Mux2a:toAin" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; a1   ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:U|datapath:DP|Mux4b:BeforeRegfile" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; a1[15..8] ; Input ; Info     ; Stuck at GND                       ;
+-----------+-------+----------+------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "cpu:U|datapath:DP" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; mdata ; Input ; Info     ; Stuck at GND       ;
; PC    ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cpu:U|control:FSM|vDFF:STATE" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; D[4] ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 215                         ;
;     ENA               ; 194                         ;
;     ENA SLD           ; 17                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 218                         ;
;     normal            ; 202                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 21                          ;
;         6 data inputs ; 86                          ;
;     shared            ; 16                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 14                          ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 6.20                        ;
; Average LUT depth     ; 3.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Aug 16 17:00:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/shifter.v Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v Line: 3
    Info (12023): Found entity 2: Dec File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v Line: 61
    Info (12023): Found entity 3: vDFFE File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v Line: 73
    Info (12023): Found entity 4: Mux8 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v Line: 90
Info (12021): Found 4 design units, including 4 entities, in source file lab6_top.v
    Info (12023): Found entity 1: lab6_top File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 32
    Info (12023): Found entity 2: input_iface File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 68
    Info (12023): Found entity 3: vDFF File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 79
    Info (12023): Found entity 4: sseg File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 109
Info (12021): Found 1 design units, including 1 entities, in source file lab6_autograder_check.v
    Info (12023): Found entity 1: lab6_check File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_autograder_check.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file instructiondecoder_tb.v
    Info (12023): Found entity 1: InstructionDecoder_tb File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder_tb.v Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file instructiondecoder.v
    Info (12023): Found entity 1: InstructionDecoder File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v Line: 4
    Info (12023): Found entity 2: Mux3H File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file fsm_tb.v
    Info (12023): Found entity 1: control_tb File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm_tb.v Line: 14
Warning (10274): Verilog HDL macro warning at fsm.v(78): overriding existing definition for macro "sWait", which was defined in "fsm_tb.v", line 4 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 78
Warning (10274): Verilog HDL macro warning at fsm.v(79): overriding existing definition for macro "sDecode", which was defined in "fsm_tb.v", line 5 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 79
Warning (10274): Verilog HDL macro warning at fsm.v(80): overriding existing definition for macro "sGetB", which was defined in "fsm_tb.v", line 6 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 80
Warning (10274): Verilog HDL macro warning at fsm.v(81): overriding existing definition for macro "sGetA", which was defined in "fsm_tb.v", line 7 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 81
Warning (10274): Verilog HDL macro warning at fsm.v(82): overriding existing definition for macro "sAND_ADD", which was defined in "fsm_tb.v", line 8 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 82
Warning (10274): Verilog HDL macro warning at fsm.v(83): overriding existing definition for macro "sMVN_MOV", which was defined in "fsm_tb.v", line 9 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 83
Warning (10274): Verilog HDL macro warning at fsm.v(84): overriding existing definition for macro "sGetStatus", which was defined in "fsm_tb.v", line 10 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 84
Warning (10274): Verilog HDL macro warning at fsm.v(85): overriding existing definition for macro "sResultToRd", which was defined in "fsm_tb.v", line 11 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 85
Warning (10274): Verilog HDL macro warning at fsm.v(86): overriding existing definition for macro "sMovImToRn", which was defined in "fsm_tb.v", line 12 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: control File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v Line: 10
Info (12021): Found 3 design units, including 3 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 13
    Info (12023): Found entity 2: Mux2a File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 162
    Info (12023): Found entity 3: Mux4b File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 175
Info (12021): Found 1 design units, including 1 entities, in source file cpu_tb.v
    Info (12023): Found entity 1: cpu_tb File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu_tb.v Line: 3
Info (12021): Found 3 design units, including 3 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v Line: 7
    Info (12023): Found entity 2: AddSub File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v Line: 48
    Info (12023): Found entity 3: Adder1 File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v Line: 64
Info (12127): Elaborating entity "lab6_top" for the top level hierarchy
Info (12128): Elaborating entity "input_iface" for hierarchy "input_iface:IN" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 40
Info (12128): Elaborating entity "vDFF" for hierarchy "input_iface:IN|vDFF:REG" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 75
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:U" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 52
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:U|vDFFE:InstructionReg" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v Line: 60
Info (12128): Elaborating entity "InstructionDecoder" for hierarchy "cpu:U|InstructionDecoder:InstrDec" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v Line: 76
Info (12128): Elaborating entity "Mux3H" for hierarchy "cpu:U|InstructionDecoder:InstrDec|Mux3H:MuxToReadnumWritenum" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v Line: 43
Warning (10230): Verilog HDL assignment warning at instructionDecoder.v(87): truncated value with size 16 to match size of target (3) File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v Line: 87
Info (10264): Verilog HDL Case Statement information at instructionDecoder.v(83): all case item expressions in this case statement are onehot File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v Line: 83
Info (12128): Elaborating entity "control" for hierarchy "cpu:U|control:FSM" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v Line: 105
Info (12128): Elaborating entity "vDFF" for hierarchy "cpu:U|control:FSM|vDFF:STATE" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v Line: 94
Info (12128): Elaborating entity "datapath" for hierarchy "cpu:U|datapath:DP" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v Line: 140
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:U|datapath:DP|regfile:REGFILE" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 104
Info (12128): Elaborating entity "Dec" for hierarchy "cpu:U|datapath:DP|regfile:REGFILE|Dec:DecIn" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v Line: 29
Warning (10230): Verilog HDL assignment warning at regfile.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v Line: 68
Info (12128): Elaborating entity "Mux8" for hierarchy "cpu:U|datapath:DP|regfile:REGFILE|Mux8:MuxOut" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v Line: 50
Info (10264): Verilog HDL Case Statement information at regfile.v(98): all case item expressions in this case statement are onehot File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v Line: 98
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:U|datapath:DP|ALU:alu" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 106
Info (12128): Elaborating entity "AddSub" for hierarchy "cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v Line: 32
Info (12128): Elaborating entity "Adder1" for hierarchy "cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow|Adder1:ai" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v Line: 58
Info (12128): Elaborating entity "Adder1" for hierarchy "cpu:U|datapath:DP|ALU:alu|AddSub:OvFlow|Adder1:as" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v Line: 60
Info (12128): Elaborating entity "shifter" for hierarchy "cpu:U|datapath:DP|shifter:SHIFTER" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 108
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:U|datapath:DP|vDFFE:RegStatus" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 131
Info (12128): Elaborating entity "Mux4b" for hierarchy "cpu:U|datapath:DP|Mux4b:BeforeRegfile" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 139
Info (12128): Elaborating entity "Mux2a" for hierarchy "cpu:U|datapath:DP|Mux2a:toAin" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v Line: 143
Info (12128): Elaborating entity "sseg" for hierarchy "sseg:H0" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 35
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/output_files/lab6_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v Line: 34
Info (21057): Implemented 484 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 417 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Sun Aug 16 17:01:10 2020
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/output_files/lab6_top.map.smsg.


