

================================================================
== Vivado HLS Report for 'shift_reg_class'
================================================================
* Date:           Thu Apr  8 07:05:20 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.769 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 3 'read' 'en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%load_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %load)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 4 'read' 'load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%srst_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %srst)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 5 'read' 'srst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%load_data_7_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %load_data_7_read)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 6 'read' 'load_data_7_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%load_data_6_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %load_data_6_read)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 7 'read' 'load_data_6_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%load_data_5_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %load_data_5_read)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 8 'read' 'load_data_5_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%load_data_4_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %load_data_4_read)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 9 'read' 'load_data_4_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%load_data_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %load_data_3_read)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 10 'read' 'load_data_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%load_data_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %load_data_2_read)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 11 'read' 'load_data_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%load_data_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %load_data_1_read)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 12 'read' 'load_data_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%load_data_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %load_data_0_read)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 13 'read' 'load_data_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%din_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din)" [Shift_Register/shift_reg_class.cpp:4]   --->   Operation 14 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shift_reg0_regs_7_lo = load i8* @shift_reg0_regs_7, align 1" [Shift_Register/shift_class.h:65->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 15 'load' 'shift_reg0_regs_7_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shift_reg1_regs_2_lo = load i8* @shift_reg1_regs_2, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 16 'load' 'shift_reg1_regs_2_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg1_regs_1_lo = load i8* @shift_reg1_regs_1, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 17 'load' 'shift_reg1_regs_1_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shift_reg1_regs_0_lo = load i8* @shift_reg1_regs_0, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 18 'load' 'shift_reg1_regs_0_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg0_regs_6_lo = load i8* @shift_reg0_regs_6, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 19 'load' 'shift_reg0_regs_6_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg0_regs_5_lo = load i8* @shift_reg0_regs_5, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 20 'load' 'shift_reg0_regs_5_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg0_regs_4_lo = load i8* @shift_reg0_regs_4, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 21 'load' 'shift_reg0_regs_4_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shift_reg0_regs_3_lo = load i8* @shift_reg0_regs_3, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 22 'load' 'shift_reg0_regs_3_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg0_regs_2_lo = load i8* @shift_reg0_regs_2, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 23 'load' 'shift_reg0_regs_2_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg0_regs_1_lo = load i8* @shift_reg0_regs_1, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 24 'load' 'shift_reg0_regs_1_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg0_regs_0_lo = load i8* @shift_reg0_regs_0, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 25 'load' 'shift_reg0_regs_0_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br i1 %en_read, label %._crit_edge.i.0_ifconv, label %._crit_edge.i8.7" [Shift_Register/shift_class.h:49->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_2_lo, i8* @shift_reg1_regs_3, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 27 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_1_lo, i8* @shift_reg1_regs_2, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 28 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_0_lo, i8* @shift_reg1_regs_1, align 1" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 29 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i8 %shift_reg0_regs_7_lo, i8* @shift_reg1_regs_0, align 1" [Shift_Register/shift_class.h:55->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 30 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%select_ln52 = select i1 %load_read, i8 %load_data_7_read_2, i8 %shift_reg0_regs_6_lo" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 31 'select' 'select_ln52' <Predicate = (en_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %srst_read, i8 0, i8 %select_ln52" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 32 'select' 'select_ln25' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i8 %select_ln25, i8* @shift_reg0_regs_7, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 33 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%select_ln52_1 = select i1 %load_read, i8 %load_data_6_read_2, i8 %shift_reg0_regs_5_lo" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 34 'select' 'select_ln52_1' <Predicate = (en_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %srst_read, i8 0, i8 %select_ln52_1" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 35 'select' 'select_ln25_1' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "store i8 %select_ln25_1, i8* @shift_reg0_regs_6, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 36 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%select_ln52_2 = select i1 %load_read, i8 %load_data_5_read_2, i8 %shift_reg0_regs_4_lo" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 37 'select' 'select_ln52_2' <Predicate = (en_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln25_2 = select i1 %srst_read, i8 0, i8 %select_ln52_2" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 38 'select' 'select_ln25_2' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i8 %select_ln25_2, i8* @shift_reg0_regs_5, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 39 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%select_ln52_3 = select i1 %load_read, i8 %load_data_4_read_2, i8 %shift_reg0_regs_3_lo" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 40 'select' 'select_ln52_3' <Predicate = (en_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln25_3 = select i1 %srst_read, i8 0, i8 %select_ln52_3" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 41 'select' 'select_ln25_3' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i8 %select_ln25_3, i8* @shift_reg0_regs_4, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 42 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_4)   --->   "%select_ln52_4 = select i1 %load_read, i8 %load_data_3_read_2, i8 %shift_reg0_regs_2_lo" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 43 'select' 'select_ln52_4' <Predicate = (en_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln25_4 = select i1 %srst_read, i8 0, i8 %select_ln52_4" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 44 'select' 'select_ln25_4' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i8 %select_ln25_4, i8* @shift_reg0_regs_3, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 45 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_5)   --->   "%select_ln52_5 = select i1 %load_read, i8 %load_data_2_read_2, i8 %shift_reg0_regs_1_lo" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 46 'select' 'select_ln52_5' <Predicate = (en_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln25_5 = select i1 %srst_read, i8 0, i8 %select_ln52_5" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 47 'select' 'select_ln25_5' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "store i8 %select_ln25_5, i8* @shift_reg0_regs_2, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 48 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_6)   --->   "%select_ln52_6 = select i1 %load_read, i8 %load_data_1_read_2, i8 %shift_reg0_regs_0_lo" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 49 'select' 'select_ln52_6' <Predicate = (en_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln25_6 = select i1 %srst_read, i8 0, i8 %select_ln52_6" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 50 'select' 'select_ln25_6' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i8 %select_ln25_6, i8* @shift_reg0_regs_1, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 51 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%xor_ln50 = xor i1 %load_read, true" [Shift_Register/shift_class.h:50->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 52 'xor' 'xor_ln50' <Predicate = (en_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%or_ln50 = or i1 %srst_read, %xor_ln50" [Shift_Register/shift_class.h:50->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 53 'or' 'or_ln50' <Predicate = (en_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%select_ln50 = select i1 %srst_read, i8 0, i8 %din_read" [Shift_Register/shift_class.h:50->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 54 'select' 'select_ln50' <Predicate = (en_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %or_ln50, i8 %select_ln50, i8 %load_data_0_read_2" [Shift_Register/shift_class.h:50->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 55 'select' 'select_ln50_1' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i8 %select_ln50_1, i8* @shift_reg0_regs_0, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 56 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "br label %._crit_edge.i8.7" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 57 'br' <Predicate = (en_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%dout0_7_write_assig = phi i8 [ %select_ln25, %._crit_edge.i.0_ifconv ], [ %shift_reg0_regs_7_lo, %codeRepl ]" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 58 'phi' 'dout0_7_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%dout0_10_write_assi = phi i8 [ %shift_reg1_regs_1_lo, %._crit_edge.i.0_ifconv ], [ %shift_reg1_regs_2_lo, %codeRepl ]" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 59 'phi' 'dout0_10_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%dout0_9_write_assig = phi i8 [ %shift_reg1_regs_0_lo, %._crit_edge.i.0_ifconv ], [ %shift_reg1_regs_1_lo, %codeRepl ]" [Shift_Register/shift_class.h:57->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 60 'phi' 'dout0_9_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%dout0_8_write_assig = phi i8 [ %shift_reg0_regs_7_lo, %._crit_edge.i.0_ifconv ], [ %shift_reg1_regs_0_lo, %codeRepl ]" [Shift_Register/shift_class.h:65->Shift_Register/shift_reg_class.cpp:40]   --->   Operation 61 'phi' 'dout0_8_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%dout0_6_write_assig = phi i8 [ %select_ln25_1, %._crit_edge.i.0_ifconv ], [ %shift_reg0_regs_6_lo, %codeRepl ]" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 62 'phi' 'dout0_6_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%dout0_5_write_assig = phi i8 [ %select_ln25_2, %._crit_edge.i.0_ifconv ], [ %shift_reg0_regs_5_lo, %codeRepl ]" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 63 'phi' 'dout0_5_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dout0_4_write_assig = phi i8 [ %select_ln25_3, %._crit_edge.i.0_ifconv ], [ %shift_reg0_regs_4_lo, %codeRepl ]" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 64 'phi' 'dout0_4_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%dout0_3_write_assig = phi i8 [ %select_ln25_4, %._crit_edge.i.0_ifconv ], [ %shift_reg0_regs_3_lo, %codeRepl ]" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 65 'phi' 'dout0_3_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%dout0_2_write_assig = phi i8 [ %select_ln25_5, %._crit_edge.i.0_ifconv ], [ %shift_reg0_regs_2_lo, %codeRepl ]" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 66 'phi' 'dout0_2_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%dout0_1_write_assig = phi i8 [ %select_ln25_6, %._crit_edge.i.0_ifconv ], [ %shift_reg0_regs_1_lo, %codeRepl ]" [Shift_Register/shift_class.h:25->Shift_Register/shift_reg_class.cpp:26]   --->   Operation 67 'phi' 'dout0_1_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%dout0_0_write_assig = phi i8 [ %select_ln50_1, %._crit_edge.i.0_ifconv ], [ %shift_reg0_regs_0_lo, %codeRepl ]" [Shift_Register/shift_class.h:50->Shift_Register/shift_reg_class.cpp:41]   --->   Operation 68 'phi' 'dout0_0_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shift_reg1_regs_3_lo = load i8* @shift_reg1_regs_3, align 1" [Shift_Register/shift_class.h:65->Shift_Register/shift_reg_class.cpp:53]   --->   Operation 69 'load' 'shift_reg1_regs_3_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %dout0_0_write_assig, 0" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 70 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %dout0_1_write_assig, 1" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 71 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %dout0_2_write_assig, 2" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 72 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %dout0_3_write_assig, 3" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 73 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %dout0_4_write_assig, 4" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 74 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %dout0_5_write_assig, 5" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 75 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %dout0_6_write_assig, 6" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 76 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %dout0_7_write_assig, 7" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 77 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %dout0_8_write_assig, 8" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 78 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %dout0_9_write_assig, 9" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 79 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %dout0_10_write_assi, 10" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 80 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %shift_reg1_regs_3_lo, 11" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 81 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s" [Shift_Register/shift_reg_class.cpp:54]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_data_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_data_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_data_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_data_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_data_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_data_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_data_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_data_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg0_regs_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg1_regs_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg1_regs_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg1_regs_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg0_regs_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg0_regs_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg0_regs_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg0_regs_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg0_regs_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg0_regs_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg0_regs_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg1_regs_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
en_read              (read       ) [ 010]
load_read            (read       ) [ 000]
srst_read            (read       ) [ 000]
load_data_7_read_2   (read       ) [ 000]
load_data_6_read_2   (read       ) [ 000]
load_data_5_read_2   (read       ) [ 000]
load_data_4_read_2   (read       ) [ 000]
load_data_3_read_2   (read       ) [ 000]
load_data_2_read_2   (read       ) [ 000]
load_data_1_read_2   (read       ) [ 000]
load_data_0_read_2   (read       ) [ 000]
din_read             (read       ) [ 000]
shift_reg0_regs_7_lo (load       ) [ 011]
shift_reg1_regs_2_lo (load       ) [ 011]
shift_reg1_regs_1_lo (load       ) [ 011]
shift_reg1_regs_0_lo (load       ) [ 011]
shift_reg0_regs_6_lo (load       ) [ 011]
shift_reg0_regs_5_lo (load       ) [ 011]
shift_reg0_regs_4_lo (load       ) [ 011]
shift_reg0_regs_3_lo (load       ) [ 011]
shift_reg0_regs_2_lo (load       ) [ 011]
shift_reg0_regs_1_lo (load       ) [ 011]
shift_reg0_regs_0_lo (load       ) [ 011]
br_ln49              (br         ) [ 011]
store_ln57           (store      ) [ 000]
store_ln57           (store      ) [ 000]
store_ln57           (store      ) [ 000]
store_ln55           (store      ) [ 000]
select_ln52          (select     ) [ 000]
select_ln25          (select     ) [ 011]
store_ln51           (store      ) [ 000]
select_ln52_1        (select     ) [ 000]
select_ln25_1        (select     ) [ 011]
store_ln51           (store      ) [ 000]
select_ln52_2        (select     ) [ 000]
select_ln25_2        (select     ) [ 011]
store_ln51           (store      ) [ 000]
select_ln52_3        (select     ) [ 000]
select_ln25_3        (select     ) [ 011]
store_ln51           (store      ) [ 000]
select_ln52_4        (select     ) [ 000]
select_ln25_4        (select     ) [ 011]
store_ln51           (store      ) [ 000]
select_ln52_5        (select     ) [ 000]
select_ln25_5        (select     ) [ 011]
store_ln51           (store      ) [ 000]
select_ln52_6        (select     ) [ 000]
select_ln25_6        (select     ) [ 011]
store_ln51           (store      ) [ 000]
xor_ln50             (xor        ) [ 000]
or_ln50              (or         ) [ 000]
select_ln50          (select     ) [ 000]
select_ln50_1        (select     ) [ 011]
store_ln51           (store      ) [ 000]
br_ln58              (br         ) [ 011]
dout0_7_write_assig  (phi        ) [ 001]
dout0_10_write_assi  (phi        ) [ 001]
dout0_9_write_assig  (phi        ) [ 001]
dout0_8_write_assig  (phi        ) [ 001]
dout0_6_write_assig  (phi        ) [ 001]
dout0_5_write_assig  (phi        ) [ 001]
dout0_4_write_assig  (phi        ) [ 001]
dout0_3_write_assig  (phi        ) [ 001]
dout0_2_write_assig  (phi        ) [ 001]
dout0_1_write_assig  (phi        ) [ 001]
dout0_0_write_assig  (phi        ) [ 001]
shift_reg1_regs_3_lo (load       ) [ 000]
mrv                  (insertvalue) [ 000]
mrv_1                (insertvalue) [ 000]
mrv_2                (insertvalue) [ 000]
mrv_3                (insertvalue) [ 000]
mrv_4                (insertvalue) [ 000]
mrv_5                (insertvalue) [ 000]
mrv_6                (insertvalue) [ 000]
mrv_7                (insertvalue) [ 000]
mrv_8                (insertvalue) [ 000]
mrv_9                (insertvalue) [ 000]
mrv_10               (insertvalue) [ 000]
mrv_s                (insertvalue) [ 000]
ret_ln54             (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="load_data_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="load_data_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="load_data_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="load_data_3_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_3_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="load_data_4_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_4_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="load_data_5_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_5_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="load_data_6_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_6_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="load_data_7_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_7_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srst">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srst"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="load">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="en">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg0_regs_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg0_regs_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg1_regs_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg1_regs_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_reg1_regs_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg1_regs_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_reg1_regs_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg1_regs_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift_reg0_regs_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg0_regs_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="shift_reg0_regs_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg0_regs_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="shift_reg0_regs_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg0_regs_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="shift_reg0_regs_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg0_regs_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="shift_reg0_regs_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg0_regs_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="shift_reg0_regs_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg0_regs_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="shift_reg0_regs_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg0_regs_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="shift_reg1_regs_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg1_regs_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="en_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="en_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="load_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="srst_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srst_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="load_data_7_read_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_data_7_read_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="load_data_6_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_data_6_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="load_data_5_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_data_5_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="load_data_4_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_data_4_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="load_data_3_read_2_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_data_3_read_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="load_data_2_read_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_data_2_read_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="load_data_1_read_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_data_1_read_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="load_data_0_read_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_data_0_read_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="din_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="130" class="1005" name="dout0_7_write_assig_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_7_write_assig (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="dout0_7_write_assig_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="8" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_7_write_assig/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="dout0_10_write_assi_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="141" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_10_write_assi (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="dout0_10_write_assi_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="8" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_10_write_assi/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="dout0_9_write_assig_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="150" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_9_write_assig (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="dout0_9_write_assig_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="8" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_9_write_assig/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="dout0_8_write_assig_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_8_write_assig (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="dout0_8_write_assig_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="8" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_8_write_assig/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="dout0_6_write_assig_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_6_write_assig (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="dout0_6_write_assig_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="8" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_6_write_assig/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="dout0_5_write_assig_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_5_write_assig (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="dout0_5_write_assig_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="8" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_5_write_assig/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="dout0_4_write_assig_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_4_write_assig (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="dout0_4_write_assig_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="8" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_4_write_assig/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="dout0_3_write_assig_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="195" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_3_write_assig (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="dout0_3_write_assig_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="8" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_3_write_assig/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="dout0_2_write_assig_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_2_write_assig (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="dout0_2_write_assig_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="8" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_2_write_assig/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="dout0_1_write_assig_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="213" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_1_write_assig (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="dout0_1_write_assig_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="8" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_1_write_assig/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="dout0_0_write_assig_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout0_0_write_assig (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="dout0_0_write_assig_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="8" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout0_0_write_assig/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shift_reg0_regs_7_lo_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg0_regs_7_lo/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shift_reg1_regs_2_lo_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg1_regs_2_lo/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shift_reg1_regs_1_lo_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg1_regs_1_lo/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shift_reg1_regs_0_lo_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg1_regs_0_lo/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shift_reg0_regs_6_lo_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg0_regs_6_lo/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="shift_reg0_regs_5_lo_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg0_regs_5_lo/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shift_reg0_regs_4_lo_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg0_regs_4_lo/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="shift_reg0_regs_3_lo_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg0_regs_3_lo/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shift_reg0_regs_2_lo_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg0_regs_2_lo/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="shift_reg0_regs_1_lo_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg0_regs_1_lo/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shift_reg0_regs_0_lo_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg0_regs_0_lo/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln57_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln57_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln57_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln55_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln52_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln25_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln51_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln52_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln25_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln51_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln52_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_2/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln25_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln51_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln52_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_3/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln25_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln51_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln52_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_4/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln25_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="8" slack="0"/>
<pin id="397" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_4/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln51_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln52_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_5/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln25_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="8" slack="0"/>
<pin id="419" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_5/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln51_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln52_6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="0" index="2" bw="8" slack="0"/>
<pin id="433" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_6/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln25_6_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_6/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln51_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="xor_ln50_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln50_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln50_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln50_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="8" slack="0"/>
<pin id="475" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln51_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shift_reg1_regs_3_lo_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg1_regs_3_lo/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="mrv_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="96" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="mrv_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="96" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mrv_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="96" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="mrv_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="96" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="mrv_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="96" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="mrv_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="96" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mrv_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="96" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="mrv_7_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="96" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="mrv_8_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="96" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="mrv_9_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="96" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="mrv_10_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="96" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="mrv_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="96" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="564" class="1005" name="shift_reg0_regs_7_lo_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg0_regs_7_lo "/>
</bind>
</comp>

<comp id="570" class="1005" name="shift_reg1_regs_2_lo_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg1_regs_2_lo "/>
</bind>
</comp>

<comp id="575" class="1005" name="shift_reg1_regs_1_lo_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="1"/>
<pin id="577" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg1_regs_1_lo "/>
</bind>
</comp>

<comp id="581" class="1005" name="shift_reg1_regs_0_lo_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg1_regs_0_lo "/>
</bind>
</comp>

<comp id="587" class="1005" name="shift_reg0_regs_6_lo_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="1"/>
<pin id="589" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg0_regs_6_lo "/>
</bind>
</comp>

<comp id="592" class="1005" name="shift_reg0_regs_5_lo_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg0_regs_5_lo "/>
</bind>
</comp>

<comp id="597" class="1005" name="shift_reg0_regs_4_lo_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg0_regs_4_lo "/>
</bind>
</comp>

<comp id="602" class="1005" name="shift_reg0_regs_3_lo_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg0_regs_3_lo "/>
</bind>
</comp>

<comp id="607" class="1005" name="shift_reg0_regs_2_lo_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="1"/>
<pin id="609" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg0_regs_2_lo "/>
</bind>
</comp>

<comp id="612" class="1005" name="shift_reg0_regs_1_lo_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg0_regs_1_lo "/>
</bind>
</comp>

<comp id="617" class="1005" name="shift_reg0_regs_0_lo_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg0_regs_0_lo "/>
</bind>
</comp>

<comp id="622" class="1005" name="select_ln25_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="627" class="1005" name="select_ln25_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="select_ln25_2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="select_ln25_3_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_3 "/>
</bind>
</comp>

<comp id="642" class="1005" name="select_ln25_4_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_4 "/>
</bind>
</comp>

<comp id="647" class="1005" name="select_ln25_5_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_5 "/>
</bind>
</comp>

<comp id="652" class="1005" name="select_ln25_6_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_6 "/>
</bind>
</comp>

<comp id="657" class="1005" name="select_ln50_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="48" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="233" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="237" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="241" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="229" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="64" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="76" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="245" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="70" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="297" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="64" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="82" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="249" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="70" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="319" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="64" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="88" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="253" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="70" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="341" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="64" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="94" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="257" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="70" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="363" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="36" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="64" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="100" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="261" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="70" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="385" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="64" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="106" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="265" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="70" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="407" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="64" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="112" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="269" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="70" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="429" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="64" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="70" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="70" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="124" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="457" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="463" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="118" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="44" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="223" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="214" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="205" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="196" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="187" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="178" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="169" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="133" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="160" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="151" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="142" pin="4"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="485" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="229" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="573"><net_src comp="233" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="578"><net_src comp="237" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="584"><net_src comp="241" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="590"><net_src comp="245" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="595"><net_src comp="249" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="600"><net_src comp="253" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="605"><net_src comp="257" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="610"><net_src comp="261" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="615"><net_src comp="265" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="620"><net_src comp="269" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="625"><net_src comp="305" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="630"><net_src comp="327" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="635"><net_src comp="349" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="640"><net_src comp="371" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="645"><net_src comp="393" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="650"><net_src comp="415" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="655"><net_src comp="437" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="660"><net_src comp="471" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: shift_reg0_regs_7 | {1 }
	Port: shift_reg1_regs_2 | {1 }
	Port: shift_reg1_regs_1 | {1 }
	Port: shift_reg1_regs_0 | {1 }
	Port: shift_reg0_regs_6 | {1 }
	Port: shift_reg0_regs_5 | {1 }
	Port: shift_reg0_regs_4 | {1 }
	Port: shift_reg0_regs_3 | {1 }
	Port: shift_reg0_regs_2 | {1 }
	Port: shift_reg0_regs_1 | {1 }
	Port: shift_reg0_regs_0 | {1 }
	Port: shift_reg1_regs_3 | {1 }
 - Input state : 
	Port: shift_reg_class : din | {1 }
	Port: shift_reg_class : load_data_0_read | {1 }
	Port: shift_reg_class : load_data_1_read | {1 }
	Port: shift_reg_class : load_data_2_read | {1 }
	Port: shift_reg_class : load_data_3_read | {1 }
	Port: shift_reg_class : load_data_4_read | {1 }
	Port: shift_reg_class : load_data_5_read | {1 }
	Port: shift_reg_class : load_data_6_read | {1 }
	Port: shift_reg_class : load_data_7_read | {1 }
	Port: shift_reg_class : srst | {1 }
	Port: shift_reg_class : load | {1 }
	Port: shift_reg_class : en | {1 }
	Port: shift_reg_class : shift_reg0_regs_7 | {1 }
	Port: shift_reg_class : shift_reg1_regs_2 | {1 }
	Port: shift_reg_class : shift_reg1_regs_1 | {1 }
	Port: shift_reg_class : shift_reg1_regs_0 | {1 }
	Port: shift_reg_class : shift_reg0_regs_6 | {1 }
	Port: shift_reg_class : shift_reg0_regs_5 | {1 }
	Port: shift_reg_class : shift_reg0_regs_4 | {1 }
	Port: shift_reg_class : shift_reg0_regs_3 | {1 }
	Port: shift_reg_class : shift_reg0_regs_2 | {1 }
	Port: shift_reg_class : shift_reg0_regs_1 | {1 }
	Port: shift_reg_class : shift_reg0_regs_0 | {1 }
	Port: shift_reg_class : shift_reg1_regs_3 | {2 }
  - Chain level:
	State 1
		store_ln57 : 1
		store_ln57 : 1
		store_ln57 : 1
		store_ln55 : 1
		select_ln52 : 1
		select_ln25 : 2
		store_ln51 : 3
		select_ln52_1 : 1
		select_ln25_1 : 2
		store_ln51 : 3
		select_ln52_2 : 1
		select_ln25_2 : 2
		store_ln51 : 3
		select_ln52_3 : 1
		select_ln25_3 : 2
		store_ln51 : 3
		select_ln52_4 : 1
		select_ln25_4 : 2
		store_ln51 : 3
		select_ln52_5 : 1
		select_ln25_5 : 2
		store_ln51 : 3
		select_ln52_6 : 1
		select_ln25_6 : 2
		store_ln51 : 3
		store_ln51 : 1
	State 2
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		mrv_s : 12
		ret_ln54 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |       select_ln52_fu_297       |    0    |    8    |
|          |       select_ln25_fu_305       |    0    |    8    |
|          |      select_ln52_1_fu_319      |    0    |    8    |
|          |      select_ln25_1_fu_327      |    0    |    8    |
|          |      select_ln52_2_fu_341      |    0    |    8    |
|          |      select_ln25_2_fu_349      |    0    |    8    |
|          |      select_ln52_3_fu_363      |    0    |    8    |
|  select  |      select_ln25_3_fu_371      |    0    |    8    |
|          |      select_ln52_4_fu_385      |    0    |    8    |
|          |      select_ln25_4_fu_393      |    0    |    8    |
|          |      select_ln52_5_fu_407      |    0    |    8    |
|          |      select_ln25_5_fu_415      |    0    |    8    |
|          |      select_ln52_6_fu_429      |    0    |    8    |
|          |      select_ln25_6_fu_437      |    0    |    8    |
|          |       select_ln50_fu_463       |    0    |    8    |
|          |      select_ln50_1_fu_471      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln50_fu_451        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln50_fu_457         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |       en_read_read_fu_58       |    0    |    0    |
|          |      load_read_read_fu_64      |    0    |    0    |
|          |      srst_read_read_fu_70      |    0    |    0    |
|          |  load_data_7_read_2_read_fu_76 |    0    |    0    |
|          |  load_data_6_read_2_read_fu_82 |    0    |    0    |
|   read   |  load_data_5_read_2_read_fu_88 |    0    |    0    |
|          |  load_data_4_read_2_read_fu_94 |    0    |    0    |
|          | load_data_3_read_2_read_fu_100 |    0    |    0    |
|          | load_data_2_read_2_read_fu_106 |    0    |    0    |
|          | load_data_1_read_2_read_fu_112 |    0    |    0    |
|          | load_data_0_read_2_read_fu_118 |    0    |    0    |
|          |      din_read_read_fu_124      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           mrv_fu_489           |    0    |    0    |
|          |          mrv_1_fu_495          |    0    |    0    |
|          |          mrv_2_fu_501          |    0    |    0    |
|          |          mrv_3_fu_507          |    0    |    0    |
|          |          mrv_4_fu_513          |    0    |    0    |
|insertvalue|          mrv_5_fu_519          |    0    |    0    |
|          |          mrv_6_fu_525          |    0    |    0    |
|          |          mrv_7_fu_531          |    0    |    0    |
|          |          mrv_8_fu_537          |    0    |    0    |
|          |          mrv_9_fu_543          |    0    |    0    |
|          |          mrv_10_fu_549         |    0    |    0    |
|          |          mrv_s_fu_555          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   132   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| dout0_0_write_assig_reg_220|    8   |
| dout0_10_write_assi_reg_139|    8   |
| dout0_1_write_assig_reg_211|    8   |
| dout0_2_write_assig_reg_202|    8   |
| dout0_3_write_assig_reg_193|    8   |
| dout0_4_write_assig_reg_184|    8   |
| dout0_5_write_assig_reg_175|    8   |
| dout0_6_write_assig_reg_166|    8   |
| dout0_7_write_assig_reg_130|    8   |
| dout0_8_write_assig_reg_157|    8   |
| dout0_9_write_assig_reg_148|    8   |
|    select_ln25_1_reg_627   |    8   |
|    select_ln25_2_reg_632   |    8   |
|    select_ln25_3_reg_637   |    8   |
|    select_ln25_4_reg_642   |    8   |
|    select_ln25_5_reg_647   |    8   |
|    select_ln25_6_reg_652   |    8   |
|     select_ln25_reg_622    |    8   |
|    select_ln50_1_reg_657   |    8   |
|shift_reg0_regs_0_lo_reg_617|    8   |
|shift_reg0_regs_1_lo_reg_612|    8   |
|shift_reg0_regs_2_lo_reg_607|    8   |
|shift_reg0_regs_3_lo_reg_602|    8   |
|shift_reg0_regs_4_lo_reg_597|    8   |
|shift_reg0_regs_5_lo_reg_592|    8   |
|shift_reg0_regs_6_lo_reg_587|    8   |
|shift_reg0_regs_7_lo_reg_564|    8   |
|shift_reg1_regs_0_lo_reg_581|    8   |
|shift_reg1_regs_1_lo_reg_575|    8   |
|shift_reg1_regs_2_lo_reg_570|    8   |
+----------------------------+--------+
|            Total           |   240  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   132  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   240  |    -   |
+-----------+--------+--------+
|   Total   |   240  |   132  |
+-----------+--------+--------+
