
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: STARGATE-COMMAN

Implementation : synthesis

# Written on Sat Nov 18 16:24:12 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "X:\Graduate\ECEN5863\ProgrammableLogic\Homework4\Question2\C\HW4_Q2C\designer\HW4_Q2C\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start           Requested     Requested     Clock        Clock                   Clock
Level     Clock           Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------
0 -       HW4_Q2C|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     16   
================================================================================================


Clock Load Summary
******************

                Clock     Source        Clock Pin         Non-clock Pin     Non-clock Pin                
Clock           Load      Pin           Seq Example       Seq Example       Comb Example                 
---------------------------------------------------------------------------------------------------------
HW4_Q2C|clk     16        clk(port)     Q_skewed[0].C     -                 inverterString_1[2].I[0](inv)
=========================================================================================================
