# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ROM4x8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8 {C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8/rom4x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:04 on Apr 02,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8" C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8/rom4x8.v 
# -- Compiling module ROM4x8
# 
# Top level modules:
# 	ROM4x8
# End time: 21:08:04 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8/simulation/modelsim {C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8/simulation/modelsim/ROM4x8.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:04 on Apr 02,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8/simulation/modelsim" C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8/simulation/modelsim/ROM4x8.vt 
# -- Compiling module ROM4x8_vlg_tst
# 
# Top level modules:
# 	ROM4x8_vlg_tst
# End time: 21:08:04 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ROM4x8_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ROM4x8_vlg_tst 
# Start time: 21:08:05 on Apr 02,2024
# Loading work.ROM4x8_vlg_tst
# Loading work.ROM4x8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# Running testbench at CIC
run -all
# Break key hit
# Simulation stop requested.
run -continue
# Break key hit
# Break in Module ROM4x8 at C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8/rom4x8.v line 5
# Break key hit
restart
run
# Running testbench at CIC
run
run
run
run
run
run
run
run
run
run
run -all
# Break key hit
# Break in Module ROM4x8_vlg_tst at C:/Users/ricar/Documents/RATT_repositorios/Curso_HDL/Proyectos/ROM4x8/simulation/modelsim/ROM4x8.vt line 21
restart
run -all
# Running testbench at CIC
# Break key hit
# Simulation stop requested.
# End time: 21:58:44 on Apr 02,2024, Elapsed time: 0:50:39
# Errors: 0, Warnings: 0
