$date
	Wed Dec  7 23:14:44 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Equal $end
$var wire 32 ! data1_i [31:0] $end
$var wire 32 " data2_i [31:0] $end
$var wire 1 # data_o $end
$upscope $end
$scope module TestBench $end
$var reg 1 $ Clk $end
$var reg 1 % Reset $end
$var reg 1 & Start $end
$var integer 32 ' counter [31:0] $end
$var integer 32 ( flush [31:0] $end
$var integer 32 ) i [31:0] $end
$var integer 32 * outfile [31:0] $end
$var integer 32 + stall [31:0] $end
$scope module CPU $end
$var wire 1 , branch_flag $end
$var wire 1 $ clk_i $end
$var wire 1 - clk_w $end
$var wire 1 . flush $end
$var wire 1 % rst_i $end
$var wire 1 & start_i $end
$var wire 32 / mux7Write [31:0] $end
$var wire 32 0 mux6ALU [31:0] $end
$var wire 32 1 mux4ALU [31:0] $end
$var wire 5 2 mux3EXMEM [4:0] $end
$var wire 32 3 mux1Out [31:0] $end
$var wire 1 4 memWrite $end
$var wire 1 5 memRead $end
$var wire 1 6 jump_flag $end
$var wire 32 7 inst_addr [31:0] $end
$var wire 32 8 inst [31:0] $end
$var wire 32 9 extended [31:0] $end
$var wire 8 : cm8 [7:0] $end
$var wire 1 ; branch_flagT $end
$var wire 32 < am1 [31:0] $end
$var wire 5 = WB_mux3 [4:0] $end
$var wire 2 > WB_memState [1:0] $end
$var wire 2 ? WB_WBState [1:0] $end
$var wire 1 @ PCWrite $end
$var wire 32 A MUX_7Out [31:0] $end
$var wire 32 B MUX_5Out [31:0] $end
$var wire 8 C MUX8_data [7:0] $end
$var wire 5 D MEM_mux3 [4:0] $end
$var wire 32 E MEM_ALUOut [31:0] $end
$var wire 32 F JUMP_Addr [31:0] $end
$var wire 1 G IFIDWrite $end
$var wire 5 H IERt [4:0] $end
$var wire 5 I IERs [4:0] $end
$var wire 32 J ID_rt [31:0] $end
$var wire 32 K ID_rs [31:0] $end
$var wire 32 L ID_addr [31:0] $end
$var wire 1 M HazardMUX_8 $end
$var wire 1 N Eq_flag $end
$var wire 32 O EX_extend [31:0] $end
$var wire 2 P EX_WB [1:0] $end
$var wire 5 Q EX_Rt [4:0] $end
$var wire 2 R EX_M [1:0] $end
$var wire 32 S Add_pc_o [31:0] $end
$scope module ADD $end
$var wire 32 T data_o [31:0] $end
$var wire 32 U data2_in [31:0] $end
$var wire 32 V data1_in [31:0] $end
$upscope $end
$scope module ALU $end
$var wire 32 W data_o [31:0] $end
$var wire 32 X data2_i [31:0] $end
$var wire 32 Y data1_i [31:0] $end
$var wire 3 Z ALUCtrl_i [2:0] $end
$var reg 32 [ result_temp [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 3 \ ALUCtrl_o [2:0] $end
$var wire 6 ] funct_i [5:0] $end
$var wire 2 ^ ALUOp_i [1:0] $end
$var reg 3 _ aluCtrl_temp [2:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 ` data2_in [31:0] $end
$var wire 32 a data_o [31:0] $end
$var wire 32 b data1_in [31:0] $end
$upscope $end
$scope module Control $end
$var wire 32 c data_in [31:0] $end
$var reg 1 ; branch $end
$var reg 8 d data_out [7:0] $end
$var reg 1 6 jump $end
$upscope $end
$scope module DataMemory $end
$var wire 1 4 memWrite_i $end
$var wire 1 5 memRead_i $end
$var wire 32 e WriteData_i [31:0] $end
$var wire 32 f ALUOut_i [31:0] $end
$var reg 32 g ReadData_o [31:0] $end
$upscope $end
$scope module EX_MEM $end
$var wire 32 h ALUOut_i [31:0] $end
$var wire 1 $ clk_i $end
$var wire 32 i mux7_i [31:0] $end
$var wire 5 j mux3_i [4:0] $end
$var wire 2 k WB_i [1:0] $end
$var wire 2 l MEM_i [1:0] $end
$var reg 32 m ALUOut_o [31:0] $end
$var reg 1 5 MemRead_o $end
$var reg 1 4 MemWrite_o $end
$var reg 2 n WB_o [1:0] $end
$var reg 5 o mux3_o [4:0] $end
$var reg 32 p mux7_o [31:0] $end
$upscope $end
$scope module ForwardingUnit $end
$var wire 5 q EX_MEM_RegRd_i [4:0] $end
$var wire 1 r EX_MEM_regWrite_i $end
$var wire 2 s ForwardA_o [1:0] $end
$var wire 2 t ForwardB_o [1:0] $end
$var wire 1 u MEM_WB_regWrite_i $end
$var wire 5 v MEM_WB_RegRd_i [4:0] $end
$var wire 5 w ID_EX_RegRt [4:0] $end
$var wire 5 x ID_EX_RegRs [4:0] $end
$var reg 2 y fa_temp [1:0] $end
$var reg 2 z fb_temp [1:0] $end
$upscope $end
$scope module HazardDetection $end
$var wire 1 { IDEX_MemRead_i $end
$var wire 1 $ clk_i $end
$var wire 32 | instr_i [31:0] $end
$var wire 5 } IDEX_RegisterRt_i [4:0] $end
$var reg 1 G IFIDWrite_o $end
$var reg 1 M MUX8_o $end
$var reg 1 @ PCWrite_o $end
$upscope $end
$scope module ID_EX $end
$var wire 1 $ clk_i $end
$var wire 4 ~ ctrl_EX_i [3:0] $end
$var wire 2 !" ctrl_M_i [1:0] $end
$var wire 2 "" ctrl_WB_i [1:0] $end
$var wire 5 #" instr1115_i [4:0] $end
$var wire 5 $" instr1620_FW_i [4:0] $end
$var wire 5 %" instr1620_MUX_i [4:0] $end
$var wire 5 &" instr2125_i [4:0] $end
$var wire 32 '" sign_extend_i [31:0] $end
$var wire 32 (" RT_data_i [31:0] $end
$var wire 32 )" RS_data_i [31:0] $end
$var reg 2 *" ALUOp_o [1:0] $end
$var reg 1 +" ALUSrc_o $end
$var reg 32 ," RS_data_o [31:0] $end
$var reg 32 -" RT_data_o [31:0] $end
$var reg 1 ." RegDst_o $end
$var reg 2 /" ctrl_M_o [1:0] $end
$var reg 2 0" ctrl_WB_o [1:0] $end
$var reg 5 1" instr1115_o [4:0] $end
$var reg 5 2" instr1620_FW_o [4:0] $end
$var reg 5 3" instr1620_MUX_o [4:0] $end
$var reg 5 4" instr2125_o [4:0] $end
$var reg 32 5" sign_extend_o [31:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 1 G IFIDWrite_i $end
$var wire 32 6" addr_i [31:0] $end
$var wire 1 $ clk_i $end
$var wire 1 . flush_i $end
$var wire 32 7" instr_i [31:0] $end
$var reg 32 8" addr_o [31:0] $end
$var reg 32 9" instr_o [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 :" instr_o [31:0] $end
$var wire 32 ;" addr_i [31:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 32 <" ReadData_i [31:0] $end
$var wire 2 =" WB_i [1:0] $end
$var wire 1 $ clk_i $end
$var wire 32 >" immed_i [31:0] $end
$var wire 5 ?" mux3_i [4:0] $end
$var reg 32 @" ReadData_o [31:0] $end
$var reg 2 A" WB_o [1:0] $end
$var reg 32 B" immed_o [31:0] $end
$var reg 5 C" mux3_o [4:0] $end
$upscope $end
$scope module MUX_1 $end
$var wire 32 D" data1_i [31:0] $end
$var wire 32 E" data2_i [31:0] $end
$var wire 1 , select_i $end
$var reg 32 F" data_o [31:0] $end
$upscope $end
$scope module MUX_2 $end
$var wire 32 G" data1_i [31:0] $end
$var wire 32 H" data2_i [31:0] $end
$var wire 1 6 select_i $end
$var reg 32 I" data_o [31:0] $end
$upscope $end
$scope module MUX_3 $end
$var wire 5 J" data1_i [4:0] $end
$var wire 5 K" data2_i [4:0] $end
$var wire 1 ." select_i $end
$var reg 5 L" data_o [4:0] $end
$upscope $end
$scope module MUX_4 $end
$var wire 32 M" data2_i [31:0] $end
$var wire 1 +" select_i $end
$var wire 32 N" data1_i [31:0] $end
$var reg 32 O" data_o [31:0] $end
$upscope $end
$scope module MUX_5 $end
$var wire 32 P" data1_i [31:0] $end
$var wire 32 Q" data2_i [31:0] $end
$var wire 1 R" select_i $end
$var reg 32 S" data_o [31:0] $end
$upscope $end
$scope module MUX_6 $end
$var wire 32 T" data1_i [31:0] $end
$var wire 32 U" data2_i [31:0] $end
$var wire 32 V" data3_i [31:0] $end
$var wire 2 W" select_i [1:0] $end
$var reg 32 X" data_o [31:0] $end
$upscope $end
$scope module MUX_7 $end
$var wire 32 Y" data1_i [31:0] $end
$var wire 32 Z" data2_i [31:0] $end
$var wire 32 [" data3_i [31:0] $end
$var wire 2 \" select_i [1:0] $end
$var reg 32 ]" data_o [31:0] $end
$upscope $end
$scope module MUX_8 $end
$var wire 8 ^" data1_i [7:0] $end
$var wire 8 _" data2_i [7:0] $end
$var wire 1 M select_i $end
$var reg 8 `" data_o [7:0] $end
$upscope $end
$scope module PC $end
$var wire 1 @ PCWrite_i $end
$var wire 1 - clk_i $end
$var wire 32 a" pc_i [31:0] $end
$var wire 1 % rst_i $end
$var wire 1 & start_i $end
$var reg 32 b" pc_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 c" RDaddr_i [4:0] $end
$var wire 32 d" RDdata_i [31:0] $end
$var wire 5 e" RSaddr_i [4:0] $end
$var wire 32 f" RSdata_o [31:0] $end
$var wire 5 g" RTaddr_i [4:0] $end
$var wire 32 h" RTdata_o [31:0] $end
$var wire 1 i" RegWrite_i $end
$var wire 1 $ clk_i $end
$upscope $end
$scope module Sign_Extend $end
$var wire 16 j" data_i [15:0] $end
$var wire 32 k" data_o [31:0] $end
$upscope $end
$scope module shiftLeft2_26 $end
$var wire 26 l" data_i [25:0] $end
$var wire 28 m" data_o [27:0] $end
$upscope $end
$scope module shiftLeft2_32 $end
$var wire 32 n" data_i [31:0] $end
$var wire 32 o" data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx00 o"
bx n"
bx00 m"
bx l"
bx k"
bx j"
xi"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
b0 b"
b100 a"
bx `"
b0 _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
xR"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
b100 I"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 H"
b100 G"
b100 F"
bx E"
b100 D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
b0 ;"
b100000000100000 :"
bx 9"
bx 8"
b100000000100000 7"
b100 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
x."
bx -"
bx ,"
x+"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
x{
bx z
bx y
bx x
bx w
bx v
xu
bx t
bx s
xr
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
b0 b
b100 a
b100 `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx00 V
bx U
bx T
b100 S
bx R
bx Q
bx P
bx O
xN
0M
bx L
bx K
bx J
bx I
bx H
0G
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 F
bx E
bx D
bx C
bx B
bx A
0@
bx ?
bx >
bx =
bx <
0;
bx :
bx 9
bx 8
b0 7
06
x5
x4
b100 3
bx 2
bx 1
bx 0
bx /
0.
1-
0,
b0 +
b11 *
b100000 )
b0 (
b0 '
0&
0%
1$
x#
bz "
bz !
$end
#12
1&
1%
#25
0-
0$
#50
b1 ~
b0 !"
b10 ""
b10000001 C
b10000001 `"
b10000001 :
b10000001 d
b10000001 ^"
b10000000010000100 <
b10000000010000100 T
b10000000010000100 E"
b1000 I"
b1000 a"
b10000000010000000 V
b10000000010000000 o"
b10000000010000000 F
b10000000010000000 H"
b10000000010000000 m"
b100000000010010000000000001010 7"
b100000000010010000000000001010 :"
b1000 3
b1000 F"
b1000 G"
b0 &"
b0 $"
b0 %"
b1000 #"
b100000000100000 9
b100000000100000 '"
b100000000100000 k"
b100000000100000 n"
b100000000100000 j"
1N
b0 J
b0 ("
b0 h"
b0 g"
b0 K
b0 )"
b0 f"
b0 e"
b100000000100000 l"
b1000 S
b1000 a
b1000 6"
b1000 D"
b100 7
b100 b
b100 ;"
b100 b"
b100000000100000 8
b100000000100000 c
b100000000100000 |
b100000000100000 9"
b100 L
b100 U
b100 8"
b1 '
1-
1$
#75
0-
0$
#100
b1100 ~
b10001100 C
b10001100 `"
b10001100 :
b10001100 d
b10001100 ^"
b0 W
b0 h
b0 [
b101000 V
b101000 o"
b1001000000000000101000 F
b1001000000000000101000 H"
b1001000000000000101000 m"
b1100 I"
b1100 a"
b0 1
b0 X
b0 O"
b10101101000000000000000000000000 7"
b10101101000000000000000000000000 :"
b1001 $"
b1001 %"
b0 #"
b1010 9
b1010 '"
b1010 k"
b1010 n"
b1010 j"
b1001 g"
b10010000000000001010 l"
b1100 3
b1100 F"
b1100 G"
b10 Z
b10 \
b10 _
0{
b0 A
b0 i
b0 N"
b0 ]"
b0 0
b0 Y
b0 X"
b100000 ]
b0 t
b0 \"
b0 z
b0 s
b0 W"
b0 y
b1000 2
b1000 j
b1000 L"
b1100 S
b1100 a
b1100 6"
b1100 D"
b1000 7
b1000 b
b1000 ;"
b1000 b"
b100000000010010000000000001010 8
b100000000010010000000000001010 c
b100000000010010000000000001010 |
b100000000010010000000000001010 9"
b110000 <
b110000 T
b110000 E"
b1000 L
b1000 U
b1000 8"
0+"
b0 ^
b0 *"
1."
b0 R
b0 l
b0 /"
b10 P
b10 k
b10 0"
b0 -"
b0 Y"
b0 ,"
b0 T"
b100000000100000 O
b100000000100000 5"
b100000000100000 M"
b0 I
b0 x
b0 4"
b0 H
b0 w
b0 2"
b0 Q
b0 }
b0 3"
b0 J"
b1000 1"
b1000 K"
b10 '
1-
1$
#125
0-
0$
#150
b1 !"
b0 ""
b11100 C
b11100 `"
b11100 :
b11100 d
b11100 ^"
b1010 W
b1010 h
b1010 [
b0 V
b0 o"
b100000000000000000000000000 F
b100000000000000000000000000 H"
b100000000000000000000000000 m"
b10000 I"
b10000 a"
b10101101000010010000000000000100 7"
b10101101000010010000000000000100 :"
1r
b1010 1
b1010 X
b1010 O"
b1010 ]
b1001 2
b1001 j
b1001 L"
b1000 &"
b0 $"
b0 %"
b0 9
b0 '"
b0 k"
b0 n"
b0 j"
b0 g"
b1000 e"
b1000000000000000000000000 l"
b10000 3
b10000 F"
b10000 G"
b10000 S
b10000 a
b10000 6"
b10000 D"
b1100 7
b1100 b
b1100 ;"
b1100 b"
04
05
b1000 D
b1000 o
b1000 q
b1000 ?"
b0 /
b0 e
b0 p
b0 E
b0 f
b0 m
b0 >"
b0 V"
b0 ["
b10 >
b10 n
b10 ="
1+"
b10 ^
b10 *"
0."
b1010 O
b1010 5"
b1010 M"
b1001 H
b1001 w
b1001 2"
b1001 Q
b1001 }
b1001 3"
b1001 J"
b0 1"
b0 K"
b10101101000000000000000000000000 8
b10101101000000000000000000000000 c
b10101101000000000000000000000000 |
b10101101000000000000000000000000 9"
b1100 <
b1100 T
b1100 E"
b1100 L
b1100 U
b1100 8"
b11 '
1-
1$
#175
0-
0$
#200
b10000 V
b10000 o"
b100001001000000000000010000 F
b100001001000000000000010000 H"
b100001001000000000000010000 m"
b10100 I"
b10100 a"
b0 W
b0 h
b0 [
b10001101000011010000000000000100 7"
b10001101000011010000000000000100 :"
b1001 $"
b1001 %"
b100 9
b100 '"
b100 k"
b100 n"
b100 j"
b1001 g"
b1000010010000000000000100 l"
b10100 3
b10100 F"
b10100 G"
b0 1
b0 X
b0 O"
b0 ]
b0 2
b0 j
b0 L"
b1 s
b1 W"
b1 y
b0 B
b0 S"
b0 U"
b0 Z"
b0 d"
1u
0R"
1i"
b10100 S
b10100 a
b10100 6"
b10100 D"
b10000 7
b10000 b
b10000 ;"
b10000 b"
b10101101000010010000000000000100 8
b10101101000010010000000000000100 c
b10101101000010010000000000000100 |
b10101101000010010000000000000100 9"
b100000 <
b100000 T
b100000 E"
b10000 L
b10000 U
b10000 8"
b1 R
b1 l
b1 /"
b0 P
b0 k
b0 0"
b0 O
b0 5"
b0 M"
b1000 I
b1000 x
b1000 4"
b0 H
b0 w
b0 2"
b0 Q
b0 }
b0 3"
b0 J"
b1001 D
b1001 o
b1001 q
b1001 ?"
b1010 E
b1010 f
b1010 m
b1010 >"
b1010 V"
b1010 ["
b1000 =
b1000 v
b1000 C"
b1000 c"
b0 B"
b0 P"
b10 ?
b10 A"
b100 '
1-
1$
#225
0-
0$
#250
b10 !"
b11 ""
b11101100 C
b11101100 `"
b11101100 :
b11101100 d
b11101100 ^"
b1010 A
b1010 i
b1010 N"
b1010 ]"
b100 W
b100 h
b100 [
b100001101000000000000010000 F
b100001101000000000000010000 H"
b100001101000000000000010000 m"
b11000 I"
b11000 a"
b1101010010111100000100000 7"
b1101010010111100000100000 :"
b1010 B
b1010 S"
b1010 U"
b1010 Z"
b1010 d"
0r
b100 1
b100 X
b100 O"
b100 ]
b1 t
b1 \"
b1 z
b0 s
b0 W"
b0 y
b1001 2
b1001 j
b1001 L"
b1101 $"
b1101 %"
b1101 g"
b1000011010000000000000100 l"
b11000 3
b11000 F"
b11000 G"
b11000 S
b11000 a
b11000 6"
b11000 D"
b10100 7
b10100 b
b10100 ;"
b10100 b"
b1001 =
b1001 v
b1001 C"
b1001 c"
b1010 B"
b1010 P"
14
b0 D
b0 o
b0 q
b0 ?"
b0 E
b0 f
b0 m
b0 >"
b0 V"
b0 ["
b0 >
b0 n
b0 ="
b100 O
b100 5"
b100 M"
b1001 H
b1001 w
b1001 2"
b1001 Q
b1001 }
b1001 3"
b1001 J"
b10001101000011010000000000000100 8
b10001101000011010000000000000100 c
b10001101000011010000000000000100 |
b10001101000011010000000000000100 9"
b100100 <
b100100 T
b100100 E"
b10100 L
b10100 U
b10100 8"
b101 '
1-
1$
#275
0-
0$
#300
b1 ~
b0 !"
b10 ""
b10000001 C
b10000001 `"
b10000001 :
b10000001 d
b10000001 ^"
b11110000010000000 V
b11110000010000000 o"
b110101001011110000010000000 F
b110101001011110000010000000 H"
b110101001011110000010000000 m"
b11100 I"
b11100 a"
b100000000010100000000000001101 7"
b100000000010100000000000001101 :"
b1101 &"
b1001 $"
b1001 %"
b1111 #"
b111100000100000 9
b111100000100000 '"
b111100000100000 k"
b111100000100000 n"
b111100000100000 j"
0N
b1010 J
b1010 ("
b1010 h"
b1001 g"
b1101 e"
b1101010010111100000100000 l"
b11100 3
b11100 F"
b11100 G"
1{
b1101 2
b1101 j
b1101 L"
b0 A
b0 i
b0 N"
b0 ]"
b0 t
b0 \"
b0 z
b0 B
b0 S"
b0 U"
b0 Z"
b0 d"
0u
0i"
b11100 S
b11100 a
b11100 6"
b11100 D"
b11000 7
b11000 b
b11000 ;"
b11000 b"
b1101010010111100000100000 8
b1101010010111100000100000 c
b1101010010111100000100000 |
b1101010010111100000100000 9"
b11110000010011000 <
b11110000010011000 T
b11110000010011000 E"
b11000 L
b11000 U
b11000 8"
b10 R
b10 l
b10 /"
b11 P
b11 k
b11 0"
b1101 H
b1101 w
b1101 2"
b1101 Q
b1101 }
b1101 3"
b1101 J"
b1001 D
b1001 o
b1001 q
b1001 ?"
b1010 /
b1010 e
b1010 p
b100 E
b100 f
b100 m
b100 >"
b100 V"
b100 ["
b0 =
b0 v
b0 C"
b0 c"
b0 B"
b0 P"
b0 ?
b0 A"
b110 '
1-
1$
#325
0-
0$
#350
b1010 g
b1010 <"
b10001100 :
b10001100 d
b10001100 ^"
b100 0
b100 Y
b100 X"
b10 s
b10 W"
b10 y
b1110 W
b1110 h
b1110 [
b110100 V
b110100 o"
b1010000000000000110100 F
b1010000000000000110100 H"
b1010000000000000110100 m"
b100000 I"
b100000 a"
b0 ~
b0 ""
b1001010010101100000011000 7"
b1001010010101100000011000 :"
b100 B
b100 S"
b100 U"
b100 Z"
b100 d"
1r
0{
b1010 A
b1010 i
b1010 N"
b1010 ]"
b1010 1
b1010 X
b1010 O"
b100000 ]
b1111 2
b1111 j
b1111 L"
b0 &"
b1010 $"
b1010 %"
b0 #"
b1101 9
b1101 '"
b1101 k"
b1101 n"
b1101 j"
1N
b0 J
b0 ("
b0 h"
b1010 g"
b0 e"
b10100000000000001101 l"
b100000 3
b100000 F"
b100000 G"
b0 C
b0 `"
b100000 S
b100000 a
b100000 6"
b100000 D"
b11100 7
b11100 b
b11100 ;"
b11100 b"
b1001 =
b1001 v
b1001 C"
b1001 c"
b100 B"
b100 P"
04
15
b1101 D
b1101 o
b1101 q
b1101 ?"
b0 /
b0 e
b0 p
b11 >
b11 n
b11 ="
0+"
b0 ^
b0 *"
1."
b0 R
b0 l
b0 /"
b10 P
b10 k
b10 0"
b1010 -"
b1010 Y"
b111100000100000 O
b111100000100000 5"
b111100000100000 M"
b1101 I
b1101 x
b1101 4"
b1001 H
b1001 w
b1001 2"
b1001 Q
b1001 }
b1001 3"
b1001 J"
b1111 1"
b1111 K"
b100000000010100000000000001101 8
b100000000010100000000000001101 c
b100000000010100000000000001101 |
b100000000010100000000000001101 9"
b1010000 <
b1010000 T
b1010000 E"
b11100 L
b11100 U
b11100 8"
1M
1G
1@
b111 '
1-
1$
#375
0-
0$
#400
b1100 ~
b10 ""
b0 W
b0 h
b0 [
b10001100 C
b10001100 `"
b0 1
b0 X
b0 O"
b1101 ]
b1010 2
b1010 j
b1010 L"
b0 0
b0 Y
b0 X"
b0 A
b0 i
b0 N"
b0 ]"
b0 s
b0 W"
b0 y
b1010 B
b1010 S"
b1010 U"
b1010 Z"
b1010 d"
1u
1R"
1i"
0M
0G
0@
0."
b0 P
b0 k
b0 0"
b0 -"
b0 Y"
b1101 O
b1101 5"
b1101 M"
b0 I
b0 x
b0 4"
b1010 H
b1010 w
b1010 2"
b1010 Q
b1010 }
b1010 3"
b1010 J"
b0 1"
b0 K"
05
b1111 D
b1111 o
b1111 q
b1111 ?"
b1010 /
b1010 e
b1010 p
b1110 E
b1110 f
b1110 m
b1110 >"
b1110 V"
b1110 ["
b10 >
b10 n
b10 ="
b1101 =
b1101 v
b1101 C"
b1101 c"
b1010 @"
b1010 Q"
b11 ?
b11 A"
b1000 '
1-
1$
#425
0-
0$
#450
b1 ~
b10000001 C
b10000001 `"
b10000001 :
b10000001 d
b10000001 ^"
b1101 W
b1101 h
b1101 [
b10110000001100000 V
b10110000001100000 o"
b100101001010110000001100000 F
b100101001010110000001100000 H"
b100101001010110000001100000 m"
b100100 I"
b100100 a"
b1000000000000000000000001011 7"
b1000000000000000000000001011 :"
b1110 B
b1110 S"
b1110 U"
b1110 Z"
b1110 d"
0R"
0r
b1101 1
b1101 X
b1101 O"
b1001 &"
b1001 $"
b1001 %"
b1011 #"
b101100000011000 9
b101100000011000 '"
b101100000011000 k"
b101100000011000 n"
b101100000011000 j"
b1010 J
b1010 ("
b1010 h"
b1001 g"
1N
b1010 K
b1010 )"
b1010 f"
b1001 e"
b1001010010101100000011000 l"
b100100 3
b100100 F"
b100100 G"
b100100 S
b100100 a
b100100 6"
b100100 D"
b100000 7
b100000 b
b100000 ;"
b100000 b"
b1111 =
b1111 v
b1111 C"
b1111 c"
b1110 B"
b1110 P"
b10 ?
b10 A"
b1010 D
b1010 o
b1010 q
b1010 ?"
b0 /
b0 e
b0 p
b0 E
b0 f
b0 m
b0 >"
b0 V"
b0 ["
b0 >
b0 n
b0 ="
1+"
b10 ^
b10 *"
b10 P
b10 k
b10 0"
b1001010010101100000011000 8
b1001010010101100000011000 c
b1001010010101100000011000 |
b1001010010101100000011000 9"
b10110000010000000 <
b10110000010000000 T
b10110000010000000 E"
b100000 L
b100000 U
b100000 8"
b1001 '
1-
1$
#475
0-
0$
#500
b0 ~
b0 ""
b0 C
b0 `"
b0 :
b0 d
b0 ^"
b101100 V
b101100 o"
b101100 F
b101100 H"
b101100 m"
0.
b101000 I"
b101000 a"
b1100100 W
b1100100 h
b1100100 [
b100001001010010000000000000001 7"
b100001001010010000000000000001 :"
b0 &"
b0 $"
b0 %"
b0 #"
b1011 9
b1011 '"
b1011 k"
b1011 n"
b1011 j"
b0 J
b0 ("
b0 h"
b0 g"
1N
b0 K
b0 )"
b0 f"
b0 e"
b1011 l"
06
b101000 3
b101000 F"
b101000 G"
b111 Z
b111 \
b111 _
b1010 1
b1010 X
b1010 O"
b11000 ]
b1011 2
b1011 j
b1011 L"
b1010 0
b1010 Y
b1010 X"
b1010 A
b1010 i
b1010 N"
b1010 ]"
1r
b0 B
b0 S"
b0 U"
b0 Z"
b0 d"
0u
0i"
b101000 S
b101000 a
b101000 6"
b101000 D"
b100100 7
b100100 b
b100100 ;"
b100100 b"
b1000000000000000000000001011 8
b1000000000000000000000001011 c
b1000000000000000000000001011 |
b1000000000000000000000001011 9"
b1010000 <
b1010000 T
b1010000 E"
b100100 L
b100100 U
b100100 8"
0+"
b0 ^
b0 *"
1."
b1010 -"
b1010 Y"
b1010 ,"
b1010 T"
b101100000011000 O
b101100000011000 5"
b101100000011000 M"
b1001 I
b1001 x
b1001 4"
b1001 H
b1001 w
b1001 2"
b1001 Q
b1001 }
b1001 3"
b1001 J"
b1011 1"
b1011 K"
b1101 E
b1101 f
b1101 m
b1101 >"
b1101 V"
b1101 ["
b10 >
b10 n
b10 ="
b1010 =
b1010 v
b1010 C"
b1010 c"
b0 B"
b0 P"
b0 ?
b0 A"
b1010 '
1-
1$
#525
0-
0$
#550
b1100 ~
b10 ""
b10001100 C
b10001100 `"
b10001100 :
b10001100 d
b10001100 ^"
b0 1
b0 X
b0 O"
b0 W
b0 h
b0 [
b100 V
b100 o"
b100101001000000000000000100 F
b100101001000000000000000100 H"
b100101001000000000000000100 m"
b101100 I"
b101100 a"
b1101 B
b1101 S"
b1101 U"
b1101 Z"
b1101 d"
1u
1i"
b0 A
b0 i
b0 N"
b0 ]"
b0 0
b0 Y
b0 X"
b1011 ]
b0 2
b0 j
b0 L"
b1001 &"
b1001 $"
b1001 %"
b1 9
b1 '"
b1 k"
b1 n"
b1 j"
b1010 J
b1010 ("
b1010 h"
b1001 g"
1N
b1010 K
b1010 )"
b1010 f"
b1001 e"
b1001010010000000000000001 l"
b101100 3
b101100 F"
b101100 G"
b101100 S
b101100 a
b101100 6"
b101100 D"
b101000 7
b101000 b
b101000 ;"
b101000 b"
b1101 B"
b1101 P"
b10 ?
b10 A"
b1011 D
b1011 o
b1011 q
b1011 ?"
b1010 /
b1010 e
b1010 p
b1100100 E
b1100100 f
b1100100 m
b1100100 >"
b1100100 V"
b1100100 ["
0."
b0 P
b0 k
b0 0"
b0 -"
b0 Y"
b0 ,"
b0 T"
b1011 O
b1011 5"
b1011 M"
b0 I
b0 x
b0 4"
b0 H
b0 w
b0 2"
b0 Q
b0 }
b0 3"
b0 J"
b0 1"
b0 K"
b100001001010010000000000000001 8
b100001001010010000000000000001 c
b100001001010010000000000000001 |
b100001001010010000000000000001 9"
b101100 <
b101100 T
b101100 E"
b101000 L
b101000 U
b101000 8"
b1011 '
1-
1$
#575
0-
0$
#600
b110000 I"
b110000 a"
b1011 W
b1011 h
b1011 [
b1010010010101000000100010 7"
b1010010010101000000100010 :"
b110000 3
b110000 F"
b110000 G"
b10 Z
b10 \
b10 _
b1 1
b1 X
b1 O"
b1 ]
b1001 2
b1001 j
b1001 L"
b1010 0
b1010 Y
b1010 X"
b1010 A
b1010 i
b1010 N"
b1010 ]"
0r
b1100100 B
b1100100 S"
b1100100 U"
b1100100 Z"
b1100100 d"
b110000 S
b110000 a
b110000 6"
b110000 D"
b101100 7
b101100 b
b101100 ;"
b101100 b"
b110000 <
b110000 T
b110000 E"
b101100 L
b101100 U
b101100 8"
1+"
b10 ^
b10 *"
b10 P
b10 k
b10 0"
b1010 -"
b1010 Y"
b1010 ,"
b1010 T"
b1 O
b1 5"
b1 M"
b1001 I
b1001 x
b1001 4"
b1001 H
b1001 w
b1001 2"
b1001 Q
b1001 }
b1001 3"
b1001 J"
b0 D
b0 o
b0 q
b0 ?"
b0 /
b0 e
b0 p
b0 E
b0 f
b0 m
b0 >"
b0 V"
b0 ["
b0 >
b0 n
b0 ="
b1011 =
b1011 v
b1011 C"
b1011 c"
b1100100 B"
b1100100 P"
b1100 '
1-
1$
#625
0-
0$
#650
b1 ~
b10000001 C
b10000001 `"
b10000001 :
b10000001 d
b10000001 ^"
b1100 W
b1100 h
b1100 [
b1011 A
b1011 i
b1011 N"
b1011 ]"
b1011 0
b1011 Y
b1011 X"
b10100000010001000 V
b10100000010001000 o"
b101001001010100000010001000 F
b101001001010100000010001000 H"
b101001001010100000010001000 m"
b110100 I"
b110100 a"
b1001010100101100000100100 7"
b1001010100101100000100100 :"
b0 B
b0 S"
b0 U"
b0 Z"
b0 d"
0u
0i"
b10 t
b10 \"
b10 z
b10 s
b10 W"
b10 y
1r
b1010 &"
b1010 #"
b101000000100010 9
b101000000100010 '"
b101000000100010 k"
b101000000100010 n"
b101000000100010 j"
0N
b1101 K
b1101 )"
b1101 f"
b1010 e"
b1010010010101000000100010 l"
b110100 3
b110100 F"
b110100 G"
b110100 S
b110100 a
b110100 6"
b110100 D"
b110000 7
b110000 b
b110000 ;"
b110000 b"
b0 =
b0 v
b0 C"
b0 c"
b0 B"
b0 P"
b0 ?
b0 A"
b1001 D
b1001 o
b1001 q
b1001 ?"
b1010 /
b1010 e
b1010 p
b1011 E
b1011 f
b1011 m
b1011 >"
b1011 V"
b1011 ["
b10 >
b10 n
b10 ="
b1010010010101000000100010 8
b1010010010101000000100010 c
b1010010010101000000100010 |
b1010010010101000000100010 9"
b10100000010111000 <
b10100000010111000 T
b10100000010111000 E"
b110000 L
b110000 U
b110000 8"
b1101 '
1-
1$
#675
0-
0$
#700
b10110000010010000 V
b10110000010010000 o"
b100101010010110000010010000 F
b100101010010110000010010000 H"
b100101010010110000010010000 m"
b111000 I"
b111000 a"
b10 W
b10 h
b10 [
b1010010110110000000100101 7"
b1010010110110000000100101 :"
b1001 &"
b1010 $"
b1010 %"
b1011 #"
b101100000100100 9
b101100000100100 '"
b101100000100100 k"
b101100000100100 n"
b101100000100100 j"
b1101 J
b1101 ("
b1101 h"
b1010 g"
0N
b1010 K
b1010 )"
b1010 f"
b1001 e"
b1001010100101100000100100 l"
b111000 3
b111000 F"
b111000 G"
b110 Z
b110 \
b110 _
b1011 1
b1011 X
b1011 O"
b100010 ]
b1010 2
b1010 j
b1010 L"
b1101 0
b1101 Y
b1101 X"
b1 t
b1 \"
b1 z
b0 s
b0 W"
b0 y
b1011 B
b1011 S"
b1011 U"
b1011 Z"
b1011 d"
1u
1i"
b111000 S
b111000 a
b111000 6"
b111000 D"
b110100 7
b110100 b
b110100 ;"
b110100 b"
b1001010100101100000100100 8
b1001010100101100000100100 c
b1001010100101100000100100 |
b1001010100101100000100100 9"
b10110000011000100 <
b10110000011000100 T
b10110000011000100 E"
b110100 L
b110100 U
b110100 8"
0+"
b0 ^
b0 *"
1."
b1101 ,"
b1101 T"
b101000000100010 O
b101000000100010 5"
b101000000100010 M"
b1010 I
b1010 x
b1010 4"
b1010 1"
b1010 K"
b1011 /
b1011 e
b1011 p
b1100 E
b1100 f
b1100 m
b1100 >"
b1100 V"
b1100 ["
b1001 =
b1001 v
b1001 C"
b1001 c"
b1011 B"
b1011 P"
b10 ?
b10 A"
b1110 '
1-
1$
#725
0-
0$
#750
b10 1
b10 X
b10 O"
b0 W
b0 h
b0 [
b0 Z
b0 \
b0 _
b11000000010010100 V
b11000000010010100 o"
b101001011011000000010010100 F
b101001011011000000010010100 H"
b101001011011000000010010100 m"
b111100 I"
b111100 a"
b0 7"
b0 :"
b1100 B
b1100 S"
b1100 U"
b1100 Z"
b1100 d"
b10 A
b10 i
b10 N"
b10 ]"
b1100 0
b1100 Y
b1100 X"
b100100 ]
b1 s
b1 W"
b1 y
b10 t
b10 \"
b10 z
b1011 2
b1011 j
b1011 L"
b1010 &"
b1011 $"
b1011 %"
b1100 #"
b110000000100101 9
b110000000100101 '"
b110000000100101 k"
b110000000100101 n"
b110000000100101 j"
b1100100 J
b1100100 ("
b1100100 h"
b1011 g"
0N
b1010 e"
b1010010110110000000100101 l"
b111100 3
b111100 F"
b111100 G"
b111100 S
b111100 a
b111100 6"
b111100 D"
b111000 7
b111000 b
b111000 ;"
b111000 b"
b1100 B"
b1100 P"
b1010 D
b1010 o
b1010 q
b1010 ?"
b10 E
b10 f
b10 m
b10 >"
b10 V"
b10 ["
b1101 -"
b1101 Y"
b1010 ,"
b1010 T"
b101100000100100 O
b101100000100100 5"
b101100000100100 M"
b1001 I
b1001 x
b1001 4"
b1010 H
b1010 w
b1010 2"
b1010 Q
b1010 }
b1010 3"
b1010 J"
b1011 1"
b1011 K"
b1010010110110000000100101 8
b1010010110110000000100101 c
b1010010110110000000100101 |
b1010010110110000000100101 9"
b11000000011001100 <
b11000000011001100 T
b11000000011001100 E"
b111000 L
b111000 U
b111000 8"
b1101 K
b1101 )"
b1101 f"
b1111 '
1-
1$
#775
0-
0$
#800
b10 W
b10 h
b10 [
b0 V
b0 o"
b0 F
b0 H"
b0 m"
b1000000 I"
b1000000 a"
b1 Z
b1 \
b1 _
b0 &"
b0 $"
b0 %"
b0 #"
b0 9
b0 '"
b0 k"
b0 n"
b0 j"
1N
b0 J
b0 ("
b0 h"
b0 g"
b0 K
b0 )"
b0 f"
b0 e"
b0 l"
b1000000 3
b1000000 F"
b1000000 G"
b0 1
b0 X
b0 O"
b100101 ]
b1100 2
b1100 j
b1100 L"
b10 0
b10 Y
b10 X"
b0 A
b0 i
b0 N"
b0 ]"
b10 t
b10 \"
b10 z
b1 s
b1 W"
b1 y
b10 B
b10 S"
b10 U"
b10 Z"
b10 d"
b1000000 S
b1000000 a
b1000000 6"
b1000000 D"
b111100 7
b111100 b
b111100 ;"
b111100 b"
b0 8
b0 c
b0 |
b0 9"
b111100 <
b111100 T
b111100 E"
b111100 L
b111100 U
b111100 8"
b1100100 -"
b1100100 Y"
b1101 ,"
b1101 T"
b110000000100101 O
b110000000100101 5"
b110000000100101 M"
b1010 I
b1010 x
b1010 4"
b1011 H
b1011 w
b1011 2"
b1011 Q
b1011 }
b1011 3"
b1011 J"
b1100 1"
b1100 K"
b1011 D
b1011 o
b1011 q
b1011 ?"
b10 /
b10 e
b10 p
b0 E
b0 f
b0 m
b0 >"
b0 V"
b0 ["
b1010 =
b1010 v
b1010 C"
b1010 c"
b10 B"
b10 P"
b10000 '
1-
1$
#825
0-
0$
#850
b0 W
b0 h
b0 [
b1000100 I"
b1000100 a"
b0 B
b0 S"
b0 U"
b0 Z"
b0 d"
b0 0
b0 Y
b0 X"
b0 ]
b0 t
b0 \"
b0 z
b0 s
b0 W"
b0 y
b0 2
b0 j
b0 L"
b1000100 3
b1000100 F"
b1000100 G"
b1000100 S
b1000100 a
b1000100 6"
b1000100 D"
b1000000 7
b1000000 b
b1000000 ;"
b1000000 b"
b1011 =
b1011 v
b1011 C"
b1011 c"
b0 B"
b0 P"
b1100 D
b1100 o
b1100 q
b1100 ?"
b0 /
b0 e
b0 p
b10 E
b10 f
b10 m
b10 >"
b10 V"
b10 ["
b0 -"
b0 Y"
b0 ,"
b0 T"
b0 O
b0 5"
b0 M"
b0 I
b0 x
b0 4"
b0 H
b0 w
b0 2"
b0 Q
b0 }
b0 3"
b0 J"
b0 1"
b0 K"
b1000000 <
b1000000 T
b1000000 E"
b1000000 L
b1000000 U
b1000000 8"
b10001 '
1-
1$
#875
0-
0$
#900
b1001000 I"
b1001000 a"
b1001000 3
b1001000 F"
b1001000 G"
b10 B
b10 S"
b10 U"
b10 Z"
b10 d"
b1001000 S
b1001000 a
b1001000 6"
b1001000 D"
b1000100 7
b1000100 b
b1000100 ;"
b1000100 b"
b1000100 <
b1000100 T
b1000100 E"
b1000100 L
b1000100 U
b1000100 8"
b0 D
b0 o
b0 q
b0 ?"
b0 E
b0 f
b0 m
b0 >"
b0 V"
b0 ["
b1100 =
b1100 v
b1100 C"
b1100 c"
b10 B"
b10 P"
b10010 '
1-
1$
#925
0-
0$
#950
b1001100 I"
b1001100 a"
b0 B
b0 S"
b0 U"
b0 Z"
b0 d"
b1001100 3
b1001100 F"
b1001100 G"
b1001100 S
b1001100 a
b1001100 6"
b1001100 D"
b1001000 7
b1001000 b
b1001000 ;"
b1001000 b"
b0 =
b0 v
b0 C"
b0 c"
b0 B"
b0 P"
b1001000 <
b1001000 T
b1001000 E"
b1001000 L
b1001000 U
b1001000 8"
b10011 '
1-
1$
#975
0-
0$
#1000
b1010000 I"
b1010000 a"
b1010000 3
b1010000 F"
b1010000 G"
b1010000 S
b1010000 a
b1010000 6"
b1010000 D"
b1001100 7
b1001100 b
b1001100 ;"
b1001100 b"
b1001100 <
b1001100 T
b1001100 E"
b1001100 L
b1001100 U
b1001100 8"
b10100 '
1-
1$
#1025
0-
0$
#1050
b1010100 I"
b1010100 a"
b1010100 3
b1010100 F"
b1010100 G"
b1010100 S
b1010100 a
b1010100 6"
b1010100 D"
b1010000 7
b1010000 b
b1010000 ;"
b1010000 b"
b1010000 <
b1010000 T
b1010000 E"
b1010000 L
b1010000 U
b1010000 8"
b10101 '
1-
1$
#1075
0-
0$
#1100
b1011000 I"
b1011000 a"
b1011000 3
b1011000 F"
b1011000 G"
b1011000 S
b1011000 a
b1011000 6"
b1011000 D"
b1010100 7
b1010100 b
b1010100 ;"
b1010100 b"
b1010100 <
b1010100 T
b1010100 E"
b1010100 L
b1010100 U
b1010100 8"
b10110 '
1-
1$
#1125
0-
0$
#1150
b1011100 I"
b1011100 a"
b1011100 3
b1011100 F"
b1011100 G"
b1011100 S
b1011100 a
b1011100 6"
b1011100 D"
b1011000 7
b1011000 b
b1011000 ;"
b1011000 b"
b1011000 <
b1011000 T
b1011000 E"
b1011000 L
b1011000 U
b1011000 8"
b10111 '
1-
1$
#1175
0-
0$
#1200
b1100000 I"
b1100000 a"
b1100000 3
b1100000 F"
b1100000 G"
b1100000 S
b1100000 a
b1100000 6"
b1100000 D"
b1011100 7
b1011100 b
b1011100 ;"
b1011100 b"
b1011100 <
b1011100 T
b1011100 E"
b1011100 L
b1011100 U
b1011100 8"
b11000 '
1-
1$
#1225
0-
0$
#1250
b1100100 I"
b1100100 a"
b1100100 3
b1100100 F"
b1100100 G"
b1100100 S
b1100100 a
b1100100 6"
b1100100 D"
b1100000 7
b1100000 b
b1100000 ;"
b1100000 b"
b1100000 <
b1100000 T
b1100000 E"
b1100000 L
b1100000 U
b1100000 8"
b11001 '
1-
1$
#1275
0-
0$
#1300
b1101000 I"
b1101000 a"
b1101000 3
b1101000 F"
b1101000 G"
b1101000 S
b1101000 a
b1101000 6"
b1101000 D"
b1100100 7
b1100100 b
b1100100 ;"
b1100100 b"
b1100100 <
b1100100 T
b1100100 E"
b1100100 L
b1100100 U
b1100100 8"
b11010 '
1-
1$
#1325
0-
0$
#1350
b1101100 I"
b1101100 a"
b1101100 3
b1101100 F"
b1101100 G"
b1101100 S
b1101100 a
b1101100 6"
b1101100 D"
b1101000 7
b1101000 b
b1101000 ;"
b1101000 b"
b1101000 <
b1101000 T
b1101000 E"
b1101000 L
b1101000 U
b1101000 8"
b11011 '
1-
1$
#1375
0-
0$
#1400
b1110000 I"
b1110000 a"
b1110000 3
b1110000 F"
b1110000 G"
b1110000 S
b1110000 a
b1110000 6"
b1110000 D"
b1101100 7
b1101100 b
b1101100 ;"
b1101100 b"
b1101100 <
b1101100 T
b1101100 E"
b1101100 L
b1101100 U
b1101100 8"
b11100 '
1-
1$
#1425
0-
0$
#1450
b1110100 I"
b1110100 a"
b1110100 3
b1110100 F"
b1110100 G"
b1110100 S
b1110100 a
b1110100 6"
b1110100 D"
b1110000 7
b1110000 b
b1110000 ;"
b1110000 b"
b1110000 <
b1110000 T
b1110000 E"
b1110000 L
b1110000 U
b1110000 8"
b11101 '
1-
1$
#1475
0-
0$
#1500
b1111000 I"
b1111000 a"
b1111000 3
b1111000 F"
b1111000 G"
b1111000 S
b1111000 a
b1111000 6"
b1111000 D"
b1110100 7
b1110100 b
b1110100 ;"
b1110100 b"
b1110100 <
b1110100 T
b1110100 E"
b1110100 L
b1110100 U
b1110100 8"
b11110 '
1-
1$
#1525
0-
0$
#1550
