/*!Peripheral access API for STM32H747_CM4 microcontrollers (generated using svd2rust v0.36.1 (4052ce6 2025-04-04))

You can find an overview of the generated API [here].

API features to be included in the [next] svd2rust release can be generated by cloning the svd2rust [repository], checking out the above commit, and running `cargo doc --open`.

[here]: https://docs.rs/svd2rust/0.36.1/svd2rust/#peripheral-api
[next]: https://github.com/rust-embedded/svd2rust/blob/master/CHANGELOG.md#unreleased
[repository]: https://github.com/rust-embedded/svd2rust*/
///Number available in the NVIC for configuring priority
pub const NVIC_PRIO_BITS: u8 = 4;
#[cfg(feature = "rt")]
pub use self::Interrupt as interrupt;
pub use cortex_m::peripheral::Peripherals as CorePeripherals;
pub use cortex_m::peripheral::{CBP, CPUID, DCB, DWT, FPB, FPU, ITM, MPU, NVIC, SCB, SYST, TPIU};
#[cfg(feature = "rt")]
pub use cortex_m_rt::interrupt;
#[cfg(feature = "rt")]
extern "C" {
    fn WWDG2();
    fn PVD_PVM();
    fn RTC_TAMP_STAMP_CSS_LSE();
    fn RTC_WKUP();
    fn RCC();
    fn EXTI0();
    fn EXTI1();
    fn EXTI2();
    fn EXTI3();
    fn EXTI4();
    fn DMA_STR0();
    fn DMA_STR1();
    fn DMA_STR2();
    fn DMA_STR3();
    fn DMA_STR4();
    fn DMA_STR5();
    fn DMA_STR6();
    fn ADC1_2();
    fn FDCAN1_IT0();
    fn FDCAN2_IT0();
    fn FDCAN1_IT1();
    fn FDCAN2_IT1();
    fn EXTI9_5();
    fn TIM1_BRK();
    fn TIM1_UP();
    fn TIM1_TRG_COM();
    fn TIM_CC();
    fn TIM2();
    fn TIM3();
    fn TIM4();
    fn I2C1_EV();
    fn I2C1_ER();
    fn I2C2_EV();
    fn I2C2_ER();
    fn SPI1();
    fn SPI2();
    fn USART1();
    fn USART2();
    fn USART3();
    fn EXTI15_10();
    fn RTC_ALARM();
    fn TIM8_BRK_TIM12();
    fn TIM8_UP_TIM13();
    fn TIM8_TRG_COM_TIM14();
    fn TIM8_CC();
    fn DMA1_STR7();
    fn FMC();
    fn SDMMC1();
    fn TIM5();
    fn SPI3();
    fn UART4();
    fn UART5();
    fn TIM6_DAC();
    fn TIM7();
    fn DMA2_STR0();
    fn DMA2_STR1();
    fn DMA2_STR2();
    fn DMA2_STR3();
    fn DMA2_STR4();
    fn ETH();
    fn ETH_WKUP();
    fn FDCAN_CAL();
    fn CM7_SEV_IT();
    fn DMA2_STR5();
    fn DMA2_STR6();
    fn DMA2_STR7();
    fn USART6();
    fn I2C3_EV();
    fn I2C3_ER();
    fn OTG_HS_EP1_OUT();
    fn OTG_HS_EP1_IN();
    fn OTG_HS_WKUP();
    fn OTG_HS();
    fn DCMI();
    fn HASH_RNG();
    fn FPU();
    fn UART7();
    fn UART8();
    fn SPI4();
    fn SPI5();
    fn SPI6();
    fn SAI1();
    fn LTDC();
    fn LTDC_ER();
    fn DMA2D();
    fn SAI2();
    fn QUADSPI();
    fn LPTIM1();
    fn CEC();
    fn I2C4_EV();
    fn I2C4_ER();
    fn SPDIF();
    fn OTG_FS_EP1_OUT();
    fn OTG_FS_EP1_IN();
    fn OTG_FS_WKUP();
    fn OTG_FS();
    fn DMAMUX1_OV();
    fn HRTIM1_MST();
    fn HRTIM1_TIMA();
    fn HRTIM_TIMB();
    fn HRTIM1_TIMC();
    fn HRTIM1_TIMD();
    fn HRTIM_TIME();
    fn HRTIM1_FLT();
    fn DFSDM1_FLT0();
    fn DFSDM1_FLT1();
    fn DFSDM1_FLT2();
    fn DFSDM1_FLT3();
    fn SAI3();
    fn SWPMI1();
    fn TIM15();
    fn TIM16();
    fn TIM17();
    fn MDIOS_WKUP();
    fn MDIOS();
    fn JPEG();
    fn MDMA();
    fn DSI();
    fn SDMMC();
    fn HSEM1();
    fn ADC3();
    fn DMAMUX2_OVR();
    fn BDMA_CH1();
    fn BDMA_CH2();
    fn BDMA_CH3();
    fn BDMA_CH4();
    fn BDMA_CH5();
    fn BDMA_CH6();
    fn BDMA_CH7();
    fn BDMA_CH8();
    fn COMP();
    fn LPTIM2();
    fn LPTIM3();
    fn LPTIM4();
    fn LPTIM5();
    fn LPUART();
    fn WWDG1_RST();
    fn CRS();
    fn SAI4();
    fn HOLD_CORE();
    fn WKUP();
}
#[doc(hidden)]
#[repr(C)]
pub union Vector {
    _handler: unsafe extern "C" fn(),
    _reserved: u32,
}
#[cfg(feature = "rt")]
#[doc(hidden)]
#[link_section = ".vector_table.interrupts"]
#[no_mangle]
pub static __INTERRUPTS: [Vector; 150] = [
    Vector { _handler: WWDG2 },
    Vector { _handler: PVD_PVM },
    Vector {
        _handler: RTC_TAMP_STAMP_CSS_LSE,
    },
    Vector { _handler: RTC_WKUP },
    Vector { _reserved: 0 },
    Vector { _handler: RCC },
    Vector { _handler: EXTI0 },
    Vector { _handler: EXTI1 },
    Vector { _handler: EXTI2 },
    Vector { _handler: EXTI3 },
    Vector { _handler: EXTI4 },
    Vector { _handler: DMA_STR0 },
    Vector { _handler: DMA_STR1 },
    Vector { _handler: DMA_STR2 },
    Vector { _handler: DMA_STR3 },
    Vector { _handler: DMA_STR4 },
    Vector { _handler: DMA_STR5 },
    Vector { _handler: DMA_STR6 },
    Vector { _handler: ADC1_2 },
    Vector {
        _handler: FDCAN1_IT0,
    },
    Vector {
        _handler: FDCAN2_IT0,
    },
    Vector {
        _handler: FDCAN1_IT1,
    },
    Vector {
        _handler: FDCAN2_IT1,
    },
    Vector { _handler: EXTI9_5 },
    Vector { _handler: TIM1_BRK },
    Vector { _handler: TIM1_UP },
    Vector {
        _handler: TIM1_TRG_COM,
    },
    Vector { _handler: TIM_CC },
    Vector { _handler: TIM2 },
    Vector { _handler: TIM3 },
    Vector { _handler: TIM4 },
    Vector { _handler: I2C1_EV },
    Vector { _handler: I2C1_ER },
    Vector { _handler: I2C2_EV },
    Vector { _handler: I2C2_ER },
    Vector { _handler: SPI1 },
    Vector { _handler: SPI2 },
    Vector { _handler: USART1 },
    Vector { _handler: USART2 },
    Vector { _handler: USART3 },
    Vector {
        _handler: EXTI15_10,
    },
    Vector {
        _handler: RTC_ALARM,
    },
    Vector { _reserved: 0 },
    Vector {
        _handler: TIM8_BRK_TIM12,
    },
    Vector {
        _handler: TIM8_UP_TIM13,
    },
    Vector {
        _handler: TIM8_TRG_COM_TIM14,
    },
    Vector { _handler: TIM8_CC },
    Vector {
        _handler: DMA1_STR7,
    },
    Vector { _handler: FMC },
    Vector { _handler: SDMMC1 },
    Vector { _handler: TIM5 },
    Vector { _handler: SPI3 },
    Vector { _handler: UART4 },
    Vector { _handler: UART5 },
    Vector { _handler: TIM6_DAC },
    Vector { _handler: TIM7 },
    Vector {
        _handler: DMA2_STR0,
    },
    Vector {
        _handler: DMA2_STR1,
    },
    Vector {
        _handler: DMA2_STR2,
    },
    Vector {
        _handler: DMA2_STR3,
    },
    Vector {
        _handler: DMA2_STR4,
    },
    Vector { _handler: ETH },
    Vector { _handler: ETH_WKUP },
    Vector {
        _handler: FDCAN_CAL,
    },
    Vector {
        _handler: CM7_SEV_IT,
    },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector {
        _handler: DMA2_STR5,
    },
    Vector {
        _handler: DMA2_STR6,
    },
    Vector {
        _handler: DMA2_STR7,
    },
    Vector { _handler: USART6 },
    Vector { _handler: I2C3_EV },
    Vector { _handler: I2C3_ER },
    Vector {
        _handler: OTG_HS_EP1_OUT,
    },
    Vector {
        _handler: OTG_HS_EP1_IN,
    },
    Vector {
        _handler: OTG_HS_WKUP,
    },
    Vector { _handler: OTG_HS },
    Vector { _handler: DCMI },
    Vector { _reserved: 0 },
    Vector { _handler: HASH_RNG },
    Vector { _handler: FPU },
    Vector { _handler: UART7 },
    Vector { _handler: UART8 },
    Vector { _handler: SPI4 },
    Vector { _handler: SPI5 },
    Vector { _handler: SPI6 },
    Vector { _handler: SAI1 },
    Vector { _handler: LTDC },
    Vector { _handler: LTDC_ER },
    Vector { _handler: DMA2D },
    Vector { _handler: SAI2 },
    Vector { _handler: QUADSPI },
    Vector { _handler: LPTIM1 },
    Vector { _handler: CEC },
    Vector { _handler: I2C4_EV },
    Vector { _handler: I2C4_ER },
    Vector { _handler: SPDIF },
    Vector {
        _handler: OTG_FS_EP1_OUT,
    },
    Vector {
        _handler: OTG_FS_EP1_IN,
    },
    Vector {
        _handler: OTG_FS_WKUP,
    },
    Vector { _handler: OTG_FS },
    Vector {
        _handler: DMAMUX1_OV,
    },
    Vector {
        _handler: HRTIM1_MST,
    },
    Vector {
        _handler: HRTIM1_TIMA,
    },
    Vector {
        _handler: HRTIM_TIMB,
    },
    Vector {
        _handler: HRTIM1_TIMC,
    },
    Vector {
        _handler: HRTIM1_TIMD,
    },
    Vector {
        _handler: HRTIM_TIME,
    },
    Vector {
        _handler: HRTIM1_FLT,
    },
    Vector {
        _handler: DFSDM1_FLT0,
    },
    Vector {
        _handler: DFSDM1_FLT1,
    },
    Vector {
        _handler: DFSDM1_FLT2,
    },
    Vector {
        _handler: DFSDM1_FLT3,
    },
    Vector { _handler: SAI3 },
    Vector { _handler: SWPMI1 },
    Vector { _handler: TIM15 },
    Vector { _handler: TIM16 },
    Vector { _handler: TIM17 },
    Vector {
        _handler: MDIOS_WKUP,
    },
    Vector { _handler: MDIOS },
    Vector { _handler: JPEG },
    Vector { _handler: MDMA },
    Vector { _handler: DSI },
    Vector { _handler: SDMMC },
    Vector { _reserved: 0 },
    Vector { _handler: HSEM1 },
    Vector { _handler: ADC3 },
    Vector {
        _handler: DMAMUX2_OVR,
    },
    Vector { _handler: BDMA_CH1 },
    Vector { _handler: BDMA_CH2 },
    Vector { _handler: BDMA_CH3 },
    Vector { _handler: BDMA_CH4 },
    Vector { _handler: BDMA_CH5 },
    Vector { _handler: BDMA_CH6 },
    Vector { _handler: BDMA_CH7 },
    Vector { _handler: BDMA_CH8 },
    Vector { _handler: COMP },
    Vector { _handler: LPTIM2 },
    Vector { _handler: LPTIM3 },
    Vector { _handler: LPTIM4 },
    Vector { _handler: LPTIM5 },
    Vector { _handler: LPUART },
    Vector {
        _handler: WWDG1_RST,
    },
    Vector { _handler: CRS },
    Vector { _reserved: 0 },
    Vector { _handler: SAI4 },
    Vector { _reserved: 0 },
    Vector {
        _handler: HOLD_CORE,
    },
    Vector { _handler: WKUP },
];
///Enumeration of all the interrupts.
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Copy, Clone, Debug, PartialEq, Eq)]
#[repr(u16)]
pub enum Interrupt {
    ///0 - Window Watchdog interrupt
    WWDG2 = 0,
    ///1 - PVD through EXTI line
    PVD_PVM = 1,
    ///2 - RTC tamper, timestamp
    RTC_TAMP_STAMP_CSS_LSE = 2,
    ///3 - RTC Wakeup interrupt
    RTC_WKUP = 3,
    ///5 - RCC global interrupt
    RCC = 5,
    ///6 - EXTI Line 0 interrupt
    EXTI0 = 6,
    ///7 - EXTI Line 1 interrupt
    EXTI1 = 7,
    ///8 - EXTI Line 2 interrupt
    EXTI2 = 8,
    ///9 - EXTI Line 3interrupt
    EXTI3 = 9,
    ///10 - EXTI Line 4interrupt
    EXTI4 = 10,
    ///11 - DMA1 Stream0
    DMA_STR0 = 11,
    ///12 - DMA1 Stream1
    DMA_STR1 = 12,
    ///13 - DMA1 Stream2
    DMA_STR2 = 13,
    ///14 - DMA1 Stream3
    DMA_STR3 = 14,
    ///15 - DMA1 Stream4
    DMA_STR4 = 15,
    ///16 - DMA1 Stream5
    DMA_STR5 = 16,
    ///17 - DMA1 Stream6
    DMA_STR6 = 17,
    ///18 - ADC1 and ADC2
    ADC1_2 = 18,
    ///19 - FDCAN1 Interrupt 0
    FDCAN1_IT0 = 19,
    ///20 - FDCAN2 Interrupt 0
    FDCAN2_IT0 = 20,
    ///21 - FDCAN1 Interrupt 1
    FDCAN1_IT1 = 21,
    ///22 - FDCAN2 Interrupt 1
    FDCAN2_IT1 = 22,
    ///23 - EXTI Line\[9:5\] interrupts
    EXTI9_5 = 23,
    ///24 - TIM1 break interrupt
    TIM1_BRK = 24,
    ///25 - TIM1 update interrupt
    TIM1_UP = 25,
    ///26 - TIM1 trigger and commutation
    TIM1_TRG_COM = 26,
    ///27 - TIM1 capture / compare
    TIM_CC = 27,
    ///28 - TIM2 global interrupt
    TIM2 = 28,
    ///29 - TIM3 global interrupt
    TIM3 = 29,
    ///30 - TIM4 global interrupt
    TIM4 = 30,
    ///31 - I2C1 event interrupt
    I2C1_EV = 31,
    ///32 - I2C1 error interrupt
    I2C1_ER = 32,
    ///33 - I2C2 event interrupt
    I2C2_EV = 33,
    ///34 - I2C2 error interrupt
    I2C2_ER = 34,
    ///35 - SPI1 global interrupt
    SPI1 = 35,
    ///36 - SPI2 global interrupt
    SPI2 = 36,
    ///37 - USART1 global interrupt
    USART1 = 37,
    ///38 - USART2 global interrupt
    USART2 = 38,
    ///39 - USART3 global interrupt
    USART3 = 39,
    ///40 - EXTI Line\[15:10\] interrupts
    EXTI15_10 = 40,
    ///41 - RTC alarms (A and B)
    RTC_ALARM = 41,
    ///43 - TIM8 and 12 break global
    TIM8_BRK_TIM12 = 43,
    ///44 - TIM8 and 13 update global
    TIM8_UP_TIM13 = 44,
    ///45 - TIM8 and 14 trigger /commutation and global
    TIM8_TRG_COM_TIM14 = 45,
    ///46 - TIM8 capture / compare
    TIM8_CC = 46,
    ///47 - DMA1 Stream7
    DMA1_STR7 = 47,
    ///48 - FMC global interrupt
    FMC = 48,
    ///49 - SDMMC global interrupt
    SDMMC1 = 49,
    ///50 - TIM5 global interrupt
    TIM5 = 50,
    ///51 - SPI3 global interrupt
    SPI3 = 51,
    ///52 - UART4 global interrupt
    UART4 = 52,
    ///53 - UART5 global interrupt
    UART5 = 53,
    ///54 - TIM6 global interrupt
    TIM6_DAC = 54,
    ///55 - TIM7 global interrupt
    TIM7 = 55,
    ///56 - DMA2 Stream0 interrupt
    DMA2_STR0 = 56,
    ///57 - DMA2 Stream1 interrupt
    DMA2_STR1 = 57,
    ///58 - DMA2 Stream2 interrupt
    DMA2_STR2 = 58,
    ///59 - DMA2 Stream3 interrupt
    DMA2_STR3 = 59,
    ///60 - DMA2 Stream4 interrupt
    DMA2_STR4 = 60,
    ///61 - Ethernet global interrupt
    ETH = 61,
    ///62 - Ethernet wakeup through EXTI
    ETH_WKUP = 62,
    ///63 - CAN2TX interrupts
    FDCAN_CAL = 63,
    ///64 - ArmÃ‚Â® CortexÃ‚Â®-M7 Send
    CM7_SEV_IT = 64,
    ///68 - DMA2 Stream5 interrupt
    DMA2_STR5 = 68,
    ///69 - DMA2 Stream6 interrupt
    DMA2_STR6 = 69,
    ///70 - DMA2 Stream7 interrupt
    DMA2_STR7 = 70,
    ///71 - USART6 global interrupt
    USART6 = 71,
    ///72 - I2C3 event interrupt
    I2C3_EV = 72,
    ///73 - I2C3 error interrupt
    I2C3_ER = 73,
    ///74 - OTG_HS out global interrupt
    OTG_HS_EP1_OUT = 74,
    ///75 - OTG_HS in global interrupt
    OTG_HS_EP1_IN = 75,
    ///76 - OTG_HS wakeup interrupt
    OTG_HS_WKUP = 76,
    ///77 - OTG_HS global interrupt
    OTG_HS = 77,
    ///78 - DCMI global interrupt
    DCMI = 78,
    ///80 - HASH and RNG global interrupt
    HASH_RNG = 80,
    ///81 - CPU2
    FPU = 81,
    ///82 - UART7 global interrupt
    UART7 = 82,
    ///83 - UART8 global interrupt
    UART8 = 83,
    ///84 - SPI4 global interrupt
    SPI4 = 84,
    ///85 - SPI5 global interrupt
    SPI5 = 85,
    ///86 - SPI6 global interrupt
    SPI6 = 86,
    ///87 - SAI1 global interrupt
    SAI1 = 87,
    ///88 - LCD-TFT global interrupt
    LTDC = 88,
    ///89 - LCD-TFT error interrupt
    LTDC_ER = 89,
    ///90 - DMA2D global interrupt
    DMA2D = 90,
    ///91 - SAI2 global interrupt
    SAI2 = 91,
    ///92 - QuadSPI global interrupt
    QUADSPI = 92,
    ///93 - LPTIM1 global interrupt
    LPTIM1 = 93,
    ///94 - HDMI-CEC global interrupt
    CEC = 94,
    ///95 - I2C4 event interrupt
    I2C4_EV = 95,
    ///96 - I2C4 error interrupt
    I2C4_ER = 96,
    ///97 - SPDIFRX global interrupt
    SPDIF = 97,
    ///98 - OTG_FS out global interrupt
    OTG_FS_EP1_OUT = 98,
    ///99 - OTG_FS in global interrupt
    OTG_FS_EP1_IN = 99,
    ///100 - OTG_FS wakeup
    OTG_FS_WKUP = 100,
    ///101 - OTG_FS global interrupt
    OTG_FS = 101,
    ///102 - DMAMUX1 overrun interrupt
    DMAMUX1_OV = 102,
    ///103 - HRTIM1 master timer interrupt
    HRTIM1_MST = 103,
    ///104 - HRTIM1 timer A interrupt
    HRTIM1_TIMA = 104,
    ///105 - HRTIM1 timer B interrupt
    HRTIM_TIMB = 105,
    ///106 - HRTIM1 timer C interrupt
    HRTIM1_TIMC = 106,
    ///107 - HRTIM1 timer D interrupt
    HRTIM1_TIMD = 107,
    ///108 - HRTIM1 timer E interrupt
    HRTIM_TIME = 108,
    ///109 - HRTIM1 fault interrupt
    HRTIM1_FLT = 109,
    ///110 - DFSDM1 filter 0 interrupt
    DFSDM1_FLT0 = 110,
    ///111 - DFSDM1 filter 1 interrupt
    DFSDM1_FLT1 = 111,
    ///112 - DFSDM1 filter 2 interrupt
    DFSDM1_FLT2 = 112,
    ///113 - DFSDM1 filter 3 interrupt
    DFSDM1_FLT3 = 113,
    ///114 - SAI3 global interrupt
    SAI3 = 114,
    ///115 - SWPMI global interrupt
    SWPMI1 = 115,
    ///116 - TIM15 global interrupt
    TIM15 = 116,
    ///117 - TIM16 global interrupt
    TIM16 = 117,
    ///118 - TIM17 global interrupt
    TIM17 = 118,
    ///119 - MDIOS wakeup
    MDIOS_WKUP = 119,
    ///120 - MDIOS global interrupt
    MDIOS = 120,
    ///121 - JPEG global interrupt
    JPEG = 121,
    ///122 - MDMA
    MDMA = 122,
    ///123 - DSI Host global interrupt
    DSI = 123,
    ///124 - SDMMC global interrupt
    SDMMC = 124,
    ///126 - HSEM global interrupt 2
    HSEM1 = 126,
    ///127 - ADC3 global interrupt
    ADC3 = 127,
    ///128 - DMAMUX2 overrun interrupt
    DMAMUX2_OVR = 128,
    ///129 - BDMA channel 1 interrupt
    BDMA_CH1 = 129,
    ///130 - BDMA channel 2 interrupt
    BDMA_CH2 = 130,
    ///131 - BDMA channel 3 interrupt
    BDMA_CH3 = 131,
    ///132 - BDMA channel 4 interrupt
    BDMA_CH4 = 132,
    ///133 - BDMA channel 5 interrupt
    BDMA_CH5 = 133,
    ///134 - BDMA channel 6 interrupt
    BDMA_CH6 = 134,
    ///135 - BDMA channel 7 interrupt
    BDMA_CH7 = 135,
    ///136 - BDMA channel 8 interrupt
    BDMA_CH8 = 136,
    ///137 - COMP1 and COMP2
    COMP = 137,
    ///138 - LPTIM2 timer interrupt
    LPTIM2 = 138,
    ///139 - LPTIM2 timer interrupt
    LPTIM3 = 139,
    ///140 - LPTIM2 timer interrupt
    LPTIM4 = 140,
    ///141 - LPTIM2 timer interrupt
    LPTIM5 = 141,
    ///142 - LPUART global interrupt
    LPUART = 142,
    ///143 - Window Watchdog interrupt
    WWDG1_RST = 143,
    ///144 - Clock Recovery System globa
    CRS = 144,
    ///146 - SAI4 global interrupt
    SAI4 = 146,
    ///148 - CPU2 hold
    HOLD_CORE = 148,
    ///149 - WKUP1 to WKUP6 pins
    WKUP = 149,
}
unsafe impl cortex_m::interrupt::InterruptNumber for Interrupt {
    #[inline(always)]
    fn number(self) -> u16 {
        self as u16
    }
}
///COMP1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#COMP1)
pub type COMP1 = crate::Periph<comp1::RegisterBlock, 0x5800_3800>;
impl core::fmt::Debug for COMP1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("COMP1").finish()
    }
}
///COMP1
pub mod comp1;
///CRS
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#CRS)
pub type CRS = crate::Periph<crs::RegisterBlock, 0x4000_8400>;
impl core::fmt::Debug for CRS {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CRS").finish()
    }
}
///CRS
pub mod crs;
///DAC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DAC)
pub type DAC = crate::Periph<dac::RegisterBlock, 0x4000_7400>;
impl core::fmt::Debug for DAC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DAC").finish()
    }
}
///DAC
pub mod dac;
///BDMA
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#BDMA)
pub type BDMA = crate::Periph<bdma::RegisterBlock, 0x5802_5400>;
impl core::fmt::Debug for BDMA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("BDMA").finish()
    }
}
///BDMA
pub mod bdma;
///DMA2D
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DMA2D)
pub type DMA2D = crate::Periph<dma2d::RegisterBlock, 0x5200_1000>;
impl core::fmt::Debug for DMA2D {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA2D").finish()
    }
}
///DMA2D
pub mod dma2d;
///Embedded Flash Memory
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#FLASH)
pub type FLASH = crate::Periph<flash::RegisterBlock, 0x5200_2000>;
impl core::fmt::Debug for FLASH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FLASH").finish()
    }
}
///Embedded Flash Memory
pub mod flash;
///DMAMUX
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DMAMUX2)
pub type DMAMUX2 = crate::Periph<dmamux2::RegisterBlock, 0x5802_5800>;
impl core::fmt::Debug for DMAMUX2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMAMUX2").finish()
    }
}
///DMAMUX
pub mod dmamux2;
///FMC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#FMC)
pub type FMC = crate::Periph<fmc::RegisterBlock, 0x5200_4000>;
impl core::fmt::Debug for FMC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FMC").finish()
    }
}
///FMC
pub mod fmc;
///CEC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#CEC)
pub type CEC = crate::Periph<cec::RegisterBlock, 0x4000_6c00>;
impl core::fmt::Debug for CEC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CEC").finish()
    }
}
///CEC
pub mod cec;
///HSEM
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#HSEM)
pub type HSEM = crate::Periph<hsem::RegisterBlock, 0x5802_6400>;
impl core::fmt::Debug for HSEM {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HSEM").finish()
    }
}
///HSEM
pub mod hsem;
///I2C
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#I2C1)
pub type I2C1 = crate::Periph<i2c1::RegisterBlock, 0x4000_5400>;
impl core::fmt::Debug for I2C1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C1").finish()
    }
}
///I2C
pub mod i2c1;
///I2C
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#I2C1)
pub type I2C2 = crate::Periph<i2c1::RegisterBlock, 0x4000_5800>;
impl core::fmt::Debug for I2C2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C2").finish()
    }
}
///I2C
pub use self::i2c1 as i2c2;
///I2C
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#I2C1)
pub type I2C3 = crate::Periph<i2c1::RegisterBlock, 0x4000_5c00>;
impl core::fmt::Debug for I2C3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C3").finish()
    }
}
///I2C
pub use self::i2c1 as i2c3;
///I2C
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#I2C1)
pub type I2C4 = crate::Periph<i2c1::RegisterBlock, 0x5800_1c00>;
impl core::fmt::Debug for I2C4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C4").finish()
    }
}
///I2C
pub use self::i2c1 as i2c4;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOA)
pub type GPIOA = crate::Periph<gpioa::RegisterBlock, 0x5802_0000>;
impl core::fmt::Debug for GPIOA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOA").finish()
    }
}
///GPIO
pub mod gpioa;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOC = crate::Periph<gpioc::RegisterBlock, 0x5802_0800>;
impl core::fmt::Debug for GPIOC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOC").finish()
    }
}
///GPIO
pub mod gpioc;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOD = crate::Periph<gpioc::RegisterBlock, 0x5802_0c00>;
impl core::fmt::Debug for GPIOD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOD").finish()
    }
}
///GPIO
pub use self::gpioc as gpiod;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOE = crate::Periph<gpioc::RegisterBlock, 0x5802_1000>;
impl core::fmt::Debug for GPIOE {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOE").finish()
    }
}
///GPIO
pub use self::gpioc as gpioe;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOF = crate::Periph<gpioc::RegisterBlock, 0x5802_1400>;
impl core::fmt::Debug for GPIOF {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOF").finish()
    }
}
///GPIO
pub use self::gpioc as gpiof;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOG = crate::Periph<gpioc::RegisterBlock, 0x5802_1800>;
impl core::fmt::Debug for GPIOG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOG").finish()
    }
}
///GPIO
pub use self::gpioc as gpiog;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOH = crate::Periph<gpioc::RegisterBlock, 0x5802_1c00>;
impl core::fmt::Debug for GPIOH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOH").finish()
    }
}
///GPIO
pub use self::gpioc as gpioh;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOI = crate::Periph<gpioc::RegisterBlock, 0x5802_2000>;
impl core::fmt::Debug for GPIOI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOI").finish()
    }
}
///GPIO
pub use self::gpioc as gpioi;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOJ = crate::Periph<gpioc::RegisterBlock, 0x5802_2400>;
impl core::fmt::Debug for GPIOJ {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOJ").finish()
    }
}
///GPIO
pub use self::gpioc as gpioj;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOC)
pub type GPIOK = crate::Periph<gpioc::RegisterBlock, 0x5802_2800>;
impl core::fmt::Debug for GPIOK {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOK").finish()
    }
}
///GPIO
pub use self::gpioc as gpiok;
///JPEG
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#JPEG)
pub type JPEG = crate::Periph<jpeg::RegisterBlock, 0x5200_3000>;
impl core::fmt::Debug for JPEG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("JPEG").finish()
    }
}
///JPEG
pub mod jpeg;
///MDMA
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#MDMA)
pub type MDMA = crate::Periph<mdma::RegisterBlock, 0x5200_0000>;
impl core::fmt::Debug for MDMA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MDMA").finish()
    }
}
///MDMA
pub mod mdma;
///QUADSPI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#QUADSPI)
pub type QUADSPI = crate::Periph<quadspi::RegisterBlock, 0x5200_5000>;
impl core::fmt::Debug for QUADSPI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("QUADSPI").finish()
    }
}
///QUADSPI
pub mod quadspi;
///RNG
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#RNG)
pub type RNG = crate::Periph<rng::RegisterBlock, 0x4802_1800>;
impl core::fmt::Debug for RNG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RNG").finish()
    }
}
///RNG
pub mod rng;
///RTC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#RTC)
pub type RTC = crate::Periph<rtc::RegisterBlock, 0x5800_4000>;
impl core::fmt::Debug for RTC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RTC").finish()
    }
}
///RTC
pub mod rtc;
///SAI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SAI4)
pub type SAI4 = crate::Periph<sai4::RegisterBlock, 0x5800_5400>;
impl core::fmt::Debug for SAI4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAI4").finish()
    }
}
///SAI
pub mod sai4;
///SAI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SAI4)
pub type SAI1 = crate::Periph<sai4::RegisterBlock, 0x4001_5800>;
impl core::fmt::Debug for SAI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAI1").finish()
    }
}
///SAI
pub use self::sai4 as sai1;
///SAI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SAI4)
pub type SAI2 = crate::Periph<sai4::RegisterBlock, 0x4001_5c00>;
impl core::fmt::Debug for SAI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAI2").finish()
    }
}
///SAI
pub use self::sai4 as sai2;
///SAI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SAI4)
pub type SAI3 = crate::Periph<sai4::RegisterBlock, 0x4001_6000>;
impl core::fmt::Debug for SAI3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAI3").finish()
    }
}
///SAI
pub use self::sai4 as sai3;
///SDMMC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SDMMC1)
pub type SDMMC1 = crate::Periph<sdmmc1::RegisterBlock, 0x5200_7000>;
impl core::fmt::Debug for SDMMC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SDMMC1").finish()
    }
}
///SDMMC1
pub mod sdmmc1;
///SDMMC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SDMMC1)
pub type SDMMC2 = crate::Periph<sdmmc1::RegisterBlock, 0x4802_2400>;
impl core::fmt::Debug for SDMMC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SDMMC2").finish()
    }
}
///SDMMC1
pub use self::sdmmc1 as sdmmc2;
///VREFBUF
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#VREFBUF)
pub type VREFBUF = crate::Periph<vrefbuf::RegisterBlock, 0x5800_3c00>;
impl core::fmt::Debug for VREFBUF {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VREFBUF").finish()
    }
}
///VREFBUF
pub mod vrefbuf;
///IWDG
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#IWDG1)
pub type IWDG1 = crate::Periph<iwdg1::RegisterBlock, 0x5800_4800>;
impl core::fmt::Debug for IWDG1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IWDG1").finish()
    }
}
///IWDG
pub mod iwdg1;
///IWDG
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#IWDG1)
pub type IWDG2 = crate::Periph<iwdg1::RegisterBlock, 0x5800_4c00>;
impl core::fmt::Debug for IWDG2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IWDG2").finish()
    }
}
///IWDG
pub use self::iwdg1 as iwdg2;
///WWDG
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#WWDG1)
pub type WWDG1 = crate::Periph<wwdg1::RegisterBlock, 0x5000_3000>;
impl core::fmt::Debug for WWDG1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WWDG1").finish()
    }
}
///WWDG
pub mod wwdg1;
///WWDG
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#WWDG1)
pub type WWDG2 = crate::Periph<wwdg1::RegisterBlock, 0x4000_2c00>;
impl core::fmt::Debug for WWDG2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WWDG2").finish()
    }
}
///WWDG
pub use self::wwdg1 as wwdg2;
///PWR
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#PWR)
pub type PWR = crate::Periph<pwr::RegisterBlock, 0x5802_4800>;
impl core::fmt::Debug for PWR {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PWR").finish()
    }
}
///PWR
pub mod pwr;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SPI1)
pub type SPI1 = crate::Periph<spi1::RegisterBlock, 0x4001_3000>;
impl core::fmt::Debug for SPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI1").finish()
    }
}
///Serial peripheral interface
pub mod spi1;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SPI1)
pub type SPI2 = crate::Periph<spi1::RegisterBlock, 0x4000_3800>;
impl core::fmt::Debug for SPI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI2").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as spi2;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SPI1)
pub type SPI3 = crate::Periph<spi1::RegisterBlock, 0x4000_3c00>;
impl core::fmt::Debug for SPI3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI3").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as spi3;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SPI1)
pub type SPI4 = crate::Periph<spi1::RegisterBlock, 0x4001_3400>;
impl core::fmt::Debug for SPI4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI4").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as spi4;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SPI1)
pub type SPI5 = crate::Periph<spi1::RegisterBlock, 0x4001_5000>;
impl core::fmt::Debug for SPI5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI5").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as spi5;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SPI1)
pub type SPI6 = crate::Periph<spi1::RegisterBlock, 0x5800_1400>;
impl core::fmt::Debug for SPI6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI6").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as spi6;
///LCD-TFT Controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#LTDC)
pub type LTDC = crate::Periph<ltdc::RegisterBlock, 0x5000_1000>;
impl core::fmt::Debug for LTDC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LTDC").finish()
    }
}
///LCD-TFT Controller
pub mod ltdc;
///DSIHOST
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DSIHOST)
pub type DSIHOST = crate::Periph<dsihost::RegisterBlock, 0x5000_0000>;
impl core::fmt::Debug for DSIHOST {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DSIHOST").finish()
    }
}
///DSIHOST
pub mod dsihost;
///Receiver Interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SPDIFRX)
pub type SPDIFRX = crate::Periph<spdifrx::RegisterBlock, 0x4000_4000>;
impl core::fmt::Debug for SPDIFRX {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPDIFRX").finish()
    }
}
///Receiver Interface
pub mod spdifrx;
///Analog to Digital Converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#ADC3)
pub type ADC3 = crate::Periph<adc3::RegisterBlock, 0x5802_6000>;
impl core::fmt::Debug for ADC3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC3").finish()
    }
}
///Analog to Digital Converter
pub mod adc3;
///Analog to Digital Converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#ADC3)
pub type ADC1 = crate::Periph<adc3::RegisterBlock, 0x4002_2000>;
impl core::fmt::Debug for ADC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC1").finish()
    }
}
///Analog to Digital Converter
pub use self::adc3 as adc1;
///Analog to Digital Converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#ADC3)
pub type ADC2 = crate::Periph<adc3::RegisterBlock, 0x4002_2100>;
impl core::fmt::Debug for ADC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC2").finish()
    }
}
///Analog to Digital Converter
pub use self::adc3 as adc2;
///Analog-to-Digital Converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#ADC3_Common)
pub type ADC3_COMMON = crate::Periph<adc3_common::RegisterBlock, 0x5802_6300>;
impl core::fmt::Debug for ADC3_COMMON {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC3_COMMON").finish()
    }
}
///Analog-to-Digital Converter
pub mod adc3_common;
///Analog-to-Digital Converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#ADC3_Common)
pub type ADC12_COMMON = crate::Periph<adc3_common::RegisterBlock, 0x4002_2300>;
impl core::fmt::Debug for ADC12_COMMON {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC12_COMMON").finish()
    }
}
///Analog-to-Digital Converter
pub use self::adc3_common as adc12_common;
///DMAMUX
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DMAMUX1)
pub type DMAMUX1 = crate::Periph<dmamux1::RegisterBlock, 0x4002_0800>;
impl core::fmt::Debug for DMAMUX1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMAMUX1").finish()
    }
}
///DMAMUX
pub mod dmamux1;
///Cryptographic processor
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#CRC)
pub type CRC = crate::Periph<crc::RegisterBlock, 0x5802_4c00>;
impl core::fmt::Debug for CRC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CRC").finish()
    }
}
///Cryptographic processor
pub mod crc;
///Reset and clock control
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#RCC)
pub type RCC = crate::Periph<rcc::RegisterBlock, 0x5802_4400>;
impl core::fmt::Debug for RCC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RCC").finish()
    }
}
///Reset and clock control
pub mod rcc;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#LPTIM1)
pub type LPTIM1 = crate::Periph<lptim1::RegisterBlock, 0x4000_2400>;
impl core::fmt::Debug for LPTIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM1").finish()
    }
}
///Low power timer
pub mod lptim1;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#LPTIM1)
pub type LPTIM2 = crate::Periph<lptim1::RegisterBlock, 0x5800_2400>;
impl core::fmt::Debug for LPTIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM2").finish()
    }
}
///Low power timer
pub use self::lptim1 as lptim2;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#LPTIM1)
pub type LPTIM3 = crate::Periph<lptim1::RegisterBlock, 0x5800_2800>;
impl core::fmt::Debug for LPTIM3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM3").finish()
    }
}
///Low power timer
pub use self::lptim1 as lptim3;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#LPTIM1)
pub type LPTIM4 = crate::Periph<lptim1::RegisterBlock, 0x5800_2c00>;
impl core::fmt::Debug for LPTIM4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM4").finish()
    }
}
///Low power timer
pub use self::lptim1 as lptim4;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#LPTIM1)
pub type LPTIM5 = crate::Periph<lptim1::RegisterBlock, 0x5800_3000>;
impl core::fmt::Debug for LPTIM5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM5").finish()
    }
}
///Low power timer
pub use self::lptim1 as lptim5;
///LPUART1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#LPUART1)
pub type LPUART1 = crate::Periph<lpuart1::RegisterBlock, 0x5800_0c00>;
impl core::fmt::Debug for LPUART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPUART1").finish()
    }
}
///LPUART1
pub mod lpuart1;
///System configuration controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SYSCFG)
pub type SYSCFG = crate::Periph<syscfg::RegisterBlock, 0x5800_0400>;
impl core::fmt::Debug for SYSCFG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SYSCFG").finish()
    }
}
///System configuration controller
pub mod syscfg;
///External interrupt/event controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#EXTI)
pub type EXTI = crate::Periph<exti::RegisterBlock, 0x5800_0000>;
impl core::fmt::Debug for EXTI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTI").finish()
    }
}
///External interrupt/event controller
pub mod exti;
///DELAY_Block_SDMMC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DELAY_Block_SDMMC1)
pub type DELAY_BLOCK_SDMMC1 = crate::Periph<delay_block_sdmmc1::RegisterBlock, 0x5200_8000>;
impl core::fmt::Debug for DELAY_BLOCK_SDMMC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DELAY_BLOCK_SDMMC1").finish()
    }
}
///DELAY_Block_SDMMC1
pub mod delay_block_sdmmc1;
///DELAY_Block_SDMMC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DELAY_Block_SDMMC1)
pub type DELAY_BLOCK_QUADSPI = crate::Periph<delay_block_sdmmc1::RegisterBlock, 0x5200_6000>;
impl core::fmt::Debug for DELAY_BLOCK_QUADSPI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DELAY_BLOCK_QUADSPI").finish()
    }
}
///DELAY_Block_SDMMC1
pub use self::delay_block_sdmmc1 as delay_block_quadspi;
///DELAY_Block_SDMMC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DELAY_Block_SDMMC1)
pub type DELAY_BLOCK_SDMMC2 = crate::Periph<delay_block_sdmmc1::RegisterBlock, 0x4802_2800>;
impl core::fmt::Debug for DELAY_BLOCK_SDMMC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DELAY_BLOCK_SDMMC2").finish()
    }
}
///DELAY_Block_SDMMC1
pub use self::delay_block_sdmmc1 as delay_block_sdmmc2;
///AXI interconnect registers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#AXI)
pub type AXI = crate::Periph<axi::RegisterBlock, 0x5100_0000>;
impl core::fmt::Debug for AXI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("AXI").finish()
    }
}
///AXI interconnect registers
pub mod axi;
///Digital camera interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DCMI)
pub type DCMI = crate::Periph<dcmi::RegisterBlock, 0x4802_0000>;
impl core::fmt::Debug for DCMI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DCMI").finish()
    }
}
///Digital camera interface
pub mod dcmi;
///USB 1 on the go high speed
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OTG1_HS_GLOBAL)
pub type OTG1_HS_GLOBAL = crate::Periph<otg1_hs_global::RegisterBlock, 0x4004_0000>;
impl core::fmt::Debug for OTG1_HS_GLOBAL {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG1_HS_GLOBAL").finish()
    }
}
///USB 1 on the go high speed
pub mod otg1_hs_global;
///USB 1 on the go high speed
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OTG1_HS_GLOBAL)
pub type OTG2_HS_GLOBAL = crate::Periph<otg1_hs_global::RegisterBlock, 0x4008_0000>;
impl core::fmt::Debug for OTG2_HS_GLOBAL {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG2_HS_GLOBAL").finish()
    }
}
///USB 1 on the go high speed
pub use self::otg1_hs_global as otg2_hs_global;
///USB 1 on the go high speed
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OTG1_HS_HOST)
pub type OTG1_HS_HOST = crate::Periph<otg1_hs_host::RegisterBlock, 0x4004_0400>;
impl core::fmt::Debug for OTG1_HS_HOST {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG1_HS_HOST").finish()
    }
}
///USB 1 on the go high speed
pub mod otg1_hs_host;
///USB 1 on the go high speed
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OTG1_HS_HOST)
pub type OTG2_HS_HOST = crate::Periph<otg1_hs_host::RegisterBlock, 0x4008_0400>;
impl core::fmt::Debug for OTG2_HS_HOST {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG2_HS_HOST").finish()
    }
}
///USB 1 on the go high speed
pub use self::otg1_hs_host as otg2_hs_host;
///USB 1 on the go high speed
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OTG1_HS_DEVICE)
pub type OTG1_HS_DEVICE = crate::Periph<otg1_hs_device::RegisterBlock, 0x4004_0800>;
impl core::fmt::Debug for OTG1_HS_DEVICE {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG1_HS_DEVICE").finish()
    }
}
///USB 1 on the go high speed
pub mod otg1_hs_device;
///USB 1 on the go high speed
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OTG1_HS_DEVICE)
pub type OTG2_HS_DEVICE = crate::Periph<otg1_hs_device::RegisterBlock, 0x4008_0800>;
impl core::fmt::Debug for OTG2_HS_DEVICE {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG2_HS_DEVICE").finish()
    }
}
///USB 1 on the go high speed
pub use self::otg1_hs_device as otg2_hs_device;
///USB 1 on the go high speed
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OTG1_HS_PWRCLK)
pub type OTG1_HS_PWRCLK = crate::Periph<otg1_hs_pwrclk::RegisterBlock, 0x4004_0e00>;
impl core::fmt::Debug for OTG1_HS_PWRCLK {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG1_HS_PWRCLK").finish()
    }
}
///USB 1 on the go high speed
pub mod otg1_hs_pwrclk;
///USB 1 on the go high speed
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OTG1_HS_PWRCLK)
pub type OTG2_HS_PWRCLK = crate::Periph<otg1_hs_pwrclk::RegisterBlock, 0x4008_0e00>;
impl core::fmt::Debug for OTG2_HS_PWRCLK {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG2_HS_PWRCLK").finish()
    }
}
///USB 1 on the go high speed
pub use self::otg1_hs_pwrclk as otg2_hs_pwrclk;
///Ethernet: media access control (MAC)
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#Ethernet_MAC)
pub type ETHERNET_MAC = crate::Periph<ethernet_mac::RegisterBlock, 0x4002_8000>;
impl core::fmt::Debug for ETHERNET_MAC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ETHERNET_MAC").finish()
    }
}
///Ethernet: media access control (MAC)
pub mod ethernet_mac;
///Ethernet MTL
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#Ethernet_MTL)
pub type ETHERNET_MTL = crate::Periph<ethernet_mtl::RegisterBlock, 0x4002_8c00>;
impl core::fmt::Debug for ETHERNET_MTL {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ETHERNET_MTL").finish()
    }
}
///Ethernet MTL
pub mod ethernet_mtl;
///Ethernet DMA
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#Ethernet_DMA)
pub type ETHERNET_DMA = crate::Periph<ethernet_dma::RegisterBlock, 0x4002_9000>;
impl core::fmt::Debug for ETHERNET_DMA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ETHERNET_DMA").finish()
    }
}
///Ethernet DMA
pub mod ethernet_dma;
///DMA controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DMA1)
pub type DMA1 = crate::Periph<dma1::RegisterBlock, 0x4002_0000>;
impl core::fmt::Debug for DMA1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA1").finish()
    }
}
///DMA controller
pub mod dma1;
///DMA controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DMA1)
pub type DMA2 = crate::Periph<dma1::RegisterBlock, 0x4002_0400>;
impl core::fmt::Debug for DMA2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA2").finish()
    }
}
///DMA controller
pub use self::dma1 as dma2;
///High Resolution Timer: Master Timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#HRTIM_Master)
pub type HRTIM_MASTER = crate::Periph<hrtim_master::RegisterBlock, 0x4001_7400>;
impl core::fmt::Debug for HRTIM_MASTER {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HRTIM_MASTER").finish()
    }
}
///High Resolution Timer: Master Timers
pub mod hrtim_master;
///High Resolution Timer: TIMA
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#HRTIM_TIMA)
pub type HRTIM_TIMA = crate::Periph<hrtim_tima::RegisterBlock, 0x4001_7480>;
impl core::fmt::Debug for HRTIM_TIMA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HRTIM_TIMA").finish()
    }
}
///High Resolution Timer: TIMA
pub mod hrtim_tima;
///High Resolution Timer: TIMB
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#HRTIM_TIMB)
pub type HRTIM_TIMB = crate::Periph<hrtim_timb::RegisterBlock, 0x4001_7500>;
impl core::fmt::Debug for HRTIM_TIMB {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HRTIM_TIMB").finish()
    }
}
///High Resolution Timer: TIMB
pub mod hrtim_timb;
///High Resolution Timer: TIMC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#HRTIM_TIMC)
pub type HRTIM_TIMC = crate::Periph<hrtim_timc::RegisterBlock, 0x4001_7580>;
impl core::fmt::Debug for HRTIM_TIMC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HRTIM_TIMC").finish()
    }
}
///High Resolution Timer: TIMC
pub mod hrtim_timc;
///High Resolution Timer: TIMD
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#HRTIM_TIMD)
pub type HRTIM_TIMD = crate::Periph<hrtim_timd::RegisterBlock, 0x4001_7600>;
impl core::fmt::Debug for HRTIM_TIMD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HRTIM_TIMD").finish()
    }
}
///High Resolution Timer: TIMD
pub mod hrtim_timd;
///High Resolution Timer: TIME
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#HRTIM_TIME)
pub type HRTIM_TIME = crate::Periph<hrtim_time::RegisterBlock, 0x4001_7680>;
impl core::fmt::Debug for HRTIM_TIME {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HRTIM_TIME").finish()
    }
}
///High Resolution Timer: TIME
pub mod hrtim_time;
///High Resolution Timer: Common functions
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#HRTIM_Common)
pub type HRTIM_COMMON = crate::Periph<hrtim_common::RegisterBlock, 0x4001_7780>;
impl core::fmt::Debug for HRTIM_COMMON {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HRTIM_COMMON").finish()
    }
}
///High Resolution Timer: Common functions
pub mod hrtim_common;
///Digital filter for sigma delta modulators
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#DFSDM)
pub type DFSDM = crate::Periph<dfsdm::RegisterBlock, 0x4001_7000>;
impl core::fmt::Debug for DFSDM {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DFSDM").finish()
    }
}
///Digital filter for sigma delta modulators
pub mod dfsdm;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM16)
pub type TIM16 = crate::Periph<tim16::RegisterBlock, 0x4001_4400>;
impl core::fmt::Debug for TIM16 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM16").finish()
    }
}
///General-purpose-timers
pub mod tim16;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM17)
pub type TIM17 = crate::Periph<tim17::RegisterBlock, 0x4001_4800>;
impl core::fmt::Debug for TIM17 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM17").finish()
    }
}
///General-purpose-timers
pub mod tim17;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM15)
pub type TIM15 = crate::Periph<tim15::RegisterBlock, 0x4001_4000>;
impl core::fmt::Debug for TIM15 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM15").finish()
    }
}
///General purpose timers
pub mod tim15;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#USART1)
pub type USART1 = crate::Periph<usart1::RegisterBlock, 0x4001_1000>;
impl core::fmt::Debug for USART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART1").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub mod usart1;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#USART1)
pub type USART2 = crate::Periph<usart1::RegisterBlock, 0x4000_4400>;
impl core::fmt::Debug for USART2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART2").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as usart2;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#USART1)
pub type USART3 = crate::Periph<usart1::RegisterBlock, 0x4000_4800>;
impl core::fmt::Debug for USART3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART3").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as usart3;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#USART1)
pub type UART4 = crate::Periph<usart1::RegisterBlock, 0x4000_4c00>;
impl core::fmt::Debug for UART4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("UART4").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as uart4;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#USART1)
pub type UART5 = crate::Periph<usart1::RegisterBlock, 0x4000_5000>;
impl core::fmt::Debug for UART5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("UART5").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as uart5;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#USART1)
pub type USART6 = crate::Periph<usart1::RegisterBlock, 0x4001_1400>;
impl core::fmt::Debug for USART6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART6").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as usart6;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#USART1)
pub type UART7 = crate::Periph<usart1::RegisterBlock, 0x4000_7800>;
impl core::fmt::Debug for UART7 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("UART7").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as uart7;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#USART1)
pub type UART8 = crate::Periph<usart1::RegisterBlock, 0x4000_7c00>;
impl core::fmt::Debug for UART8 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("UART8").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as uart8;
///Advanced-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM1)
pub type TIM1 = crate::Periph<tim1::RegisterBlock, 0x4001_0000>;
impl core::fmt::Debug for TIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM1").finish()
    }
}
///Advanced-timers
pub mod tim1;
///Advanced-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM1)
pub type TIM8 = crate::Periph<tim1::RegisterBlock, 0x4001_0400>;
impl core::fmt::Debug for TIM8 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM8").finish()
    }
}
///Advanced-timers
pub use self::tim1 as tim8;
///FDCAN1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#FDCAN1)
pub type FDCAN1 = crate::Periph<fdcan1::RegisterBlock, 0x4000_a000>;
impl core::fmt::Debug for FDCAN1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FDCAN1").finish()
    }
}
///FDCAN1
pub mod fdcan1;
///FDCAN1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#FDCAN1)
pub type FDCAN2 = crate::Periph<fdcan1::RegisterBlock, 0x4000_a400>;
impl core::fmt::Debug for FDCAN2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FDCAN2").finish()
    }
}
///FDCAN1
pub use self::fdcan1 as fdcan2;
///CCU registers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#CAN_CCU)
pub type CAN_CCU = crate::Periph<can_ccu::RegisterBlock, 0x4000_a800>;
impl core::fmt::Debug for CAN_CCU {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CAN_CCU").finish()
    }
}
///CCU registers
pub mod can_ccu;
///Management data input/output slave
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#MDIOS)
pub type MDIOS = crate::Periph<mdios::RegisterBlock, 0x4000_9400>;
impl core::fmt::Debug for MDIOS {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MDIOS").finish()
    }
}
///Management data input/output slave
pub mod mdios;
///Operational amplifiers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#OPAMP)
pub type OPAMP = crate::Periph<opamp::RegisterBlock, 0x4000_9000>;
impl core::fmt::Debug for OPAMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OPAMP").finish()
    }
}
///Operational amplifiers
pub mod opamp;
///Single Wire Protocol Master Interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#SWPMI)
pub type SWPMI = crate::Periph<swpmi::RegisterBlock, 0x4000_8800>;
impl core::fmt::Debug for SWPMI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SWPMI").finish()
    }
}
///Single Wire Protocol Master Interface
pub mod swpmi;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM2)
pub type TIM2 = crate::Periph<tim2::RegisterBlock, 0x4000_0000>;
impl core::fmt::Debug for TIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM2").finish()
    }
}
///General purpose timers
pub mod tim2;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM3)
pub type TIM3 = crate::Periph<tim3::RegisterBlock, 0x4000_0400>;
impl core::fmt::Debug for TIM3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM3").finish()
    }
}
///General purpose timers
pub mod tim3;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM3)
pub type TIM4 = crate::Periph<tim3::RegisterBlock, 0x4000_0800>;
impl core::fmt::Debug for TIM4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM4").finish()
    }
}
///General purpose timers
pub use self::tim3 as tim4;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM2)
pub type TIM5 = crate::Periph<tim2::RegisterBlock, 0x4000_0c00>;
impl core::fmt::Debug for TIM5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM5").finish()
    }
}
///General purpose timers
pub use self::tim2 as tim5;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM12)
pub type TIM12 = crate::Periph<tim12::RegisterBlock, 0x4000_1800>;
impl core::fmt::Debug for TIM12 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM12").finish()
    }
}
///General purpose timers
pub mod tim12;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM13)
pub type TIM13 = crate::Periph<tim13::RegisterBlock, 0x4000_1c00>;
impl core::fmt::Debug for TIM13 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM13").finish()
    }
}
///General purpose timers
pub mod tim13;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM13)
pub type TIM14 = crate::Periph<tim13::RegisterBlock, 0x4000_2000>;
impl core::fmt::Debug for TIM14 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM14").finish()
    }
}
///General purpose timers
pub use self::tim13 as tim14;
///Basic timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM6)
pub type TIM6 = crate::Periph<tim6::RegisterBlock, 0x4000_1000>;
impl core::fmt::Debug for TIM6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM6").finish()
    }
}
///Basic timers
pub mod tim6;
///Basic timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#TIM6)
pub type TIM7 = crate::Periph<tim6::RegisterBlock, 0x4000_1400>;
impl core::fmt::Debug for TIM7 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM7").finish()
    }
}
///Basic timers
pub use self::tim6 as tim7;
///ECC controller is associated to each RAM area
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#RAMECC1)
pub type RAMECC1 = crate::Periph<ramecc1::RegisterBlock, 0x5200_9000>;
impl core::fmt::Debug for RAMECC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RAMECC1").finish()
    }
}
///ECC controller is associated to each RAM area
pub mod ramecc1;
///ECC controller is associated to each RAM area
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#RAMECC1)
pub type RAMECC2 = crate::Periph<ramecc1::RegisterBlock, 0x4802_3000>;
impl core::fmt::Debug for RAMECC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RAMECC2").finish()
    }
}
///ECC controller is associated to each RAM area
pub use self::ramecc1 as ramecc2;
///ECC controller is associated to each RAM area
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#RAMECC3)
pub type RAMECC3 = crate::Periph<ramecc3::RegisterBlock, 0x5802_7000>;
impl core::fmt::Debug for RAMECC3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RAMECC3").finish()
    }
}
///ECC controller is associated to each RAM area
pub mod ramecc3;
///accelerator - control register (ART_CTR)
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#ART)
pub type ART = crate::Periph<art::RegisterBlock, 0x4002_4400>;
impl core::fmt::Debug for ART {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ART").finish()
    }
}
///accelerator - control register (ART_CTR)
pub mod art;
///GPIO
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM4.html#GPIOB)
pub type GPIOB = crate::Periph<gpiob::RegisterBlock, 0x5802_0400>;
impl core::fmt::Debug for GPIOB {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOB").finish()
    }
}
///GPIO
pub mod gpiob;
#[no_mangle]
static mut DEVICE_PERIPHERALS: bool = false;
/// All the peripherals.
#[allow(non_snake_case)]
pub struct Peripherals {
    ///COMP1
    pub COMP1: COMP1,
    ///CRS
    pub CRS: CRS,
    ///DAC
    pub DAC: DAC,
    ///BDMA
    pub BDMA: BDMA,
    ///DMA2D
    pub DMA2D: DMA2D,
    ///FLASH
    pub FLASH: FLASH,
    ///DMAMUX2
    pub DMAMUX2: DMAMUX2,
    ///FMC
    pub FMC: FMC,
    ///CEC
    pub CEC: CEC,
    ///HSEM
    pub HSEM: HSEM,
    ///I2C1
    pub I2C1: I2C1,
    ///I2C2
    pub I2C2: I2C2,
    ///I2C3
    pub I2C3: I2C3,
    ///I2C4
    pub I2C4: I2C4,
    ///GPIOA
    pub GPIOA: GPIOA,
    ///GPIOC
    pub GPIOC: GPIOC,
    ///GPIOD
    pub GPIOD: GPIOD,
    ///GPIOE
    pub GPIOE: GPIOE,
    ///GPIOF
    pub GPIOF: GPIOF,
    ///GPIOG
    pub GPIOG: GPIOG,
    ///GPIOH
    pub GPIOH: GPIOH,
    ///GPIOI
    pub GPIOI: GPIOI,
    ///GPIOJ
    pub GPIOJ: GPIOJ,
    ///GPIOK
    pub GPIOK: GPIOK,
    ///JPEG
    pub JPEG: JPEG,
    ///MDMA
    pub MDMA: MDMA,
    ///QUADSPI
    pub QUADSPI: QUADSPI,
    ///RNG
    pub RNG: RNG,
    ///RTC
    pub RTC: RTC,
    ///SAI4
    pub SAI4: SAI4,
    ///SAI1
    pub SAI1: SAI1,
    ///SAI2
    pub SAI2: SAI2,
    ///SAI3
    pub SAI3: SAI3,
    ///SDMMC1
    pub SDMMC1: SDMMC1,
    ///SDMMC2
    pub SDMMC2: SDMMC2,
    ///VREFBUF
    pub VREFBUF: VREFBUF,
    ///IWDG1
    pub IWDG1: IWDG1,
    ///IWDG2
    pub IWDG2: IWDG2,
    ///WWDG1
    pub WWDG1: WWDG1,
    ///WWDG2
    pub WWDG2: WWDG2,
    ///PWR
    pub PWR: PWR,
    ///SPI1
    pub SPI1: SPI1,
    ///SPI2
    pub SPI2: SPI2,
    ///SPI3
    pub SPI3: SPI3,
    ///SPI4
    pub SPI4: SPI4,
    ///SPI5
    pub SPI5: SPI5,
    ///SPI6
    pub SPI6: SPI6,
    ///LTDC
    pub LTDC: LTDC,
    ///DSIHOST
    pub DSIHOST: DSIHOST,
    ///SPDIFRX
    pub SPDIFRX: SPDIFRX,
    ///ADC3
    pub ADC3: ADC3,
    ///ADC1
    pub ADC1: ADC1,
    ///ADC2
    pub ADC2: ADC2,
    ///ADC3_Common
    pub ADC3_COMMON: ADC3_COMMON,
    ///ADC12_Common
    pub ADC12_COMMON: ADC12_COMMON,
    ///DMAMUX1
    pub DMAMUX1: DMAMUX1,
    ///CRC
    pub CRC: CRC,
    ///RCC
    pub RCC: RCC,
    ///LPTIM1
    pub LPTIM1: LPTIM1,
    ///LPTIM2
    pub LPTIM2: LPTIM2,
    ///LPTIM3
    pub LPTIM3: LPTIM3,
    ///LPTIM4
    pub LPTIM4: LPTIM4,
    ///LPTIM5
    pub LPTIM5: LPTIM5,
    ///LPUART1
    pub LPUART1: LPUART1,
    ///SYSCFG
    pub SYSCFG: SYSCFG,
    ///EXTI
    pub EXTI: EXTI,
    ///DELAY_Block_SDMMC1
    pub DELAY_BLOCK_SDMMC1: DELAY_BLOCK_SDMMC1,
    ///DELAY_Block_QUADSPI
    pub DELAY_BLOCK_QUADSPI: DELAY_BLOCK_QUADSPI,
    ///DELAY_Block_SDMMC2
    pub DELAY_BLOCK_SDMMC2: DELAY_BLOCK_SDMMC2,
    ///AXI
    pub AXI: AXI,
    ///DCMI
    pub DCMI: DCMI,
    ///OTG1_HS_GLOBAL
    pub OTG1_HS_GLOBAL: OTG1_HS_GLOBAL,
    ///OTG2_HS_GLOBAL
    pub OTG2_HS_GLOBAL: OTG2_HS_GLOBAL,
    ///OTG1_HS_HOST
    pub OTG1_HS_HOST: OTG1_HS_HOST,
    ///OTG2_HS_HOST
    pub OTG2_HS_HOST: OTG2_HS_HOST,
    ///OTG1_HS_DEVICE
    pub OTG1_HS_DEVICE: OTG1_HS_DEVICE,
    ///OTG2_HS_DEVICE
    pub OTG2_HS_DEVICE: OTG2_HS_DEVICE,
    ///OTG1_HS_PWRCLK
    pub OTG1_HS_PWRCLK: OTG1_HS_PWRCLK,
    ///OTG2_HS_PWRCLK
    pub OTG2_HS_PWRCLK: OTG2_HS_PWRCLK,
    ///Ethernet_MAC
    pub ETHERNET_MAC: ETHERNET_MAC,
    ///Ethernet_MTL
    pub ETHERNET_MTL: ETHERNET_MTL,
    ///Ethernet_DMA
    pub ETHERNET_DMA: ETHERNET_DMA,
    ///DMA1
    pub DMA1: DMA1,
    ///DMA2
    pub DMA2: DMA2,
    ///HRTIM_Master
    pub HRTIM_MASTER: HRTIM_MASTER,
    ///HRTIM_TIMA
    pub HRTIM_TIMA: HRTIM_TIMA,
    ///HRTIM_TIMB
    pub HRTIM_TIMB: HRTIM_TIMB,
    ///HRTIM_TIMC
    pub HRTIM_TIMC: HRTIM_TIMC,
    ///HRTIM_TIMD
    pub HRTIM_TIMD: HRTIM_TIMD,
    ///HRTIM_TIME
    pub HRTIM_TIME: HRTIM_TIME,
    ///HRTIM_Common
    pub HRTIM_COMMON: HRTIM_COMMON,
    ///DFSDM
    pub DFSDM: DFSDM,
    ///TIM16
    pub TIM16: TIM16,
    ///TIM17
    pub TIM17: TIM17,
    ///TIM15
    pub TIM15: TIM15,
    ///USART1
    pub USART1: USART1,
    ///USART2
    pub USART2: USART2,
    ///USART3
    pub USART3: USART3,
    ///UART4
    pub UART4: UART4,
    ///UART5
    pub UART5: UART5,
    ///USART6
    pub USART6: USART6,
    ///UART7
    pub UART7: UART7,
    ///UART8
    pub UART8: UART8,
    ///TIM1
    pub TIM1: TIM1,
    ///TIM8
    pub TIM8: TIM8,
    ///FDCAN1
    pub FDCAN1: FDCAN1,
    ///FDCAN2
    pub FDCAN2: FDCAN2,
    ///CAN_CCU
    pub CAN_CCU: CAN_CCU,
    ///MDIOS
    pub MDIOS: MDIOS,
    ///OPAMP
    pub OPAMP: OPAMP,
    ///SWPMI
    pub SWPMI: SWPMI,
    ///TIM2
    pub TIM2: TIM2,
    ///TIM3
    pub TIM3: TIM3,
    ///TIM4
    pub TIM4: TIM4,
    ///TIM5
    pub TIM5: TIM5,
    ///TIM12
    pub TIM12: TIM12,
    ///TIM13
    pub TIM13: TIM13,
    ///TIM14
    pub TIM14: TIM14,
    ///TIM6
    pub TIM6: TIM6,
    ///TIM7
    pub TIM7: TIM7,
    ///RAMECC1
    pub RAMECC1: RAMECC1,
    ///RAMECC2
    pub RAMECC2: RAMECC2,
    ///RAMECC3
    pub RAMECC3: RAMECC3,
    ///ART
    pub ART: ART,
    ///GPIOB
    pub GPIOB: GPIOB,
}
impl Peripherals {
    /// Returns all the peripherals *once*.
    #[cfg(feature = "critical-section")]
    #[inline]
    pub fn take() -> Option<Self> {
        critical_section::with(|_| {
            if unsafe { DEVICE_PERIPHERALS } {
                return None;
            }
            Some(unsafe { Peripherals::steal() })
        })
    }
    /// Unchecked version of `Peripherals::take`.
    ///
    /// # Safety
    ///
    /// Each of the returned peripherals must be used at most once.
    #[inline]
    pub unsafe fn steal() -> Self {
        DEVICE_PERIPHERALS = true;
        Peripherals {
            COMP1: COMP1::steal(),
            CRS: CRS::steal(),
            DAC: DAC::steal(),
            BDMA: BDMA::steal(),
            DMA2D: DMA2D::steal(),
            FLASH: FLASH::steal(),
            DMAMUX2: DMAMUX2::steal(),
            FMC: FMC::steal(),
            CEC: CEC::steal(),
            HSEM: HSEM::steal(),
            I2C1: I2C1::steal(),
            I2C2: I2C2::steal(),
            I2C3: I2C3::steal(),
            I2C4: I2C4::steal(),
            GPIOA: GPIOA::steal(),
            GPIOC: GPIOC::steal(),
            GPIOD: GPIOD::steal(),
            GPIOE: GPIOE::steal(),
            GPIOF: GPIOF::steal(),
            GPIOG: GPIOG::steal(),
            GPIOH: GPIOH::steal(),
            GPIOI: GPIOI::steal(),
            GPIOJ: GPIOJ::steal(),
            GPIOK: GPIOK::steal(),
            JPEG: JPEG::steal(),
            MDMA: MDMA::steal(),
            QUADSPI: QUADSPI::steal(),
            RNG: RNG::steal(),
            RTC: RTC::steal(),
            SAI4: SAI4::steal(),
            SAI1: SAI1::steal(),
            SAI2: SAI2::steal(),
            SAI3: SAI3::steal(),
            SDMMC1: SDMMC1::steal(),
            SDMMC2: SDMMC2::steal(),
            VREFBUF: VREFBUF::steal(),
            IWDG1: IWDG1::steal(),
            IWDG2: IWDG2::steal(),
            WWDG1: WWDG1::steal(),
            WWDG2: WWDG2::steal(),
            PWR: PWR::steal(),
            SPI1: SPI1::steal(),
            SPI2: SPI2::steal(),
            SPI3: SPI3::steal(),
            SPI4: SPI4::steal(),
            SPI5: SPI5::steal(),
            SPI6: SPI6::steal(),
            LTDC: LTDC::steal(),
            DSIHOST: DSIHOST::steal(),
            SPDIFRX: SPDIFRX::steal(),
            ADC3: ADC3::steal(),
            ADC1: ADC1::steal(),
            ADC2: ADC2::steal(),
            ADC3_COMMON: ADC3_COMMON::steal(),
            ADC12_COMMON: ADC12_COMMON::steal(),
            DMAMUX1: DMAMUX1::steal(),
            CRC: CRC::steal(),
            RCC: RCC::steal(),
            LPTIM1: LPTIM1::steal(),
            LPTIM2: LPTIM2::steal(),
            LPTIM3: LPTIM3::steal(),
            LPTIM4: LPTIM4::steal(),
            LPTIM5: LPTIM5::steal(),
            LPUART1: LPUART1::steal(),
            SYSCFG: SYSCFG::steal(),
            EXTI: EXTI::steal(),
            DELAY_BLOCK_SDMMC1: DELAY_BLOCK_SDMMC1::steal(),
            DELAY_BLOCK_QUADSPI: DELAY_BLOCK_QUADSPI::steal(),
            DELAY_BLOCK_SDMMC2: DELAY_BLOCK_SDMMC2::steal(),
            AXI: AXI::steal(),
            DCMI: DCMI::steal(),
            OTG1_HS_GLOBAL: OTG1_HS_GLOBAL::steal(),
            OTG2_HS_GLOBAL: OTG2_HS_GLOBAL::steal(),
            OTG1_HS_HOST: OTG1_HS_HOST::steal(),
            OTG2_HS_HOST: OTG2_HS_HOST::steal(),
            OTG1_HS_DEVICE: OTG1_HS_DEVICE::steal(),
            OTG2_HS_DEVICE: OTG2_HS_DEVICE::steal(),
            OTG1_HS_PWRCLK: OTG1_HS_PWRCLK::steal(),
            OTG2_HS_PWRCLK: OTG2_HS_PWRCLK::steal(),
            ETHERNET_MAC: ETHERNET_MAC::steal(),
            ETHERNET_MTL: ETHERNET_MTL::steal(),
            ETHERNET_DMA: ETHERNET_DMA::steal(),
            DMA1: DMA1::steal(),
            DMA2: DMA2::steal(),
            HRTIM_MASTER: HRTIM_MASTER::steal(),
            HRTIM_TIMA: HRTIM_TIMA::steal(),
            HRTIM_TIMB: HRTIM_TIMB::steal(),
            HRTIM_TIMC: HRTIM_TIMC::steal(),
            HRTIM_TIMD: HRTIM_TIMD::steal(),
            HRTIM_TIME: HRTIM_TIME::steal(),
            HRTIM_COMMON: HRTIM_COMMON::steal(),
            DFSDM: DFSDM::steal(),
            TIM16: TIM16::steal(),
            TIM17: TIM17::steal(),
            TIM15: TIM15::steal(),
            USART1: USART1::steal(),
            USART2: USART2::steal(),
            USART3: USART3::steal(),
            UART4: UART4::steal(),
            UART5: UART5::steal(),
            USART6: USART6::steal(),
            UART7: UART7::steal(),
            UART8: UART8::steal(),
            TIM1: TIM1::steal(),
            TIM8: TIM8::steal(),
            FDCAN1: FDCAN1::steal(),
            FDCAN2: FDCAN2::steal(),
            CAN_CCU: CAN_CCU::steal(),
            MDIOS: MDIOS::steal(),
            OPAMP: OPAMP::steal(),
            SWPMI: SWPMI::steal(),
            TIM2: TIM2::steal(),
            TIM3: TIM3::steal(),
            TIM4: TIM4::steal(),
            TIM5: TIM5::steal(),
            TIM12: TIM12::steal(),
            TIM13: TIM13::steal(),
            TIM14: TIM14::steal(),
            TIM6: TIM6::steal(),
            TIM7: TIM7::steal(),
            RAMECC1: RAMECC1::steal(),
            RAMECC2: RAMECC2::steal(),
            RAMECC3: RAMECC3::steal(),
            ART: ART::steal(),
            GPIOB: GPIOB::steal(),
        }
    }
}
