Release 10.1.03 Map K.39 (lin64)
Xilinx Map Application Log File for Design 'nf2_top'

Design Information
------------------
Command Line   : map -intstyle ise -timing -xe n -detail -ol high -cm speed
-register_duplication -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off
nf2_top.ngd 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46.12.2 $
Mapped Date    : Fri Feb 14 20:05:29 2025

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:25057c66) REAL time: 1 mins 25 secs 

Phase 2.7
Phase 2.7 (Checksum:25057c66) REAL time: 1 mins 25 secs 

Phase 3.31
Phase 3.31 (Checksum:25057c66) REAL time: 1 mins 25 secs 

Phase 4.2

.
Phase 4.2 (Checksum:250b98cf) REAL time: 1 mins 39 secs 

Phase 5.30
Phase 5.30 (Checksum:250b98cf) REAL time: 1 mins 39 secs 

Phase 6.3
Phase 6.3 (Checksum:250b98cf) REAL time: 1 mins 40 secs 

Phase 7.5
Phase 7.5 (Checksum:250b98cf) REAL time: 1 mins 42 secs 

Phase 8.4
..........................
........
Phase 8.4 (Checksum:250b98cf) REAL time: 2 mins 34 secs 

Phase 9.28
Phase 9.28 (Checksum:250b98cf) REAL time: 2 mins 37 secs 

Phase 10.8
..........................
.....................
.....
...............................
...............
...............
...............
Phase 10.8 (Checksum:92447a0a) REAL time: 5 mins 7 secs 

Phase 11.29
Phase 11.29 (Checksum:92447a0a) REAL time: 5 mins 7 secs 

Phase 12.5
Phase 12.5 (Checksum:92447a0a) REAL time: 5 mins 9 secs 

Phase 13.18
Phase 13.18 (Checksum:92bcaeac) REAL time: 14 mins 28 secs 

Phase 14.5
Phase 14.5 (Checksum:92bcaeac) REAL time: 14 mins 30 secs 

Phase 15.27
Phase 15.27 (Checksum:92bcb170) REAL time: 14 mins 42 secs 

Phase 16.24
Phase 16.24 (Checksum:92bcb170) REAL time: 14 mins 53 secs 

REAL time consumed by placer: 14 mins 57 secs 
CPU  time consumed by placer: 14 mins 56 secs 
Invoking physical synthesis ...
.................................
Physical synthesis completed.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings: 2116
Logic Utilization:
  Number of Slice Flip Flops:        13,237 out of  47,232   28%
  Number of 4 input LUTs:            17,019 out of  47,232   36%
Logic Distribution:
  Number of occupied Slices:         13,208 out of  23,616   55%
    Number of Slices containing only related logic:  13,208 out of  13,208 100%
    Number of Slices containing unrelated logic:          0 out of  13,208   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      18,216 out of  47,232   38%
    Number used as logic:            14,883
    Number used as a route-thru:      1,197
    Number used for Dual Port RAMs:   1,678
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:          256
      (Two LUTs used per 32x1 RAM)
    Number used as 16x1 RAMs:           160
    Number used as Shift registers:      42
  Number of bonded IOBs:                356 out of     692   51%
    IOB Flip Flops:                     651
  Number of RAMB16s:                     91 out of     232   39%
  Number of BUFGMUXs:                     8 out of      16   50%
  Number of DCMs:                         6 out of       8   75%

Peak Memory Usage:  1593 MB
Total REAL time to MAP completion:  17 mins 58 secs 
Total CPU time to MAP completion:   17 mins 56 secs 

Mapping completed.
See MAP report file "nf2_top.mrp" for details.
