{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523385900869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523385900884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:45:00 2018 " "Processing started: Tue Apr 10 11:45:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523385900884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523385900884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523385900884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523385901587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523385901587 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Part3/Part4.sv " "Can't analyze file -- file ../Part3/Part4.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523385916462 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Part3/HexHELO.sv " "Can't analyze file -- file ../Part3/HexHELO.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523385916478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part4.sv 1 1 " "Using design file part4.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "part4.sv" "" { Text "C:/UWT/TCES330/Labs/HW1/Part4/part4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523385916540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523385916540 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "LEDR part4.sv(3) " "Verilog HDL Module Declaration error at part4.sv(3): top module port \"LEDR\" is not found in the port list" {  } { { "part4.sv" "" { Text "C:/UWT/TCES330/Labs/HW1/Part4/part4.sv" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1523385916619 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C part4.sv(6) " "Verilog HDL error at part4.sv(6): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part4.sv" "" { Text "C:/UWT/TCES330/Labs/HW1/Part4/part4.sv" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523385916619 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C part4.sv(7) " "Verilog HDL error at part4.sv(7): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part4.sv" "" { Text "C:/UWT/TCES330/Labs/HW1/Part4/part4.sv" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523385916619 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C part4.sv(8) " "Verilog HDL error at part4.sv(8): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part4.sv" "" { Text "C:/UWT/TCES330/Labs/HW1/Part4/part4.sv" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523385916619 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523385916775 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 10 11:45:16 2018 " "Processing ended: Tue Apr 10 11:45:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523385916775 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523385916775 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523385916775 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523385916775 ""}
