{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721267091045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721267091046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 21:44:50 2024 " "Processing started: Wed Jul 17 21:44:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721267091046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267091046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267091046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721267091428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721267091428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-circuit " "Found design unit 1: synchronizer-circuit" {  } { { "synchronizer.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101257 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine_Example.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101260 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101262 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_inverters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pb_inverters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_inverters-ckt " "Found design unit 1: PB_inverters-ckt" {  } { { "PB_inverters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_inverters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101263 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_inverters " "Found entity 1: PB_inverters" {  } { { "PB_inverters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_inverters.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_filters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pb_filters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_filters-ckt " "Found design unit 1: PB_filters-ckt" {  } { { "PB_filters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_filters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101266 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_filters " "Found entity 1: PB_filters" {  } { { "PB_filters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_filters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101267 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holding_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file holding_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holding_register-circuit " "Found design unit 1: holding_register-circuit" {  } { { "holding_register.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/holding_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101269 ""} { "Info" "ISGN_ENTITY_NAME" "1 holding_register " "Found entity 1: holding_register" {  } { { "holding_register.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/holding_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_generator-rtl " "Found design unit 1: Clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/clock_generator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_generator " "Found entity 1: Clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/clock_generator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine-cir " "Found design unit 1: State_Machine-cir" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101274 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Found entity 1: State_Machine" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721267101274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267101274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721267101308 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_debug_sig LogicalStep_Lab4_top.vhd(142) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(142): object \"state_debug_sig\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721267101310 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_filters PB_filters:INST0 " "Elaborating entity \"PB_filters\" for hierarchy \"PB_filters:INST0\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST0" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721267101317 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg4 PB_filters.vhd(36) " "VHDL Process Statement warning at PB_filters.vhd(36): signal \"sreg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_filters.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101318 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg3 PB_filters.vhd(38) " "VHDL Process Statement warning at PB_filters.vhd(38): signal \"sreg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_filters.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101318 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg2 PB_filters.vhd(39) " "VHDL Process Statement warning at PB_filters.vhd(39): signal \"sreg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_filters.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101319 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg1 PB_filters.vhd(40) " "VHDL Process Statement warning at PB_filters.vhd(40): signal \"sreg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_filters.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101319 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg0 PB_filters.vhd(41) " "VHDL Process Statement warning at PB_filters.vhd(41): signal \"sreg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/PB_filters.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101319 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_inverters PB_inverters:INST1 " "Elaborating entity \"PB_inverters\" for hierarchy \"PB_inverters:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721267101320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:INST2 " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721267101328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset synchronizer.vhd(23) " "VHDL Process Statement warning at synchronizer.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synchronizer.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/synchronizer.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101328 "|LogicalStep_Lab4_top|synchronizer:INST2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_generator Clock_generator:INST3 " "Elaborating entity \"Clock_generator\" for hierarchy \"Clock_generator:INST3\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST3" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721267101335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_register holding_register:holder_EW " "Elaborating entity \"holding_register\" for hierarchy \"holding_register:holder_EW\"" {  } { { "LogicalStep_Lab4_top.vhd" "holder_EW" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721267101338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:State_Machine_inst " "Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:State_Machine_inst\"" {  } { { "LogicalStep_Lab4_top.vhd" "State_Machine_inst" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721267101345 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "state_debug State_Machine.vhd(33) " "VHDL Signal Declaration warning at State_Machine.vhd(33): used implicit default value for signal \"state_debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721267101346 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_debug_int State_Machine.vhd(46) " "Verilog HDL or VHDL warning at State_Machine.vhd(46): object \"state_debug_int\" assigned a value but never read" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721267101346 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_walk_req State_Machine.vhd(65) " "VHDL Process Statement warning at State_Machine.vhd(65): signal \"EW_walk_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101351 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS_walk_req State_Machine.vhd(65) " "VHDL Process Statement warning at State_Machine.vhd(65): signal \"NS_walk_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101351 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_walk_req State_Machine.vhd(71) " "VHDL Process Statement warning at State_Machine.vhd(71): signal \"EW_walk_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101352 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS_walk_req State_Machine.vhd(71) " "VHDL Process Statement warning at State_Machine.vhd(71): signal \"NS_walk_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101352 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_walk_req State_Machine.vhd(89) " "VHDL Process Statement warning at State_Machine.vhd(89): signal \"EW_walk_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101352 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS_walk_req State_Machine.vhd(89) " "VHDL Process Statement warning at State_Machine.vhd(89): signal \"NS_walk_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101352 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_walk_req State_Machine.vhd(95) " "VHDL Process Statement warning at State_Machine.vhd(95): signal \"EW_walk_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101353 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS_walk_req State_Machine.vhd(95) " "VHDL Process Statement warning at State_Machine.vhd(95): signal \"NS_walk_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101353 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_sig State_Machine.vhd(124) " "VHDL Process Statement warning at State_Machine.vhd(124): signal \"blink_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101354 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_sig State_Machine.vhd(171) " "VHDL Process Statement warning at State_Machine.vhd(171): signal \"blink_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/State_Machine.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721267101354 "|LogicalStep_Lab4_top|State_Machine:State_Machine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:seg7_mux_inst " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:seg7_mux_inst\"" {  } { { "LogicalStep_Lab4_top.vhd" "seg7_mux_inst" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721267101363 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:seg7_mux_inst\|DOUT\[1\] seg7_data\[1\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:seg7_mux_inst\|DOUT\[1\]\" to the output pin \"seg7_data\[1\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1721267101693 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:seg7_mux_inst\|DOUT\[5\] seg7_data\[5\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:seg7_mux_inst\|DOUT\[5\]\" to the output pin \"seg7_data\[5\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1721267101693 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1721267101693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721267101713 "|LogicalStep_Lab4_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721267101713 "|LogicalStep_Lab4_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721267101713 "|LogicalStep_Lab4_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721267101713 "|LogicalStep_Lab4_top|seg7_data[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721267101713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721267101759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721267102084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721267102084 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[2\] " "No output dependent on input pin \"pb_n\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|pb_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[3\] " "No output dependent on input pin \"pb_n\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|pb_n[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/j2leis/Desktop/Lab4 - 16-7-24 (FINAL)/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721267102124 "|LogicalStep_Lab4_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721267102124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721267102125 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721267102125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721267102125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721267102125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721267102150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 21:45:02 2024 " "Processing ended: Wed Jul 17 21:45:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721267102150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721267102150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721267102150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721267102150 ""}
