

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling13857925da71462a6e7457567930a073  /home/pars/Documents/sim_3/pr_base
Extracting PTX file and ptxas options    1: pr_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_3/pr_base
self exe links to: /home/pars/Documents/sim_3/pr_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_3/pr_base
Running md5sum using "md5sum /home/pars/Documents/sim_3/pr_base "
self exe links to: /home/pars/Documents/sim_3/pr_base
Extracting specific PTX file named pr_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x56462fa902c8, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pr_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7contribiPfPiS_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z9pull_stepiPKmPKiPfS3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ6l1normiPfS_S_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6l1normiPfS_S_f'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10pull_fusediPKmPKiPfS3_S3_f'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pr_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pr_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10pull_fusediPKmPKiPfS3_S3_f' : regs=44, lmem=0, smem=44, cmem=404
GPGPU-Sim PTX: Kernel '_Z6l1normiPfS_S_f' : regs=18, lmem=0, smem=44, cmem=388
GPGPU-Sim PTX: Kernel '_Z9pull_stepiPKmPKiPfS3_' : regs=43, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z7contribiPfPiS_' : regs=15, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z10pull_fusediPKmPKiPfS3_S3_f : hostFun 0x0x56462fa8fa62, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6l1normiPfS_S_f : hostFun 0x0x56462fa8f858, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pull_stepiPKmPKiPfS3_ : hostFun 0x0x56462fa8f69a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7contribiPfPiS_ : hostFun 0x0x56462fa8f4df, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa916f5; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91830; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91831; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91832; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91833; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91834; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91835; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91836; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91837; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91838; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56462fa91839; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
PageRank by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
Launching CUDA PR solver (3580 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe693f15ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f15a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1590..

GPGPU-Sim PTX: cudaLaunch for 0x0x56462fa8f4df (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z7contribiPfPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (pr_base.1.sm_75.ptx:50) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pr_base.1.sm_75.ptx:66) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7contribiPfPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7contribiPfPiS_'.
GPGPU-Sim PTX: pushing kernel '_Z7contribiPfPiS_' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7contribiPfPiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7contribiPfPiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 52614
gpu_sim_insn = 20161988
gpu_ipc =     383.2057
gpu_tot_sim_cycle = 52614
gpu_tot_sim_insn = 20161988
gpu_tot_ipc =     383.2057
gpu_tot_issued_cta = 3580
gpu_occupancy = 90.9863% 
gpu_tot_occupancy = 90.9863% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.5318
partiton_level_parallism_total  =       6.5318
partiton_level_parallism_util =       7.3205
partiton_level_parallism_util_total  =       7.3205
L2_BW  =     285.3073 GB/Sec
L2_BW_total  =     285.3073 GB/Sec
gpu_total_sim_rate=39688

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11616, Miss = 11616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3281
	L1D_cache_core[1]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3300
	L1D_cache_core[2]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3550
	L1D_cache_core[3]: Access = 11616, Miss = 11616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3410
	L1D_cache_core[4]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3328
	L1D_cache_core[5]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3150
	L1D_cache_core[6]: Access = 11232, Miss = 11232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3431
	L1D_cache_core[7]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3272
	L1D_cache_core[8]: Access = 11232, Miss = 11232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3328
	L1D_cache_core[9]: Access = 10944, Miss = 10944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3809
	L1D_cache_core[10]: Access = 11424, Miss = 11424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3088
	L1D_cache_core[11]: Access = 11328, Miss = 11328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3390
	L1D_cache_core[12]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3238
	L1D_cache_core[13]: Access = 11328, Miss = 11328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3260
	L1D_cache_core[14]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3240
	L1D_cache_core[15]: Access = 11598, Miss = 11598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3254
	L1D_cache_core[16]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3381
	L1D_cache_core[17]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2938
	L1D_cache_core[18]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3215
	L1D_cache_core[19]: Access = 11616, Miss = 11616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3121
	L1D_cache_core[20]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3051
	L1D_cache_core[21]: Access = 11616, Miss = 11616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2944
	L1D_cache_core[22]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2867
	L1D_cache_core[23]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3669
	L1D_cache_core[24]: Access = 11424, Miss = 11424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3338
	L1D_cache_core[25]: Access = 11136, Miss = 11136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3828
	L1D_cache_core[26]: Access = 11520, Miss = 11520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3167
	L1D_cache_core[27]: Access = 11616, Miss = 11616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3328
	L1D_cache_core[28]: Access = 11424, Miss = 11424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3377
	L1D_cache_core[29]: Access = 11232, Miss = 11232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3081
	L1D_total_cache_accesses = 343662
	L1D_total_cache_misses = 343662
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 98634
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.161
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 171830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 85915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 229108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 97249
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1385
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 21078656
gpgpu_n_tot_w_icount = 658708
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229108
gpgpu_n_mem_write_global = 114554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1832856
gpgpu_n_store_insn = 916428
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3665920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:292953	W0_Idle:90467	W0_Scoreboard:4642420	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:658696
single_issue_nums: WS0:164680	WS1:164680	WS2:164680	WS3:164668	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1832864 {8:229108,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4582160 {40:114554,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9164320 {40:229108,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 916432 {8:114554,}
maxmflatency = 1410 
max_icnt2mem_latency = 404 
maxmrqlatency = 863 
max_icnt2sh_latency = 127 
averagemflatency = 415 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 94 
avg_icnt2sh_latency = 5 
mrq_lat_table:28646 	5956 	8404 	13087 	23361 	38838 	69677 	39842 	20349 	831 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97713 	168733 	76471 	745 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	311055 	28923 	879 	2805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	239380 	47247 	27771 	18134 	9849 	1281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	43 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6339      6331      6394      6401      7643      7639      7790      7827      5647      5709      5653      5714      5801      5792      5810      5810 
dram[1]:      6339      6343      6461      6467      7633      7602      7790      7815      5738      5677      5744      5683      5804      5803      5831      5830 
dram[2]:      6366      6371      6453      6489      7638      7663      7816      7810      5812      5616      5768      5622      5799      5813      5807      5820 
dram[3]:      6329      6336      6401      6404      7629      7639      7826      7842      5555      5585      5561      5591      5810      5809      5817      5817 
dram[4]:      6339      6331      6399      6405      7629      7657      7796      7829      5646      5707      5652      5713      5800      5792      5808      5809 
dram[5]:      6340      6344      6450      6453      7650      7657      7810      7819      5737      5676      5744      5682      5802      5802      5829      5829 
dram[6]:      6366      6371      6442      6484      7629      7637      7762      7820      5812      5616      5768      5622      5799      5813      5807      5820 
dram[7]:      6329      6336      6373      6376      7638      7641      7812      7835      5555      5585      5561      5591      5810      5809      5817      5817 
dram[8]:      6343      6331      6393      6396      7589      7629      7804      7828      5646      5707      5652      5713      5800      5792      5808      5809 
dram[9]:      6339      6343      6462      6469      7613      7622      7780      7838      5737      5676      5744      5682      5802      5802      5829      5829 
dram[10]:      6366      6371      6448      6484      7615      7619      7798      7813      5812      5616      5768      5623      5799      5813      5808      5822 
dram[11]:      6329      6336      6373      6376      7601      7624      7788      7826      5555      5585      5562      5592      5810      5809      5819      5818 
average row accesses per activate:
dram[0]: 25.745098 29.155556 28.260870 28.260870 30.463415 29.761906 26.553192 26.553192 29.136364 29.813953 30.883720 30.181818 33.200001 29.511110 32.390244 31.619047 
dram[1]: 26.775511 26.775511 28.888889 27.083334 29.833334 29.785715 27.733334 29.023256 30.523809 29.136364 28.869566 32.390244 25.538462 28.869566 33.150002 33.099998 
dram[2]: 27.914894 27.914894 27.659575 28.888889 26.638298 28.454546 25.469387 25.469387 25.639999 26.708334 29.511110 27.666666 26.559999 27.666666 31.619047 30.181818 
dram[3]: 28.521740 28.521740 27.659575 26.000000 32.051281 31.250000 27.733334 27.733334 27.276596 29.136364 27.666666 26.559999 24.592592 24.145454 30.181818 29.511110 
dram[4]: 29.155556 32.000000 28.888889 28.260870 27.195652 28.431818 25.469387 24.000000 26.163265 29.136364 28.255320 28.255320 22.508474 25.056604 30.883720 30.159090 
dram[5]: 27.333334 27.333334 25.450981 27.000000 31.299999 31.250000 24.470589 26.000000 25.137255 23.740740 28.869566 27.666666 25.538462 25.056604 31.619047 30.181818 
dram[6]: 28.521740 29.155556 27.000000 28.799999 29.809525 27.195652 25.469387 24.959999 27.869566 29.136364 30.181818 30.883720 29.511110 31.619047 34.051281 34.051281 
dram[7]: 24.754717 24.754717 28.173914 27.574469 26.062500 28.386364 26.000000 24.959999 25.639999 25.639999 34.051281 34.947369 30.883720 30.883720 29.511110 29.511110 
dram[8]: 26.240000 26.775511 25.920000 28.173914 30.487804 26.574469 27.130434 26.000000 24.188679 24.653847 27.666666 29.511110 24.592592 26.039215 34.947369 34.947369 
dram[9]: 25.230770 25.725491 27.574469 31.609756 28.363636 25.020000 25.469387 28.363636 25.639999 23.740740 30.181818 29.511110 26.039215 27.666666 30.883720 34.947369 
dram[10]: 26.775511 26.240000 27.574469 28.173914 28.386364 27.130434 26.553192 24.959999 26.265306 27.382978 32.390244 30.181818 31.619047 33.200001 30.883720 29.511110 
dram[11]: 27.914894 28.521740 25.411764 26.448980 29.738094 27.152174 24.000000 24.470589 25.235294 27.978260 29.511110 29.511110 27.666666 31.619047 30.883720 31.619047 
average row locality = 248991/8872 = 28.064810
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1216      1216      1204      1204      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[1]:      1216      1216      1204      1204      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1214      1212 
dram[2]:      1216      1216      1204      1204      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[3]:      1216      1216      1204      1204      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[4]:      1216      1216      1204      1204      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[5]:      1216      1216      1202      1200      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[6]:      1216      1216      1200      1200      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[7]:      1216      1216      1200      1200      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[8]:      1216      1216      1200      1200      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[9]:      1216      1216      1200      1200      1152      1152      1152      1152      1176      1176      1216      1216      1216      1216      1216      1216 
dram[10]:      1216      1216      1200      1200      1152      1152      1152      1152      1180      1180      1216      1216      1216      1216      1216      1216 
dram[11]:      1216      1216      1200      1200      1152      1152      1152      1152      1180      1180      1216      1216      1216      1216      1216      1216 
total dram reads = 229108
bank skew: 1216/1152 = 1.06
chip skew: 19096/19088 = 1.00
number of total write accesses:
dram[0]:       388       384       384       384       388       392       384       384       424       424       448       448       448       448       448       448 
dram[1]:       384       384       384       384       404       396       384       384       424       424       448       448       448       448       448       448 
dram[2]:       384       384       384       384       400       400       384       384       424       424       448       448       448       448       448       448 
dram[3]:       384       384       384       384       392       392       384       384       424       424       448       448       448       448       448       448 
dram[4]:       384       384       384       384       396       396       384       384       424       424       448       448       448       448       448       444 
dram[5]:       384       384       384       384       400       392       384       384       424       424       448       448       448       448       448       448 
dram[6]:       384       384       384       384       400       396       384       384       424       424       448       448       448       448       448       448 
dram[7]:       384       384       384       384       396       388       384       384       424       424       448       448       448       448       448       448 
dram[8]:       384       384       384       384       392       388       384       384       424       424       448       448       448       448       448       448 
dram[9]:       384       384       384       384       384       396       384       384       424       424       448       448       448       448       448       448 
dram[10]:       384       384       384       384       392       384       384       384       428       428       448       448       448       448       448       448 
dram[11]:       384       384       384       384       388       388       384       384       428       428       448       448       448       448       448       448 
total dram writes = 79536
bank skew: 448/384 = 1.17
chip skew: 6640/6620 = 1.00
average mf latency per bank:
dram[0]:        452       463       451       458       453       474       469       471       460       469       462       477       476       486       465       475
dram[1]:        464       483       446       468       444       456       466       463       453       459       470       475       496       491       464       465
dram[2]:        452       461       453       450       452       464       434       442       444       445       461       456       466       466       443       453
dram[3]:        457       455       453       451       445       452       443       454       442       463       449       464       464       466       464       467
dram[4]:        456       465       443       451       444       456       444       451       440       450       453       455       464       465       449       453
dram[5]:        453       456       448       452       445       466       465       461       459       463       468       476       482       483       445       470
dram[6]:        468       475       461       467       469       479       459       471       462       455       468       466       476       493       460       465
dram[7]:        449       469       454       467       450       463       444       461       443       448       448       454       477       485       440       459
dram[8]:        466       472       464       464       465       475       454       464       462       466       485       476       472       478       458       458
dram[9]:        447       459       465       450       443       449       459       459       457       468       457       459       478       481       452       452
dram[10]:        449       462       457       457       462       474       461       469       447       448       467       483       481       488       443       456
dram[11]:        465       471       462       465       465       467       458       464       459       458       468       471       480       491       450       471
maximum mf latency per bank:
dram[0]:        974       918       976       959      1045      1036       863       883       912       834      1309      1304       914       959      1101      1083
dram[1]:       1070      1055       808      1395       951       962       854       846      1282      1009      1245      1256      1299       999      1135      1005
dram[2]:        823       818       923       875      1169      1152       721       722      1134       787      1090      1097       967       972       986      1022
dram[3]:        956       910       943       942       929      1061       810       844       997      1225      1105      1336      1025       909       974       983
dram[4]:        963       944       959       969       999      1006       860       819      1194      1197      1154      1154       915       953      1001      1057
dram[5]:        922      1044      1047       878       898       988       878       968      1162      1167      1328      1326      1018      1043       970      1084
dram[6]:       1032      1123      1002       993       982       974      1038      1046      1018      1109      1373      1379      1410      1004      1086      1073
dram[7]:       1097      1076       902      1250      1069      1088       894       900      1016      1016      1257      1260       952      1202       917       982
dram[8]:       1016       952      1192      1139       930       915       963       953       882       871      1334      1231       966       958      1058      1078
dram[9]:        924       946       923       874       964       981       898       875       861       856      1313      1316      1013      1106      1037      1051
dram[10]:       1164      1000      1012      1048      1004       996       809       815       838       835      1179      1178       971       967       950       950
dram[11]:       1073      1089       975      1035      1092      1075       902       940      1210      1010      1251      1256       910      1102       969      1171

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 52622 -   mf: uid=707228, sid4294967295:w4294967295, part=0, addr=0xc2778c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52526), 
Ready @ 52626 -   mf: uid=707233, sid4294967295:w4294967295, part=0, addr=0xc2779800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52530), 
Ready @ 52655 -   mf: uid=707240, sid4294967295:w4294967295, part=0, addr=0xc2778c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52559), 
Ready @ 52667 -   mf: uid=707242, sid4294967295:w4294967295, part=0, addr=0xc2778080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52571), 
Ready @ 52675 -   mf: uid=707243, sid4294967295:w4294967295, part=0, addr=0xc2778000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52579), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107867 n_act=707 n_pre=691 n_ref_event=0 n_req=20752 n_rd=19096 n_rd_L2_A=0 n_write=0 n_wr_bk=6624 bw_util=0.7625
n_activity=111870 dram_eff=0.9196
bk0: 1216a 105373i bk1: 1216a 104904i bk2: 1204a 103785i bk3: 1204a 102495i bk4: 1152a 105836i bk5: 1152a 103303i bk6: 1152a 106281i bk7: 1152a 104991i bk8: 1176a 106997i bk9: 1176a 106657i bk10: 1216a 104479i bk11: 1216a 102318i bk12: 1216a 101404i bk13: 1216a 99140i bk14: 1216a 101996i bk15: 1216a 101694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965931
Row_Buffer_Locality_read = 0.976697
Row_Buffer_Locality_write = 0.841787
Bank_Level_Parallism = 4.737030
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.105009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.762498 
total_CMD = 134925 
util_bw = 102880 
Wasted_Col = 6626 
Wasted_Row = 469 
Idle = 24950 

BW Util Bottlenecks: 
RCDc_limit = 1341 
RCDWRc_limit = 476 
WTRc_limit = 5709 
RTWc_limit = 10989 
CCDLc_limit = 5061 
rwq = 0 
CCDLc_limit_alone = 3584 
WTRc_limit_alone = 5445 
RTWc_limit_alone = 9776 

Commands details: 
total_CMD = 134925 
n_nop = 107867 
Read = 19096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6624 
n_act = 707 
n_pre = 691 
n_ref = 0 
n_req = 20752 
total_req = 25720 

Dual Bus Interface Util: 
issued_total_row = 1398 
issued_total_col = 25720 
Row_Bus_Util =  0.010361 
CoL_Bus_Util = 0.190624 
Either_Row_CoL_Bus_Util = 0.200541 
Issued_on_Two_Bus_Simul_Util = 0.000445 
issued_two_Eff = 0.002217 
queue_avg = 37.313427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 52651 -   mf: uid=707237, sid4294967295:w4294967295, part=1, addr=0xc2778d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52555), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107847 n_act=714 n_pre=698 n_ref_event=0 n_req=20750 n_rd=19090 n_rd_L2_A=0 n_write=0 n_wr_bk=6638 bw_util=0.7627
n_activity=111983 dram_eff=0.919
bk0: 1216a 101266i bk1: 1216a 99367i bk2: 1204a 105320i bk3: 1204a 100810i bk4: 1152a 105003i bk5: 1152a 105042i bk6: 1152a 104750i bk7: 1152a 104915i bk8: 1176a 104521i bk9: 1176a 104762i bk10: 1216a 103730i bk11: 1216a 102260i bk12: 1216a 98645i bk13: 1216a 100432i bk14: 1214a 100343i bk15: 1212a 100585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965590
Row_Buffer_Locality_read = 0.976585
Row_Buffer_Locality_write = 0.839157
Bank_Level_Parallism = 4.912817
Bank_Level_Parallism_Col = 4.695646
Bank_Level_Parallism_Ready = 2.160218
write_to_read_ratio_blp_rw_average = 0.353908
GrpLevelPara = 3.272490 

BW Util details:
bwutil = 0.762735 
total_CMD = 134925 
util_bw = 102909 
Wasted_Col = 6784 
Wasted_Row = 403 
Idle = 24829 

BW Util Bottlenecks: 
RCDc_limit = 1280 
RCDWRc_limit = 406 
WTRc_limit = 6845 
RTWc_limit = 11060 
CCDLc_limit = 5385 
rwq = 0 
CCDLc_limit_alone = 3605 
WTRc_limit_alone = 6432 
RTWc_limit_alone = 9693 

Commands details: 
total_CMD = 134925 
n_nop = 107847 
Read = 19090 
Write = 0 
L2_Alloc = 0 
L2_WB = 6638 
n_act = 714 
n_pre = 698 
n_ref = 0 
n_req = 20750 
total_req = 25728 

Dual Bus Interface Util: 
issued_total_row = 1412 
issued_total_col = 25728 
Row_Bus_Util =  0.010465 
CoL_Bus_Util = 0.190684 
Either_Row_CoL_Bus_Util = 0.200689 
Issued_on_Two_Bus_Simul_Util = 0.000460 
issued_two_Eff = 0.002290 
queue_avg = 38.106377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1064
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 52617 -   mf: uid=707223, sid4294967295:w4294967295, part=2, addr=0xc2778e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52521), 
Ready @ 52622 -   mf: uid=707229, sid4294967295:w4294967295, part=2, addr=0xc277be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52526), 
Ready @ 52637 -   mf: uid=707235, sid4294967295:w4294967295, part=2, addr=0xc2778e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52541), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107764 n_act=750 n_pre=734 n_ref_event=0 n_req=20756 n_rd=19096 n_rd_L2_A=0 n_write=0 n_wr_bk=6640 bw_util=0.763
n_activity=112646 dram_eff=0.9139
bk0: 1216a 106167i bk1: 1216a 105616i bk2: 1204a 103070i bk3: 1204a 103349i bk4: 1152a 103022i bk5: 1152a 102467i bk6: 1152a 105513i bk7: 1152a 104203i bk8: 1176a 103664i bk9: 1176a 104472i bk10: 1216a 104033i bk11: 1216a 101782i bk12: 1216a 100059i bk13: 1216a 99083i bk14: 1216a 103498i bk15: 1216a 102383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963866
Row_Buffer_Locality_read = 0.975545
Row_Buffer_Locality_write = 0.829518
Bank_Level_Parallism = 4.785811
Bank_Level_Parallism_Col = 4.559363
Bank_Level_Parallism_Ready = 2.150806
write_to_read_ratio_blp_rw_average = 0.366668
GrpLevelPara = 3.257145 

BW Util details:
bwutil = 0.762972 
total_CMD = 134925 
util_bw = 102944 
Wasted_Col = 7536 
Wasted_Row = 299 
Idle = 24146 

BW Util Bottlenecks: 
RCDc_limit = 1204 
RCDWRc_limit = 371 
WTRc_limit = 6075 
RTWc_limit = 12152 
CCDLc_limit = 6258 
rwq = 0 
CCDLc_limit_alone = 4389 
WTRc_limit_alone = 5618 
RTWc_limit_alone = 10740 

Commands details: 
total_CMD = 134925 
n_nop = 107764 
Read = 19096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6640 
n_act = 750 
n_pre = 734 
n_ref = 0 
n_req = 20756 
total_req = 25736 

Dual Bus Interface Util: 
issued_total_row = 1484 
issued_total_col = 25736 
Row_Bus_Util =  0.010999 
CoL_Bus_Util = 0.190743 
Either_Row_CoL_Bus_Util = 0.201304 
Issued_on_Two_Bus_Simul_Util = 0.000437 
issued_two_Eff = 0.002172 
queue_avg = 36.350616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3506
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107794 n_act=745 n_pre=729 n_ref_event=0 n_req=20752 n_rd=19096 n_rd_L2_A=0 n_write=0 n_wr_bk=6624 bw_util=0.7625
n_activity=112956 dram_eff=0.9108
bk0: 1216a 106333i bk1: 1216a 105336i bk2: 1204a 105242i bk3: 1204a 104026i bk4: 1152a 104634i bk5: 1152a 103486i bk6: 1152a 106045i bk7: 1152a 105883i bk8: 1176a 106279i bk9: 1176a 104340i bk10: 1216a 100703i bk11: 1216a 101234i bk12: 1216a 101120i bk13: 1216a 100076i bk14: 1216a 99734i bk15: 1216a 99053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964100
Row_Buffer_Locality_read = 0.975649
Row_Buffer_Locality_write = 0.830918
Bank_Level_Parallism = 4.789346
Bank_Level_Parallism_Col = 4.572068
Bank_Level_Parallism_Ready = 2.139847
write_to_read_ratio_blp_rw_average = 0.354413
GrpLevelPara = 3.256594 

BW Util details:
bwutil = 0.762498 
total_CMD = 134925 
util_bw = 102880 
Wasted_Col = 7186 
Wasted_Row = 540 
Idle = 24319 

BW Util Bottlenecks: 
RCDc_limit = 1314 
RCDWRc_limit = 403 
WTRc_limit = 6644 
RTWc_limit = 11296 
CCDLc_limit = 5647 
rwq = 0 
CCDLc_limit_alone = 3968 
WTRc_limit_alone = 6149 
RTWc_limit_alone = 10112 

Commands details: 
total_CMD = 134925 
n_nop = 107794 
Read = 19096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6624 
n_act = 745 
n_pre = 729 
n_ref = 0 
n_req = 20752 
total_req = 25720 

Dual Bus Interface Util: 
issued_total_row = 1474 
issued_total_col = 25720 
Row_Bus_Util =  0.010925 
CoL_Bus_Util = 0.190624 
Either_Row_CoL_Bus_Util = 0.201082 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.002322 
queue_avg = 36.554806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5548
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 52621 -   mf: uid=707226, sid4294967295:w4294967295, part=4, addr=0xc2779080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52525), 
Ready @ 52625 -   mf: uid=707231, sid4294967295:w4294967295, part=4, addr=0xc2779000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52529), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107781 n_act=754 n_pre=738 n_ref_event=0 n_req=20753 n_rd=19096 n_rd_L2_A=0 n_write=0 n_wr_bk=6628 bw_util=0.7626
n_activity=112652 dram_eff=0.9134
bk0: 1216a 106274i bk1: 1216a 105586i bk2: 1204a 105643i bk3: 1204a 103304i bk4: 1152a 107334i bk5: 1152a 105861i bk6: 1152a 106289i bk7: 1152a 104414i bk8: 1176a 105053i bk9: 1176a 103160i bk10: 1216a 103860i bk11: 1216a 102323i bk12: 1216a 100121i bk13: 1216a 101785i bk14: 1216a 102530i bk15: 1216a 101726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963668
Row_Buffer_Locality_read = 0.975335
Row_Buffer_Locality_write = 0.829209
Bank_Level_Parallism = 4.693055
Bank_Level_Parallism_Col = 4.467030
Bank_Level_Parallism_Ready = 2.081291
write_to_read_ratio_blp_rw_average = 0.353222
GrpLevelPara = 3.186852 

BW Util details:
bwutil = 0.762616 
total_CMD = 134925 
util_bw = 102896 
Wasted_Col = 6980 
Wasted_Row = 450 
Idle = 24599 

BW Util Bottlenecks: 
RCDc_limit = 1419 
RCDWRc_limit = 469 
WTRc_limit = 5508 
RTWc_limit = 10496 
CCDLc_limit = 5043 
rwq = 0 
CCDLc_limit_alone = 3720 
WTRc_limit_alone = 5205 
RTWc_limit_alone = 9476 

Commands details: 
total_CMD = 134925 
n_nop = 107781 
Read = 19096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6628 
n_act = 754 
n_pre = 738 
n_ref = 0 
n_req = 20753 
total_req = 25724 

Dual Bus Interface Util: 
issued_total_row = 1492 
issued_total_col = 25724 
Row_Bus_Util =  0.011058 
CoL_Bus_Util = 0.190654 
Either_Row_CoL_Bus_Util = 0.201178 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.002653 
queue_avg = 34.275398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.2754
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 52625 -   mf: uid=707232, sid4294967295:w4294967295, part=5, addr=0xc277c100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52529), 
Ready @ 52633 -   mf: uid=707234, sid4294967295:w4294967295, part=5, addr=0xc2779100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52537), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107761 n_act=764 n_pre=748 n_ref_event=0 n_req=20748 n_rd=19090 n_rd_L2_A=0 n_write=0 n_wr_bk=6632 bw_util=0.7626
n_activity=112428 dram_eff=0.9151
bk0: 1216a 103944i bk1: 1216a 104260i bk2: 1202a 103749i bk3: 1200a 103363i bk4: 1152a 106782i bk5: 1152a 106019i bk6: 1152a 105147i bk7: 1152a 104902i bk8: 1176a 103509i bk9: 1176a 103445i bk10: 1216a 101578i bk11: 1216a 100740i bk12: 1216a 99767i bk13: 1216a 99234i bk14: 1216a 103330i bk15: 1216a 101387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963177
Row_Buffer_Locality_read = 0.975013
Row_Buffer_Locality_write = 0.826900
Bank_Level_Parallism = 4.836041
Bank_Level_Parallism_Col = 4.606597
Bank_Level_Parallism_Ready = 2.150837
write_to_read_ratio_blp_rw_average = 0.351416
GrpLevelPara = 3.235451 

BW Util details:
bwutil = 0.762557 
total_CMD = 134925 
util_bw = 102888 
Wasted_Col = 6735 
Wasted_Row = 442 
Idle = 24860 

BW Util Bottlenecks: 
RCDc_limit = 1346 
RCDWRc_limit = 449 
WTRc_limit = 6759 
RTWc_limit = 10567 
CCDLc_limit = 5155 
rwq = 0 
CCDLc_limit_alone = 3700 
WTRc_limit_alone = 6253 
RTWc_limit_alone = 9618 

Commands details: 
total_CMD = 134925 
n_nop = 107761 
Read = 19090 
Write = 0 
L2_Alloc = 0 
L2_WB = 6632 
n_act = 764 
n_pre = 748 
n_ref = 0 
n_req = 20748 
total_req = 25722 

Dual Bus Interface Util: 
issued_total_row = 1512 
issued_total_col = 25722 
Row_Bus_Util =  0.011206 
CoL_Bus_Util = 0.190639 
Either_Row_CoL_Bus_Util = 0.201327 
Issued_on_Two_Bus_Simul_Util = 0.000519 
issued_two_Eff = 0.002577 
queue_avg = 36.363388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3634
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 52698 -   mf: uid=707245, sid4294967295:w4294967295, part=6, addr=0xc2779280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52602), 
Ready @ 52702 -   mf: uid=707246, sid4294967295:w4294967295, part=6, addr=0xc2779200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52606), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107843 n_act=713 n_pre=697 n_ref_event=0 n_req=20747 n_rd=19088 n_rd_L2_A=0 n_write=0 n_wr_bk=6636 bw_util=0.7626
n_activity=112507 dram_eff=0.9146
bk0: 1216a 101334i bk1: 1216a 101285i bk2: 1200a 103779i bk3: 1200a 103147i bk4: 1152a 105819i bk5: 1152a 104087i bk6: 1152a 103823i bk7: 1152a 102670i bk8: 1176a 104222i bk9: 1176a 103802i bk10: 1216a 101458i bk11: 1216a 102063i bk12: 1216a 99412i bk13: 1216a 98613i bk14: 1216a 103814i bk15: 1216a 101624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965634
Row_Buffer_Locality_read = 0.976739
Row_Buffer_Locality_write = 0.837854
Bank_Level_Parallism = 4.902059
Bank_Level_Parallism_Col = 4.693640
Bank_Level_Parallism_Ready = 2.152603
write_to_read_ratio_blp_rw_average = 0.347658
GrpLevelPara = 3.267547 

BW Util details:
bwutil = 0.762616 
total_CMD = 134925 
util_bw = 102896 
Wasted_Col = 7189 
Wasted_Row = 411 
Idle = 24429 

BW Util Bottlenecks: 
RCDc_limit = 1295 
RCDWRc_limit = 465 
WTRc_limit = 7247 
RTWc_limit = 11758 
CCDLc_limit = 6251 
rwq = 0 
CCDLc_limit_alone = 4590 
WTRc_limit_alone = 6628 
RTWc_limit_alone = 10716 

Commands details: 
total_CMD = 134925 
n_nop = 107843 
Read = 19088 
Write = 0 
L2_Alloc = 0 
L2_WB = 6636 
n_act = 713 
n_pre = 697 
n_ref = 0 
n_req = 20747 
total_req = 25724 

Dual Bus Interface Util: 
issued_total_row = 1410 
issued_total_col = 25724 
Row_Bus_Util =  0.010450 
CoL_Bus_Util = 0.190654 
Either_Row_CoL_Bus_Util = 0.200719 
Issued_on_Two_Bus_Simul_Util = 0.000385 
issued_two_Eff = 0.001920 
queue_avg = 39.880295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.8803
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 52618 -   mf: uid=707224, sid4294967295:w4294967295, part=7, addr=0xc277ab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52522), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107815 n_act=741 n_pre=726 n_ref_event=0 n_req=20744 n_rd=19088 n_rd_L2_A=0 n_write=0 n_wr_bk=6617 bw_util=0.7621
n_activity=112305 dram_eff=0.9155
bk0: 1216a 102152i bk1: 1216a 101152i bk2: 1200a 103935i bk3: 1200a 104161i bk4: 1152a 105332i bk5: 1152a 105955i bk6: 1152a 106700i bk7: 1152a 105349i bk8: 1176a 105677i bk9: 1176a 104369i bk10: 1216a 105892i bk11: 1216a 106430i bk12: 1216a 99797i bk13: 1216a 99035i bk14: 1216a 104151i bk15: 1216a 101619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964231
Row_Buffer_Locality_read = 0.975953
Row_Buffer_Locality_write = 0.829106
Bank_Level_Parallism = 4.721559
Bank_Level_Parallism_Col = 4.504956
Bank_Level_Parallism_Ready = 2.119112
write_to_read_ratio_blp_rw_average = 0.348977
GrpLevelPara = 3.215558 

BW Util details:
bwutil = 0.762053 
total_CMD = 134925 
util_bw = 102820 
Wasted_Col = 6897 
Wasted_Row = 560 
Idle = 24648 

BW Util Bottlenecks: 
RCDc_limit = 1318 
RCDWRc_limit = 435 
WTRc_limit = 5822 
RTWc_limit = 10879 
CCDLc_limit = 5329 
rwq = 0 
CCDLc_limit_alone = 3779 
WTRc_limit_alone = 5471 
RTWc_limit_alone = 9680 

Commands details: 
total_CMD = 134925 
n_nop = 107815 
Read = 19088 
Write = 0 
L2_Alloc = 0 
L2_WB = 6617 
n_act = 741 
n_pre = 726 
n_ref = 0 
n_req = 20744 
total_req = 25705 

Dual Bus Interface Util: 
issued_total_row = 1467 
issued_total_col = 25705 
Row_Bus_Util =  0.010873 
CoL_Bus_Util = 0.190513 
Either_Row_CoL_Bus_Util = 0.200926 
Issued_on_Two_Bus_Simul_Util = 0.000460 
issued_two_Eff = 0.002287 
queue_avg = 37.002029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 52651 -   mf: uid=707238, sid4294967295:w4294967295, part=8, addr=0xc277ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52555), 
Ready @ 52678 -   mf: uid=707244, sid4294967295:w4294967295, part=8, addr=0xc277ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52582), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107780 n_act=756 n_pre=740 n_ref_event=0 n_req=20743 n_rd=19088 n_rd_L2_A=0 n_write=0 n_wr_bk=6620 bw_util=0.7621
n_activity=112542 dram_eff=0.9137
bk0: 1216a 102822i bk1: 1216a 101575i bk2: 1200a 103309i bk3: 1200a 103136i bk4: 1152a 106204i bk5: 1152a 103226i bk6: 1152a 105524i bk7: 1152a 104923i bk8: 1176a 106550i bk9: 1176a 106402i bk10: 1216a 99930i bk11: 1216a 102092i bk12: 1216a 98512i bk13: 1216a 99498i bk14: 1216a 102344i bk15: 1216a 101777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963554
Row_Buffer_Locality_read = 0.975587
Row_Buffer_Locality_write = 0.824773
Bank_Level_Parallism = 4.825322
Bank_Level_Parallism_Col = 4.604480
Bank_Level_Parallism_Ready = 2.116441
write_to_read_ratio_blp_rw_average = 0.344997
GrpLevelPara = 3.240690 

BW Util details:
bwutil = 0.762142 
total_CMD = 134925 
util_bw = 102832 
Wasted_Col = 7408 
Wasted_Row = 598 
Idle = 24087 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 463 
WTRc_limit = 7491 
RTWc_limit = 11553 
CCDLc_limit = 5607 
rwq = 0 
CCDLc_limit_alone = 3970 
WTRc_limit_alone = 6937 
RTWc_limit_alone = 10470 

Commands details: 
total_CMD = 134925 
n_nop = 107780 
Read = 19088 
Write = 0 
L2_Alloc = 0 
L2_WB = 6620 
n_act = 756 
n_pre = 740 
n_ref = 0 
n_req = 20743 
total_req = 25708 

Dual Bus Interface Util: 
issued_total_row = 1496 
issued_total_col = 25708 
Row_Bus_Util =  0.011088 
CoL_Bus_Util = 0.190535 
Either_Row_CoL_Bus_Util = 0.201186 
Issued_on_Two_Bus_Simul_Util = 0.000437 
issued_two_Eff = 0.002174 
queue_avg = 37.716545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7165
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 52646 -   mf: uid=707236, sid4294967295:w4294967295, part=9, addr=0xc277ad00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52550), 
Ready @ 52653 -   mf: uid=707239, sid4294967295:w4294967295, part=9, addr=0xc277a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52557), 
Ready @ 52660 -   mf: uid=707241, sid4294967295:w4294967295, part=9, addr=0xc2779580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52564), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107799 n_act=751 n_pre=735 n_ref_event=0 n_req=20743 n_rd=19088 n_rd_L2_A=0 n_write=0 n_wr_bk=6620 bw_util=0.7621
n_activity=112370 dram_eff=0.9151
bk0: 1216a 103438i bk1: 1216a 102184i bk2: 1200a 104988i bk3: 1200a 105941i bk4: 1152a 105883i bk5: 1152a 105510i bk6: 1152a 104571i bk7: 1152a 103982i bk8: 1176a 105035i bk9: 1176a 103783i bk10: 1216a 103217i bk11: 1216a 102225i bk12: 1216a 100513i bk13: 1216a 99528i bk14: 1216a 102678i bk15: 1216a 103086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963795
Row_Buffer_Locality_read = 0.975534
Row_Buffer_Locality_write = 0.828399
Bank_Level_Parallism = 4.769805
Bank_Level_Parallism_Col = 4.538970
Bank_Level_Parallism_Ready = 2.112684
write_to_read_ratio_blp_rw_average = 0.352235
GrpLevelPara = 3.220590 

BW Util details:
bwutil = 0.762142 
total_CMD = 134925 
util_bw = 102832 
Wasted_Col = 7056 
Wasted_Row = 458 
Idle = 24579 

BW Util Bottlenecks: 
RCDc_limit = 1487 
RCDWRc_limit = 429 
WTRc_limit = 6559 
RTWc_limit = 11547 
CCDLc_limit = 5354 
rwq = 0 
CCDLc_limit_alone = 3775 
WTRc_limit_alone = 6120 
RTWc_limit_alone = 10407 

Commands details: 
total_CMD = 134925 
n_nop = 107799 
Read = 19088 
Write = 0 
L2_Alloc = 0 
L2_WB = 6620 
n_act = 751 
n_pre = 735 
n_ref = 0 
n_req = 20743 
total_req = 25708 

Dual Bus Interface Util: 
issued_total_row = 1486 
issued_total_col = 25708 
Row_Bus_Util =  0.011014 
CoL_Bus_Util = 0.190535 
Either_Row_CoL_Bus_Util = 0.201045 
Issued_on_Two_Bus_Simul_Util = 0.000504 
issued_two_Eff = 0.002507 
queue_avg = 35.768665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.7687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 52614 -   mf: uid=707222, sid4294967295:w4294967295, part=10, addr=0xc277ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52518), 
Ready @ 52621 -   mf: uid=707227, sid4294967295:w4294967295, part=10, addr=0xc277a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52525), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107814 n_act=730 n_pre=714 n_ref_event=0 n_req=20752 n_rd=19096 n_rd_L2_A=0 n_write=0 n_wr_bk=6616 bw_util=0.7623
n_activity=112456 dram_eff=0.9146
bk0: 1216a 105687i bk1: 1216a 102786i bk2: 1200a 103919i bk3: 1200a 103199i bk4: 1152a 105651i bk5: 1152a 105074i bk6: 1152a 103286i bk7: 1152a 103542i bk8: 1180a 106882i bk9: 1180a 104615i bk10: 1216a 103089i bk11: 1216a 101015i bk12: 1216a 100889i bk13: 1216a 100377i bk14: 1216a 102392i bk15: 1216a 101017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964821
Row_Buffer_Locality_read = 0.976173
Row_Buffer_Locality_write = 0.833837
Bank_Level_Parallism = 4.799755
Bank_Level_Parallism_Col = 4.593627
Bank_Level_Parallism_Ready = 2.105984
write_to_read_ratio_blp_rw_average = 0.341521
GrpLevelPara = 3.261338 

BW Util details:
bwutil = 0.762260 
total_CMD = 134925 
util_bw = 102848 
Wasted_Col = 6967 
Wasted_Row = 489 
Idle = 24621 

BW Util Bottlenecks: 
RCDc_limit = 1425 
RCDWRc_limit = 423 
WTRc_limit = 6997 
RTWc_limit = 10189 
CCDLc_limit = 5423 
rwq = 0 
CCDLc_limit_alone = 3887 
WTRc_limit_alone = 6493 
RTWc_limit_alone = 9157 

Commands details: 
total_CMD = 134925 
n_nop = 107814 
Read = 19096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6616 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 20752 
total_req = 25712 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 25712 
Row_Bus_Util =  0.010702 
CoL_Bus_Util = 0.190565 
Either_Row_CoL_Bus_Util = 0.200934 
Issued_on_Two_Bus_Simul_Util = 0.000334 
issued_two_Eff = 0.001660 
queue_avg = 37.655357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6554
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 52618 -   mf: uid=707225, sid4294967295:w4294967295, part=11, addr=0xc277af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52522), 
Ready @ 52622 -   mf: uid=707230, sid4294967295:w4294967295, part=11, addr=0xc277af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52526), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134925 n_nop=107795 n_act=746 n_pre=730 n_ref_event=0 n_req=20752 n_rd=19096 n_rd_L2_A=0 n_write=0 n_wr_bk=6624 bw_util=0.7625
n_activity=112148 dram_eff=0.9174
bk0: 1216a 103776i bk1: 1216a 102842i bk2: 1200a 104089i bk3: 1200a 104564i bk4: 1152a 106879i bk5: 1152a 105058i bk6: 1152a 101889i bk7: 1152a 103123i bk8: 1180a 101573i bk9: 1180a 102886i bk10: 1216a 100515i bk11: 1216a 99723i bk12: 1216a 98790i bk13: 1216a 98884i bk14: 1216a 99859i bk15: 1216a 96854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964052
Row_Buffer_Locality_read = 0.976068
Row_Buffer_Locality_write = 0.825483
Bank_Level_Parallism = 5.004799
Bank_Level_Parallism_Col = 4.780473
Bank_Level_Parallism_Ready = 2.175013
write_to_read_ratio_blp_rw_average = 0.358709
GrpLevelPara = 3.310012 

BW Util details:
bwutil = 0.762498 
total_CMD = 134925 
util_bw = 102880 
Wasted_Col = 6961 
Wasted_Row = 364 
Idle = 24720 

BW Util Bottlenecks: 
RCDc_limit = 1454 
RCDWRc_limit = 462 
WTRc_limit = 7435 
RTWc_limit = 11741 
CCDLc_limit = 5682 
rwq = 0 
CCDLc_limit_alone = 4094 
WTRc_limit_alone = 6831 
RTWc_limit_alone = 10757 

Commands details: 
total_CMD = 134925 
n_nop = 107795 
Read = 19096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6624 
n_act = 746 
n_pre = 730 
n_ref = 0 
n_req = 20752 
total_req = 25720 

Dual Bus Interface Util: 
issued_total_row = 1476 
issued_total_col = 25720 
Row_Bus_Util =  0.010939 
CoL_Bus_Util = 0.190624 
Either_Row_CoL_Bus_Util = 0.201075 
Issued_on_Two_Bus_Simul_Util = 0.000489 
issued_two_Eff = 0.002433 
queue_avg = 38.225555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14324, Miss = 14324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 14324, Miss = 14324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 14318, Miss = 14318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 14316, Miss = 14316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14324, Miss = 14324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 14324, Miss = 14324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14324, Miss = 14324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14324, Miss = 14324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 343662
L2_total_cache_misses = 343662
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 171830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 85915
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 229108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.181

icnt_total_pkts_mem_to_simt=343662
icnt_total_pkts_simt_to_mem=343662
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 343662
Req_Network_cycles = 52614
Req_Network_injected_packets_per_cycle =       6.5318 
Req_Network_conflicts_per_cycle =       2.2274
Req_Network_conflicts_per_cycle_util =       2.4964
Req_Bank_Level_Parallism =       7.3205
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2062
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2722

Reply_Network_injected_packets_num = 343662
Reply_Network_cycles = 52614
Reply_Network_injected_packets_per_cycle =        6.5318
Reply_Network_conflicts_per_cycle =        3.4673
Reply_Network_conflicts_per_cycle_util =       3.8884
Reply_Bank_Level_Parallism =       7.3250
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0201
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2177
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 28 sec (508 sec)
gpgpu_simulation_rate = 39688 (inst/sec)
gpgpu_simulation_rate = 103 (cycle/sec)
gpgpu_silicon_slowdown = 13252427x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe693f159c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1578..

GPGPU-Sim PTX: cudaLaunch for 0x0x56462fa8f69a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z9pull_stepiPKmPKiPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x108 (pr_base.1.sm_75.ptx:94) @%p1 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (pr_base.1.sm_75.ptx:194) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x148 (pr_base.1.sm_75.ptx:103) @%p2 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x178 (pr_base.1.sm_75.ptx:110) @%p3 bra $L__BB1_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (pr_base.1.sm_75.ptx:134) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e0 (pr_base.1.sm_75.ptx:131) @%p4 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (pr_base.1.sm_75.ptx:134) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (pr_base.1.sm_75.ptx:137) @%p5 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (pr_base.1.sm_75.ptx:185) @%p6 bra $L__BB1_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9pull_stepiPKmPKiPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pull_stepiPKmPKiPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z9pull_stepiPKmPKiPfS3_' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pull_stepiPKmPKiPfS3_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 4925824
gpu_sim_insn = 65930609
gpu_ipc =      13.3847
gpu_tot_sim_cycle = 4978438
gpu_tot_sim_insn = 86092597
gpu_tot_ipc =      17.2931
gpu_tot_issued_cta = 7160
gpu_occupancy = 25.1467% 
gpu_tot_occupancy = 25.9534% 
max_total_param_size = 0
gpu_stall_dramfull = 106095
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2439
partiton_level_parallism_total  =       1.2998
partiton_level_parallism_util =       2.1620
partiton_level_parallism_util_total  =       2.2461
L2_BW  =      54.3326 GB/Sec
L2_BW_total  =      56.7737 GB/Sec
gpu_total_sim_rate=4051

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 329905, Miss = 199757, Miss_rate = 0.605, Pending_hits = 8182, Reservation_fails = 40466
	L1D_cache_core[1]: Access = 287906, Miss = 174180, Miss_rate = 0.605, Pending_hits = 6399, Reservation_fails = 35506
	L1D_cache_core[2]: Access = 302881, Miss = 183548, Miss_rate = 0.606, Pending_hits = 7296, Reservation_fails = 38001
	L1D_cache_core[3]: Access = 363267, Miss = 220533, Miss_rate = 0.607, Pending_hits = 9354, Reservation_fails = 44922
	L1D_cache_core[4]: Access = 336025, Miss = 203952, Miss_rate = 0.607, Pending_hits = 8644, Reservation_fails = 42371
	L1D_cache_core[5]: Access = 393497, Miss = 238586, Miss_rate = 0.606, Pending_hits = 10038, Reservation_fails = 48270
	L1D_cache_core[6]: Access = 370408, Miss = 224407, Miss_rate = 0.606, Pending_hits = 9462, Reservation_fails = 45377
	L1D_cache_core[7]: Access = 341776, Miss = 207466, Miss_rate = 0.607, Pending_hits = 8758, Reservation_fails = 44216
	L1D_cache_core[8]: Access = 275424, Miss = 166985, Miss_rate = 0.606, Pending_hits = 6235, Reservation_fails = 34941
	L1D_cache_core[9]: Access = 492628, Miss = 300735, Miss_rate = 0.610, Pending_hits = 13543, Reservation_fails = 62791
	L1D_cache_core[10]: Access = 378429, Miss = 229229, Miss_rate = 0.606, Pending_hits = 9817, Reservation_fails = 46130
	L1D_cache_core[11]: Access = 310628, Miss = 188658, Miss_rate = 0.607, Pending_hits = 7825, Reservation_fails = 39058
	L1D_cache_core[12]: Access = 359650, Miss = 217907, Miss_rate = 0.606, Pending_hits = 9028, Reservation_fails = 45019
	L1D_cache_core[13]: Access = 425896, Miss = 257760, Miss_rate = 0.605, Pending_hits = 11158, Reservation_fails = 51949
	L1D_cache_core[14]: Access = 303180, Miss = 184078, Miss_rate = 0.607, Pending_hits = 7471, Reservation_fails = 38076
	L1D_cache_core[15]: Access = 356523, Miss = 216595, Miss_rate = 0.608, Pending_hits = 8966, Reservation_fails = 45285
	L1D_cache_core[16]: Access = 338462, Miss = 204860, Miss_rate = 0.605, Pending_hits = 8336, Reservation_fails = 41373
	L1D_cache_core[17]: Access = 402838, Miss = 245005, Miss_rate = 0.608, Pending_hits = 10406, Reservation_fails = 50730
	L1D_cache_core[18]: Access = 321491, Miss = 194815, Miss_rate = 0.606, Pending_hits = 7704, Reservation_fails = 40526
	L1D_cache_core[19]: Access = 336759, Miss = 204469, Miss_rate = 0.607, Pending_hits = 8575, Reservation_fails = 43024
	L1D_cache_core[20]: Access = 333631, Miss = 203221, Miss_rate = 0.609, Pending_hits = 8300, Reservation_fails = 42305
	L1D_cache_core[21]: Access = 361782, Miss = 219470, Miss_rate = 0.607, Pending_hits = 9045, Reservation_fails = 45289
	L1D_cache_core[22]: Access = 459855, Miss = 280610, Miss_rate = 0.610, Pending_hits = 12667, Reservation_fails = 57397
	L1D_cache_core[23]: Access = 384635, Miss = 233098, Miss_rate = 0.606, Pending_hits = 10073, Reservation_fails = 47998
	L1D_cache_core[24]: Access = 379042, Miss = 230390, Miss_rate = 0.608, Pending_hits = 10102, Reservation_fails = 47836
	L1D_cache_core[25]: Access = 332243, Miss = 201761, Miss_rate = 0.607, Pending_hits = 8359, Reservation_fails = 43614
	L1D_cache_core[26]: Access = 387992, Miss = 235494, Miss_rate = 0.607, Pending_hits = 10271, Reservation_fails = 47237
	L1D_cache_core[27]: Access = 358405, Miss = 216685, Miss_rate = 0.605, Pending_hits = 8828, Reservation_fails = 42866
	L1D_cache_core[28]: Access = 292224, Miss = 177003, Miss_rate = 0.606, Pending_hits = 6863, Reservation_fails = 37707
	L1D_cache_core[29]: Access = 345935, Miss = 209535, Miss_rate = 0.606, Pending_hits = 8505, Reservation_fails = 42166
	L1D_total_cache_accesses = 10663317
	L1D_total_cache_misses = 6470792
	L1D_total_cache_miss_rate = 0.6068
	L1D_total_cache_pending_hits = 270210
	L1D_total_cache_reservation_fails = 1332446
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.054
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3922315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 270210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5333592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1330984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 908092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 270210
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10434209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229108

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2413
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 929784
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 398787
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1462
ctas_completed 7160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16089, 15755, 18401, 11776, 13433, 22667, 20058, 15242, 17823, 15042, 16112, 30432, 13125, 15528, 19865, 14553, 6564, 14178, 34509, 9777, 10128, 9669, 7590, 8795, 8315, 6820, 9044, 7235, 8396, 43847, 7900, 8234, 
gpgpu_n_tot_thrd_icount = 484631552
gpgpu_n_tot_w_icount = 15144736
gpgpu_n_stall_shd_mem = 2426246
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6241684
gpgpu_n_mem_write_global = 229108
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13875790
gpgpu_n_store_insn = 1832856
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8248320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2154419
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 271827
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:785784	W0_Idle:85502254	W0_Scoreboard:362502242	W1:8182390	W2:1640159	W3:842059	W4:559178	W5:406549	W6:310075	W7:253800	W8:208433	W9:174979	W10:146386	W11:121616	W12:97313	W13:70590	W14:53121	W15:36146	W16:28570	W17:24308	W18:27537	W19:35575	W20:47988	W21:60498	W22:71010	W23:76737	W24:76311	W25:71109	W26:60553	W27:46169	W28:33499	W29:20822	W30:10431	W31:3993	W32:1346832
single_issue_nums: WS0:3806264	WS1:3720418	WS2:3846338	WS3:3771716	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49933472 {8:6241684,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9164320 {40:229108,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249667360 {40:6241684,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1832864 {8:229108,}
maxmflatency = 4446 
max_icnt2mem_latency = 2513 
maxmrqlatency = 1458 
max_icnt2sh_latency = 127 
averagemflatency = 325 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:2786348 	43499 	72984 	154115 	275155 	102479 	89344 	61139 	37997 	3076 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2755773 	3569628 	106066 	27539 	11780 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6201809 	223435 	22972 	12659 	6978 	2903 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5833572 	387062 	166288 	68694 	13747 	1429 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	169 	4781 	10 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    509288    172668    109178    149203    152848    162762    167145    269771    138340     79854    141894    244516    141991    395660    150443    194115 
dram[1]:    244351    232337    100802    210143    182212    139931    193995    105151    224885    143739    150956    101147    209114    343269    243844    210832 
dram[2]:    206821    129487     88940    171679    167593    397165     96467    312211    221233    117864    151361    184543    213650    216343    159621    218712 
dram[3]:    231448    237613    213153    171956    189767    164861    182820    188076    164204    369800    169900    152109    161023    388734    263360    186104 
dram[4]:    188673    227819    190137    359105    196396    389425    173001    341480    212209    241369    166309    197773    352486    268822    255105    196491 
dram[5]:    164847    137864    140611    323335     92617    254090    176278    418851    182188    224163    130947    208192    167009    174727    146478    115079 
dram[6]:    152379    160040    182810     98879    168870    224752    110066    131275    144210    175041    173974    247471    205789    158266    148939    156268 
dram[7]:    202062    325255    122075    137505    162600    202014    136170    352877    119682    117338    147528     93286    299712    221048     89456    181376 
dram[8]:     98849    448695    184656    178510    113757    138902    199874    515604    157650    110546    213773    277484    232371    363688    149220    191763 
dram[9]:    134419     86617    116812    125383    190639    450914    202232    296524    198207    166085    291301    170786    191133    221799    214762    216170 
dram[10]:    169853    155409    240658    150349    101408    305450    184094    188830    138288    198776    139581    191032    185941    299702    207236    242893 
dram[11]:    385327    262569    500641    102123    366788    142174     93055    318968    116960    175937    165723    164772    200546    216853    236320    234586 
average row accesses per activate:
dram[0]:  1.350795  1.361696  1.358448  1.367815  1.342533  1.347937  1.352967  1.369916  1.323360  1.329771  1.329761  1.353574  1.319008  1.316475  1.360300  1.374644 
dram[1]:  1.365889  1.367634  1.374127  1.380188  1.354607  1.350716  1.371594  1.370786  1.337243  1.331479  1.341610  1.339090  1.320402  1.328669  1.378340  1.381050 
dram[2]:  1.367434  1.368467  1.387462  1.379193  1.364511  1.356894  1.362049  1.376030  1.337382  1.339705  1.351398  1.354410  1.322692  1.319693  1.385580  1.392651 
dram[3]:  1.372687  1.360076  1.370528  1.373695  1.353709  1.344159  1.372871  1.367649  1.339542  1.337207  1.339394  1.338809  1.336803  1.327376  1.388162  1.374586 
dram[4]:  1.356821  1.368452  1.364869  1.370879  1.341155  1.361417  1.368328  1.370429  1.318790  1.333197  1.338183  1.352603  1.309335  1.318946  1.360147  1.375996 
dram[5]:  1.360414  1.360803  1.367860  1.377486  1.352696  1.349055  1.358639  1.362671  1.327073  1.330952  1.347616  1.340712  1.323811  1.314532  1.383885  1.380812 
dram[6]:  1.357860  1.360429  1.370943  1.363143  1.351251  1.355575  1.364442  1.359689  1.327802  1.341170  1.335386  1.351128  1.318377  1.320413  1.379736  1.385232 
dram[7]:  1.356677  1.364399  1.369348  1.380386  1.350214  1.359927  1.362373  1.370174  1.335570  1.337969  1.346845  1.341354  1.319866  1.319950  1.373504  1.380078 
dram[8]:  1.346497  1.364998  1.360518  1.371532  1.336388  1.359081  1.348195  1.356749  1.321494  1.339546  1.329404  1.340875  1.321422  1.331138  1.361384  1.377455 
dram[9]:  1.361030  1.371227  1.379918  1.369839  1.350389  1.367986  1.369925  1.367373  1.331718  1.337496  1.340103  1.339124  1.330228  1.328649  1.391554  1.384816 
dram[10]:  1.365402  1.362732  1.367717  1.372128  1.360210  1.342445  1.368012  1.368978  1.334958  1.334695  1.332049  1.344370  1.320505  1.328359  1.374861  1.376012 
dram[11]:  1.364998  1.369297  1.373325  1.365997  1.345252  1.348921  1.367962  1.380510  1.335915  1.334061  1.343585  1.341033  1.323557  1.327056  1.376751  1.373066 
average row locality = 3626194/2680848 = 1.352629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18485     18596     17847     17890     18522     18680     18122     17886     19206     19237     19303     19067     19863     20208     18208     18070 
dram[1]:     18340     18465     17809     17934     18586     18657     17920     17790     19196     19086     19148     19157     19914     19829     18181     17888 
dram[2]:     18373     18564     17703     17553     18413     18759     17802     17563     18969     19042     19121     18739     19958     19982     18161     17602 
dram[3]:     18629     18429     17715     17600     18564     18404     17673     17699     18829     19259     19069     19174     19602     19824     17958     17950 
dram[4]:     18391     18338     17526     17673     18559     18376     17567     17800     19015     19192     19010     18765     19994     19927     17855     17849 
dram[5]:     18366     18702     18053     17857     18512     18747     18059     17672     19273     19265     19227     19198     19762     20159     18072     17947 
dram[6]:     18498     18222     17873     18030     18600     18530     18032     18083     19460     19093     19214     19286     19942     19659     18028     18191 
dram[7]:     18426     18262     17667     17585     18893     18364     17729     17799     19403     18940     18968     18872     20114     19751     17846     17820 
dram[8]:     18260     18307     17875     17948     18507     18276     17993     17910     19121     19176     19205     19254     19813     19708     18122     18017 
dram[9]:     18369     18336     17560     17759     18434     18225     17580     17961     18931     19087     18898     18891     19830     19551     17670     17806 
dram[10]:     18418     18346     17900     17923     18607     18752     17831     17684     19415     19306     19401     19146     19874     19993     18285     18241 
dram[11]:     18579     18229     17749     18011     18622     18330     17725     17830     19190     19263     19049     19551     19688     19851     17892     18350 
total dram reads = 3569071
bank skew: 20208/17526 = 1.15
chip skew: 299190/294888 = 1.01
number of total write accesses:
dram[0]:      1148      1152      1164      1164      1212      1212      1200      1204      1196      1200      1212      1216      1208      1216      1152      1148 
dram[1]:      1152      1152      1164      1160      1216      1212      1212      1212      1204      1196      1216      1216      1214      1212      1144      1152 
dram[2]:      1148      1152      1164      1164      1216      1216      1204      1208      1200      1208      1216      1216      1212      1212      1152      1152 
dram[3]:      1152      1148      1164      1164      1216      1216      1208      1208      1204      1212      1216      1212      1212      1212      1152      1152 
dram[4]:      1148      1152      1164      1164      1212      1216      1208      1208      1200      1208      1216      1216      1208      1212      1152      1152 
dram[5]:      1152      1152      1160      1160      1216      1212      1212      1212      1200      1200      1216      1216      1212      1212      1152      1152 
dram[6]:      1152      1152      1168      1168      1216      1212      1208      1200      1212      1212      1216      1216      1212      1212      1152      1152 
dram[7]:      1152      1148      1168      1164      1212      1204      1208      1204      1208      1200      1216      1216      1212      1212      1148      1152 
dram[8]:      1152      1148      1168      1168      1216      1216      1208      1212      1204      1204      1216      1216      1212      1212      1152      1152 
dram[9]:      1152      1152      1168      1160      1216      1212      1212      1212      1210      1200      1212      1216      1212      1212      1152      1152 
dram[10]:      1152      1152      1168      1168      1216      1216      1208      1212      1204      1208      1216      1212      1208      1212      1152      1148 
dram[11]:      1152      1152      1164      1168      1212      1216      1208      1212      1204      1204      1216      1212      1212      1212      1152      1152 
total dram writes = 228488
bank skew: 1216/1144 = 1.06
chip skew: 19060/19004 = 1.00
average mf latency per bank:
dram[0]:        551       553       567       565       536       534       556       549       549       545       574       563       557       564       563       549
dram[1]:        546       555       552       570       547       541       556       573       550       568       567       558       543       538       575       544
dram[2]:        542       543       572       554       541       544       547       540       558       553       574       569       548       546       544       565
dram[3]:        540       550       560       573       528       539       566       551       552       550       563       561       547       554       565       552
dram[4]:        553       550       563       556       546       548       561       554       554       554       560       573       549       525       552       567
dram[5]:        538       554       557       560       540       551       547       553       548       537       575       563       543       550       556       561
dram[6]:        540       547       557       564       542       529       547       555       557       552       561       573       549       542       568       563
dram[7]:        556       550       575       552       544       538       553       553       554       549       562       562       549       556       544       560
dram[8]:        546       555       553       575       532       538       555       552       560       565       571       571       540       555       559       550
dram[9]:        540       534       559       546       547       539       553       557       534       555       558       562       552       540       538       566
dram[10]:        558       552       565       566       530       538       552       561       560       552       572       566       545       556       552       531
dram[11]:        543       547       556       567       540       535       550       567       549       565       571       565       559       544       562       558
maximum mf latency per bank:
dram[0]:       3753      3623      3962      3379      4250      3613      3396      3413      4065      3234      4100      3538      4446      3209      3522      3331
dram[1]:       3843      3316      3581      3787      3641      4003      4054      3726      3486      3491      3277      3479      3514      3625      3722      3822
dram[2]:       3467      3407      3797      4118      3355      3512      3667      3599      3892      4106      4038      3549      3305      3911      3561      3531
dram[3]:       3042      3875      3086      3545      3298      3536      3518      3361      3145      3303      3617      3493      3538      3323      3175      3680
dram[4]:       3715      3637      3538      3412      3553      3774      3300      3692      3710      3854      3794      3526      3623      3817      3741      3749
dram[5]:       3161      3602      3288      3659      3466      3206      2997      3373      3303      3373      3602      3769      3076      3501      3301      3812
dram[6]:       3727      3153      4002      3343      3796      3338      3149      3454      3771      3144      3941      3633      4053      3411      3658      3839
dram[7]:       3807      3305      3334      3348      3705      3368      3527      3356      3734      3311      3531      3156      3216      3578      3568      3835
dram[8]:       3140      3701      3233      3652      3485      3847      3269      3799      3423      4064      3387      3938      3570      3728      3731      3747
dram[9]:       3858      3195      3175      3420      3344      3533      3537      3221      3232      3454      3183      3442      3352      3586      3727      3274
dram[10]:       3343      3796      3653      3863      3846      3469      3191      3649      3522      3782      3508      3922      3581      3415      3698      3634
dram[11]:       3685      3669      3189      3631      3927      3556      3821      3380      3435      3745      3891      3996      3824      3483      3676      3765

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12012937 n_act=225712 n_pre=225696 n_ref_event=0 n_req=303941 n_rd=299190 n_rd_L2_A=0 n_write=0 n_wr_bk=19004 bw_util=0.09969
n_activity=8004539 dram_eff=0.159
bk0: 18485a 11904400i bk1: 18596a 11904863i bk2: 17847a 11934155i bk3: 17890a 11935823i bk4: 18522a 11900838i bk5: 18680a 11896634i bk6: 18122a 11925189i bk7: 17886a 11946605i bk8: 19206a 11861894i bk9: 19237a 11862924i bk10: 19303a 11852999i bk11: 19067a 11877464i bk12: 19863a 11816153i bk13: 20208a 11795973i bk14: 18208a 11910223i bk15: 18070a 11934272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.257382
Row_Buffer_Locality_read = 0.255456
Row_Buffer_Locality_write = 0.378657
Bank_Level_Parallism = 2.172779
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.153736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099692 
total_CMD = 12767045 
util_bw = 1272776 
Wasted_Col = 3602570 
Wasted_Row = 1780781 
Idle = 6110918 

BW Util Bottlenecks: 
RCDc_limit = 4497429 
RCDWRc_limit = 27252 
WTRc_limit = 132121 
RTWc_limit = 91764 
CCDLc_limit = 156737 
rwq = 0 
CCDLc_limit_alone = 144475 
WTRc_limit_alone = 124686 
RTWc_limit_alone = 86937 

Commands details: 
total_CMD = 12767045 
n_nop = 12012937 
Read = 299190 
Write = 0 
L2_Alloc = 0 
L2_WB = 19004 
n_act = 225712 
n_pre = 225696 
n_ref = 0 
n_req = 303941 
total_req = 318194 

Dual Bus Interface Util: 
issued_total_row = 451408 
issued_total_col = 318194 
Row_Bus_Util =  0.035357 
CoL_Bus_Util = 0.024923 
Either_Row_CoL_Bus_Util = 0.059067 
Issued_on_Two_Bus_Simul_Util = 0.001214 
issued_two_Eff = 0.020546 
queue_avg = 0.797260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12018369 n_act=223387 n_pre=223371 n_ref_event=0 n_req=302659 n_rd=297900 n_rd_L2_A=0 n_write=0 n_wr_bk=19034 bw_util=0.0993
n_activity=7989120 dram_eff=0.1587
bk0: 18340a 11910540i bk1: 18465a 11911813i bk2: 17809a 11945562i bk3: 17934a 11943376i bk4: 18586a 11905126i bk5: 18657a 11902626i bk6: 17920a 11946014i bk7: 17790a 11950151i bk8: 19196a 11865153i bk9: 19086a 11872709i bk10: 19148a 11867018i bk11: 19157a 11862862i bk12: 19914a 11811504i bk13: 19829a 11821012i bk14: 18181a 11921936i bk15: 17888a 11945988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.261919
Row_Buffer_Locality_read = 0.259943
Row_Buffer_Locality_write = 0.385585
Bank_Level_Parallism = 2.167127
Bank_Level_Parallism_Col = 1.477662
Bank_Level_Parallism_Ready = 1.156825
write_to_read_ratio_blp_rw_average = 0.030744
GrpLevelPara = 1.340159 

BW Util details:
bwutil = 0.099298 
total_CMD = 12767045 
util_bw = 1267736 
Wasted_Col = 3571706 
Wasted_Row = 1778681 
Idle = 6148922 

BW Util Bottlenecks: 
RCDc_limit = 4452434 
RCDWRc_limit = 26924 
WTRc_limit = 128407 
RTWc_limit = 93518 
CCDLc_limit = 155361 
rwq = 0 
CCDLc_limit_alone = 143596 
WTRc_limit_alone = 121587 
RTWc_limit_alone = 88573 

Commands details: 
total_CMD = 12767045 
n_nop = 12018369 
Read = 297900 
Write = 0 
L2_Alloc = 0 
L2_WB = 19034 
n_act = 223387 
n_pre = 223371 
n_ref = 0 
n_req = 302659 
total_req = 316934 

Dual Bus Interface Util: 
issued_total_row = 446758 
issued_total_col = 316934 
Row_Bus_Util =  0.034993 
CoL_Bus_Util = 0.024824 
Either_Row_CoL_Bus_Util = 0.058641 
Issued_on_Two_Bus_Simul_Util = 0.001176 
issued_two_Eff = 0.020057 
queue_avg = 0.791364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.791364
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12023400 n_act=221500 n_pre=221484 n_ref_event=0 n_req=301064 n_rd=296304 n_rd_L2_A=0 n_write=0 n_wr_bk=19040 bw_util=0.0988
n_activity=7967463 dram_eff=0.1583
bk0: 18373a 11918711i bk1: 18564a 11910613i bk2: 17703a 11955183i bk3: 17553a 11962520i bk4: 18413a 11914779i bk5: 18759a 11897806i bk6: 17802a 11945104i bk7: 17563a 11962557i bk8: 18969a 11877769i bk9: 19042a 11877673i bk10: 19121a 11875666i bk11: 18739a 11890883i bk12: 19958a 11812830i bk13: 19982a 11806707i bk14: 18161a 11931094i bk15: 17602a 11960712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.264276
Row_Buffer_Locality_read = 0.262420
Row_Buffer_Locality_write = 0.379832
Bank_Level_Parallism = 2.160550
Bank_Level_Parallism_Col = 1.476655
Bank_Level_Parallism_Ready = 1.163382
write_to_read_ratio_blp_rw_average = 0.030984
GrpLevelPara = 1.339849 

BW Util details:
bwutil = 0.098799 
total_CMD = 12767045 
util_bw = 1261376 
Wasted_Col = 3550628 
Wasted_Row = 1772558 
Idle = 6182483 

BW Util Bottlenecks: 
RCDc_limit = 4415631 
RCDWRc_limit = 26907 
WTRc_limit = 131404 
RTWc_limit = 93135 
CCDLc_limit = 156014 
rwq = 0 
CCDLc_limit_alone = 143107 
WTRc_limit_alone = 123636 
RTWc_limit_alone = 87996 

Commands details: 
total_CMD = 12767045 
n_nop = 12023400 
Read = 296304 
Write = 0 
L2_Alloc = 0 
L2_WB = 19040 
n_act = 221500 
n_pre = 221484 
n_ref = 0 
n_req = 301064 
total_req = 315344 

Dual Bus Interface Util: 
issued_total_row = 442984 
issued_total_col = 315344 
Row_Bus_Util =  0.034697 
CoL_Bus_Util = 0.024700 
Either_Row_CoL_Bus_Util = 0.058247 
Issued_on_Two_Bus_Simul_Util = 0.001150 
issued_two_Eff = 0.019745 
queue_avg = 0.783071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.783071
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12022280 n_act=222202 n_pre=222186 n_ref_event=0 n_req=301140 n_rd=296378 n_rd_L2_A=0 n_write=0 n_wr_bk=19048 bw_util=0.09883
n_activity=7991067 dram_eff=0.1579
bk0: 18629a 11908873i bk1: 18429a 11910921i bk2: 17715a 11949799i bk3: 17600a 11958110i bk4: 18564a 11907561i bk5: 18404a 11908952i bk6: 17673a 11955256i bk7: 17699a 11959091i bk8: 18829a 11887923i bk9: 19259a 11864021i bk10: 19069a 11866384i bk11: 19174a 11863655i bk12: 19602a 11839204i bk13: 19824a 11826979i bk14: 17958a 11938277i bk15: 17950a 11934089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262131
Row_Buffer_Locality_read = 0.260232
Row_Buffer_Locality_write = 0.380302
Bank_Level_Parallism = 2.155728
Bank_Level_Parallism_Col = 1.475098
Bank_Level_Parallism_Ready = 1.160208
write_to_read_ratio_blp_rw_average = 0.031242
GrpLevelPara = 1.338285 

BW Util details:
bwutil = 0.098825 
total_CMD = 12767045 
util_bw = 1261704 
Wasted_Col = 3566004 
Wasted_Row = 1780471 
Idle = 6158866 

BW Util Bottlenecks: 
RCDc_limit = 4431083 
RCDWRc_limit = 26894 
WTRc_limit = 129482 
RTWc_limit = 98488 
CCDLc_limit = 154877 
rwq = 0 
CCDLc_limit_alone = 142336 
WTRc_limit_alone = 122332 
RTWc_limit_alone = 93097 

Commands details: 
total_CMD = 12767045 
n_nop = 12022280 
Read = 296378 
Write = 0 
L2_Alloc = 0 
L2_WB = 19048 
n_act = 222202 
n_pre = 222186 
n_ref = 0 
n_req = 301140 
total_req = 315426 

Dual Bus Interface Util: 
issued_total_row = 444388 
issued_total_col = 315426 
Row_Bus_Util =  0.034807 
CoL_Bus_Util = 0.024706 
Either_Row_CoL_Bus_Util = 0.058335 
Issued_on_Two_Bus_Simul_Util = 0.001179 
issued_two_Eff = 0.020206 
queue_avg = 0.784775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.784775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12021577 n_act=222746 n_pre=222730 n_ref_event=0 n_req=300596 n_rd=295837 n_rd_L2_A=0 n_write=0 n_wr_bk=19036 bw_util=0.09865
n_activity=7976400 dram_eff=0.1579
bk0: 18391a 11912439i bk1: 18338a 11921734i bk2: 17526a 11955246i bk3: 17673a 11952025i bk4: 18559a 11901256i bk5: 18376a 11918450i bk6: 17567a 11961092i bk7: 17800a 11957402i bk8: 19015a 11870700i bk9: 19192a 11863025i bk10: 19010a 11876628i bk11: 18765a 11895936i bk12: 19994a 11808379i bk13: 19927a 11816152i bk14: 17855a 11932011i bk15: 17849a 11941662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.258985
Row_Buffer_Locality_read = 0.257074
Row_Buffer_Locality_write = 0.377810
Bank_Level_Parallism = 2.154656
Bank_Level_Parallism_Col = 1.465571
Bank_Level_Parallism_Ready = 1.150206
write_to_read_ratio_blp_rw_average = 0.030307
GrpLevelPara = 1.333243 

BW Util details:
bwutil = 0.098652 
total_CMD = 12767045 
util_bw = 1259492 
Wasted_Col = 3570861 
Wasted_Row = 1777124 
Idle = 6159568 

BW Util Bottlenecks: 
RCDc_limit = 4442921 
RCDWRc_limit = 27041 
WTRc_limit = 130063 
RTWc_limit = 85516 
CCDLc_limit = 153689 
rwq = 0 
CCDLc_limit_alone = 141445 
WTRc_limit_alone = 122158 
RTWc_limit_alone = 81177 

Commands details: 
total_CMD = 12767045 
n_nop = 12021577 
Read = 295837 
Write = 0 
L2_Alloc = 0 
L2_WB = 19036 
n_act = 222746 
n_pre = 222730 
n_ref = 0 
n_req = 300596 
total_req = 314873 

Dual Bus Interface Util: 
issued_total_row = 445476 
issued_total_col = 314873 
Row_Bus_Util =  0.034893 
CoL_Bus_Util = 0.024663 
Either_Row_CoL_Bus_Util = 0.058390 
Issued_on_Two_Bus_Simul_Util = 0.001166 
issued_two_Eff = 0.019962 
queue_avg = 0.745370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74537
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12015120 n_act=224672 n_pre=224656 n_ref_event=0 n_req=303630 n_rd=298871 n_rd_L2_A=0 n_write=0 n_wr_bk=19036 bw_util=0.0996
n_activity=8007813 dram_eff=0.1588
bk0: 18366a 11914870i bk1: 18702a 11904754i bk2: 18053a 11931716i bk3: 17857a 11947061i bk4: 18512a 11909850i bk5: 18747a 11892005i bk6: 18059a 11930163i bk7: 17672a 11956132i bk8: 19273a 11856020i bk9: 19265a 11861057i bk10: 19227a 11864576i bk11: 19198a 11862449i bk12: 19762a 11828289i bk13: 20159a 11797236i bk14: 18072a 11933550i bk15: 17947a 11938768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.260047
Row_Buffer_Locality_read = 0.258228
Row_Buffer_Locality_write = 0.374238
Bank_Level_Parallism = 2.169994
Bank_Level_Parallism_Col = 1.478217
Bank_Level_Parallism_Ready = 1.158734
write_to_read_ratio_blp_rw_average = 0.030594
GrpLevelPara = 1.340767 

BW Util details:
bwutil = 0.099602 
total_CMD = 12767045 
util_bw = 1271628 
Wasted_Col = 3586852 
Wasted_Row = 1776765 
Idle = 6131800 

BW Util Bottlenecks: 
RCDc_limit = 4474756 
RCDWRc_limit = 27266 
WTRc_limit = 136990 
RTWc_limit = 92639 
CCDLc_limit = 157259 
rwq = 0 
CCDLc_limit_alone = 144598 
WTRc_limit_alone = 128927 
RTWc_limit_alone = 88041 

Commands details: 
total_CMD = 12767045 
n_nop = 12015120 
Read = 298871 
Write = 0 
L2_Alloc = 0 
L2_WB = 19036 
n_act = 224672 
n_pre = 224656 
n_ref = 0 
n_req = 303630 
total_req = 317907 

Dual Bus Interface Util: 
issued_total_row = 449328 
issued_total_col = 317907 
Row_Bus_Util =  0.035194 
CoL_Bus_Util = 0.024901 
Either_Row_CoL_Bus_Util = 0.058896 
Issued_on_Two_Bus_Simul_Util = 0.001199 
issued_two_Eff = 0.020361 
queue_avg = 0.772676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.772676
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12015372 n_act=224522 n_pre=224506 n_ref_event=0 n_req=303506 n_rd=298741 n_rd_L2_A=0 n_write=0 n_wr_bk=19060 bw_util=0.09957
n_activity=8000119 dram_eff=0.1589
bk0: 18498a 11899784i bk1: 18222a 11918934i bk2: 17873a 11939264i bk3: 18030a 11931949i bk4: 18600a 11901499i bk5: 18530a 11911993i bk6: 18032a 11936509i bk7: 18083a 11935111i bk8: 19460a 11846621i bk9: 19093a 11871066i bk10: 19214a 11861312i bk11: 19286a 11867206i bk12: 19942a 11812018i bk13: 19659a 11823669i bk14: 18028a 11932602i bk15: 18191a 11931941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.260239
Row_Buffer_Locality_read = 0.258391
Row_Buffer_Locality_write = 0.376076
Bank_Level_Parallism = 2.171960
Bank_Level_Parallism_Col = 1.479849
Bank_Level_Parallism_Ready = 1.156846
write_to_read_ratio_blp_rw_average = 0.030453
GrpLevelPara = 1.341546 

BW Util details:
bwutil = 0.099569 
total_CMD = 12767045 
util_bw = 1271204 
Wasted_Col = 3584190 
Wasted_Row = 1776517 
Idle = 6135134 

BW Util Bottlenecks: 
RCDc_limit = 4470731 
RCDWRc_limit = 27110 
WTRc_limit = 132536 
RTWc_limit = 94679 
CCDLc_limit = 156767 
rwq = 0 
CCDLc_limit_alone = 144460 
WTRc_limit_alone = 124912 
RTWc_limit_alone = 89996 

Commands details: 
total_CMD = 12767045 
n_nop = 12015372 
Read = 298741 
Write = 0 
L2_Alloc = 0 
L2_WB = 19060 
n_act = 224522 
n_pre = 224506 
n_ref = 0 
n_req = 303506 
total_req = 317801 

Dual Bus Interface Util: 
issued_total_row = 449028 
issued_total_col = 317801 
Row_Bus_Util =  0.035171 
CoL_Bus_Util = 0.024892 
Either_Row_CoL_Bus_Util = 0.058876 
Issued_on_Two_Bus_Simul_Util = 0.001187 
issued_two_Eff = 0.020163 
queue_avg = 0.821401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.821401
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12021342 n_act=222565 n_pre=222549 n_ref_event=0 n_req=301195 n_rd=296439 n_rd_L2_A=0 n_write=0 n_wr_bk=19024 bw_util=0.09884
n_activity=7988998 dram_eff=0.1579
bk0: 18426a 11907931i bk1: 18262a 11918654i bk2: 17667a 11951085i bk3: 17585a 11961844i bk4: 18893a 11888567i bk5: 18364a 11918978i bk6: 17729a 11951116i bk7: 17799a 11950093i bk8: 19403a 11862402i bk9: 18940a 11880160i bk10: 18968a 11883859i bk11: 18872a 11885404i bk12: 20114a 11810856i bk13: 19751a 11820432i bk14: 17846a 11945451i bk15: 17820a 11945186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.261060
Row_Buffer_Locality_read = 0.259281
Row_Buffer_Locality_write = 0.371951
Bank_Level_Parallism = 2.153132
Bank_Level_Parallism_Col = 1.470471
Bank_Level_Parallism_Ready = 1.158419
write_to_read_ratio_blp_rw_average = 0.030349
GrpLevelPara = 1.335991 

BW Util details:
bwutil = 0.098837 
total_CMD = 12767045 
util_bw = 1261852 
Wasted_Col = 3569955 
Wasted_Row = 1781785 
Idle = 6153453 

BW Util Bottlenecks: 
RCDc_limit = 4438653 
RCDWRc_limit = 27155 
WTRc_limit = 130253 
RTWc_limit = 90670 
CCDLc_limit = 154062 
rwq = 0 
CCDLc_limit_alone = 142497 
WTRc_limit_alone = 123294 
RTWc_limit_alone = 86064 

Commands details: 
total_CMD = 12767045 
n_nop = 12021342 
Read = 296439 
Write = 0 
L2_Alloc = 0 
L2_WB = 19024 
n_act = 222565 
n_pre = 222549 
n_ref = 0 
n_req = 301195 
total_req = 315463 

Dual Bus Interface Util: 
issued_total_row = 445114 
issued_total_col = 315463 
Row_Bus_Util =  0.034864 
CoL_Bus_Util = 0.024709 
Either_Row_CoL_Bus_Util = 0.058408 
Issued_on_Two_Bus_Simul_Util = 0.001165 
issued_two_Eff = 0.019946 
queue_avg = 0.779346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.779346
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12017325 n_act=224356 n_pre=224340 n_ref_event=0 n_req=302256 n_rd=297492 n_rd_L2_A=0 n_write=0 n_wr_bk=19056 bw_util=0.09918
n_activity=8009497 dram_eff=0.1581
bk0: 18260a 11908095i bk1: 18307a 11914587i bk2: 17875a 11936616i bk3: 17948a 11939984i bk4: 18507a 11894830i bk5: 18276a 11920356i bk6: 17993a 11926248i bk7: 17910a 11940735i bk8: 19121a 11866767i bk9: 19176a 11869440i bk10: 19205a 11853960i bk11: 19254a 11861160i bk12: 19813a 11817000i bk13: 19708a 11831998i bk14: 18122a 11920517i bk15: 18017a 11937492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.257729
Row_Buffer_Locality_read = 0.255893
Row_Buffer_Locality_write = 0.372376
Bank_Level_Parallism = 2.165511
Bank_Level_Parallism_Col = 1.475624
Bank_Level_Parallism_Ready = 1.154115
write_to_read_ratio_blp_rw_average = 0.030484
GrpLevelPara = 1.337971 

BW Util details:
bwutil = 0.099177 
total_CMD = 12767045 
util_bw = 1266192 
Wasted_Col = 3591813 
Wasted_Row = 1784439 
Idle = 6124601 

BW Util Bottlenecks: 
RCDc_limit = 4472523 
RCDWRc_limit = 27157 
WTRc_limit = 133568 
RTWc_limit = 94792 
CCDLc_limit = 156221 
rwq = 0 
CCDLc_limit_alone = 143616 
WTRc_limit_alone = 125663 
RTWc_limit_alone = 90092 

Commands details: 
total_CMD = 12767045 
n_nop = 12017325 
Read = 297492 
Write = 0 
L2_Alloc = 0 
L2_WB = 19056 
n_act = 224356 
n_pre = 224340 
n_ref = 0 
n_req = 302256 
total_req = 316548 

Dual Bus Interface Util: 
issued_total_row = 448696 
issued_total_col = 316548 
Row_Bus_Util =  0.035145 
CoL_Bus_Util = 0.024794 
Either_Row_CoL_Bus_Util = 0.058723 
Issued_on_Two_Bus_Simul_Util = 0.001216 
issued_two_Eff = 0.020706 
queue_avg = 0.790050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12026184 n_act=220883 n_pre=220867 n_ref_event=0 n_req=299651 n_rd=294888 n_rd_L2_A=0 n_write=0 n_wr_bk=19050 bw_util=0.09836
n_activity=7969838 dram_eff=0.1576
bk0: 18369a 11915643i bk1: 18336a 11922226i bk2: 17560a 11964811i bk3: 17759a 11953935i bk4: 18434a 11912774i bk5: 18225a 11932244i bk6: 17580a 11962309i bk7: 17961a 11945083i bk8: 18931a 11876535i bk9: 19087a 11872047i bk10: 18898a 11878038i bk11: 18891a 11876652i bk12: 19830a 11831904i bk13: 19551a 11840778i bk14: 17670a 11959857i bk15: 17806a 11954873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262866
Row_Buffer_Locality_read = 0.261065
Row_Buffer_Locality_write = 0.374344
Bank_Level_Parallism = 2.146031
Bank_Level_Parallism_Col = 1.471183
Bank_Level_Parallism_Ready = 1.156498
write_to_read_ratio_blp_rw_average = 0.030373
GrpLevelPara = 1.336882 

BW Util details:
bwutil = 0.098359 
total_CMD = 12767045 
util_bw = 1255752 
Wasted_Col = 3545825 
Wasted_Row = 1780313 
Idle = 6185155 

BW Util Bottlenecks: 
RCDc_limit = 4406143 
RCDWRc_limit = 27319 
WTRc_limit = 131511 
RTWc_limit = 89811 
CCDLc_limit = 153162 
rwq = 0 
CCDLc_limit_alone = 141243 
WTRc_limit_alone = 124168 
RTWc_limit_alone = 85235 

Commands details: 
total_CMD = 12767045 
n_nop = 12026184 
Read = 294888 
Write = 0 
L2_Alloc = 0 
L2_WB = 19050 
n_act = 220883 
n_pre = 220867 
n_ref = 0 
n_req = 299651 
total_req = 313938 

Dual Bus Interface Util: 
issued_total_row = 441750 
issued_total_col = 313938 
Row_Bus_Util =  0.034601 
CoL_Bus_Util = 0.024590 
Either_Row_CoL_Bus_Util = 0.058029 
Issued_on_Two_Bus_Simul_Util = 0.001161 
issued_two_Eff = 0.020013 
queue_avg = 0.741661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.741661
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12014819 n_act=224694 n_pre=224678 n_ref_event=0 n_req=303885 n_rd=299122 n_rd_L2_A=0 n_write=0 n_wr_bk=19052 bw_util=0.09969
n_activity=8002557 dram_eff=0.159
bk0: 18418a 11914405i bk1: 18346a 11915693i bk2: 17900a 11935181i bk3: 17923a 11939534i bk4: 18607a 11910460i bk5: 18752a 11891286i bk6: 17831a 11943469i bk7: 17684a 11954414i bk8: 19415a 11858679i bk9: 19306a 11859587i bk10: 19401a 11848802i bk11: 19146a 11867325i bk12: 19874a 11816251i bk13: 19993a 11813674i bk14: 18285a 11919262i bk15: 18241a 11928508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.260595
Row_Buffer_Locality_read = 0.258700
Row_Buffer_Locality_write = 0.379593
Bank_Level_Parallism = 2.172116
Bank_Level_Parallism_Col = 1.478125
Bank_Level_Parallism_Ready = 1.155280
write_to_read_ratio_blp_rw_average = 0.030132
GrpLevelPara = 1.340162 

BW Util details:
bwutil = 0.099686 
total_CMD = 12767045 
util_bw = 1272696 
Wasted_Col = 3585330 
Wasted_Row = 1775298 
Idle = 6133721 

BW Util Bottlenecks: 
RCDc_limit = 4473441 
RCDWRc_limit = 26897 
WTRc_limit = 132301 
RTWc_limit = 90810 
CCDLc_limit = 156872 
rwq = 0 
CCDLc_limit_alone = 144757 
WTRc_limit_alone = 124811 
RTWc_limit_alone = 86185 

Commands details: 
total_CMD = 12767045 
n_nop = 12014819 
Read = 299122 
Write = 0 
L2_Alloc = 0 
L2_WB = 19052 
n_act = 224694 
n_pre = 224678 
n_ref = 0 
n_req = 303885 
total_req = 318174 

Dual Bus Interface Util: 
issued_total_row = 449372 
issued_total_col = 318174 
Row_Bus_Util =  0.035198 
CoL_Bus_Util = 0.024922 
Either_Row_CoL_Bus_Util = 0.058919 
Issued_on_Two_Bus_Simul_Util = 0.001200 
issued_two_Eff = 0.020366 
queue_avg = 0.791106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.791106
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12767045 n_nop=12017997 n_act=223609 n_pre=223593 n_ref_event=0 n_req=302671 n_rd=297909 n_rd_L2_A=0 n_write=0 n_wr_bk=19048 bw_util=0.0993
n_activity=8001695 dram_eff=0.1584
bk0: 18579a 11904832i bk1: 18229a 11920266i bk2: 17749a 11947165i bk3: 18011a 11933842i bk4: 18622a 11899892i bk5: 18330a 11913475i bk6: 17725a 11949279i bk7: 17830a 11952740i bk8: 19190a 11868209i bk9: 19263a 11860013i bk10: 19049a 11868969i bk11: 19551a 11846730i bk12: 19688a 11826991i bk13: 19851a 11819947i bk14: 17892a 11935394i bk15: 18350a 11915061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.261214
Row_Buffer_Locality_read = 0.259311
Row_Buffer_Locality_write = 0.380302
Bank_Level_Parallism = 2.169849
Bank_Level_Parallism_Col = 1.483196
Bank_Level_Parallism_Ready = 1.162016
write_to_read_ratio_blp_rw_average = 0.030652
GrpLevelPara = 1.341298 

BW Util details:
bwutil = 0.099305 
total_CMD = 12767045 
util_bw = 1267828 
Wasted_Col = 3574520 
Wasted_Row = 1777827 
Idle = 6146870 

BW Util Bottlenecks: 
RCDc_limit = 4454357 
RCDWRc_limit = 26732 
WTRc_limit = 133869 
RTWc_limit = 94511 
CCDLc_limit = 156562 
rwq = 0 
CCDLc_limit_alone = 144071 
WTRc_limit_alone = 126233 
RTWc_limit_alone = 89656 

Commands details: 
total_CMD = 12767045 
n_nop = 12017997 
Read = 297909 
Write = 0 
L2_Alloc = 0 
L2_WB = 19048 
n_act = 223609 
n_pre = 223593 
n_ref = 0 
n_req = 302671 
total_req = 316957 

Dual Bus Interface Util: 
issued_total_row = 447202 
issued_total_col = 316957 
Row_Bus_Util =  0.035028 
CoL_Bus_Util = 0.024826 
Either_Row_CoL_Bus_Util = 0.058670 
Issued_on_Two_Bus_Simul_Util = 0.001184 
issued_two_Eff = 0.020174 
queue_avg = 0.800669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.800669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 271274, Miss = 159104, Miss_rate = 0.587, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[1]: Access = 269976, Miss = 159182, Miss_rate = 0.590, Pending_hits = 396, Reservation_fails = 0
L2_cache_bank[2]: Access = 270573, Miss = 158640, Miss_rate = 0.586, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[3]: Access = 270642, Miss = 158350, Miss_rate = 0.585, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[4]: Access = 268901, Miss = 158044, Miss_rate = 0.588, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[5]: Access = 266649, Miss = 157348, Miss_rate = 0.590, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[6]: Access = 269267, Miss = 157583, Miss_rate = 0.585, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[7]: Access = 269310, Miss = 157883, Miss_rate = 0.586, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[8]: Access = 269334, Miss = 157461, Miss_rate = 0.585, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[9]: Access = 268293, Miss = 157464, Miss_rate = 0.587, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[10]: Access = 271057, Miss = 158868, Miss_rate = 0.586, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[11]: Access = 270714, Miss = 159091, Miss_rate = 0.588, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[12]: Access = 270324, Miss = 159195, Miss_rate = 0.589, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[13]: Access = 270691, Miss = 158642, Miss_rate = 0.586, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[14]: Access = 270711, Miss = 158594, Miss_rate = 0.586, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[15]: Access = 267043, Miss = 156941, Miss_rate = 0.588, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[16]: Access = 270453, Miss = 158444, Miss_rate = 0.586, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[17]: Access = 270616, Miss = 158144, Miss_rate = 0.584, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[18]: Access = 265783, Miss = 156818, Miss_rate = 0.590, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[19]: Access = 267173, Miss = 157160, Miss_rate = 0.588, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[20]: Access = 271903, Miss = 159279, Miss_rate = 0.586, Pending_hits = 414, Reservation_fails = 0
L2_cache_bank[21]: Access = 270198, Miss = 158939, Miss_rate = 0.588, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[22]: Access = 268631, Miss = 158042, Miss_rate = 0.588, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[23]: Access = 271276, Miss = 158963, Miss_rate = 0.586, Pending_hits = 402, Reservation_fails = 0
L2_total_cache_accesses = 6470792
L2_total_cache_misses = 3798179
L2_total_cache_miss_rate = 0.5870
L2_total_cache_pending_hits = 9472
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2663141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1353978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2215093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6241684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229108
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=6470792
icnt_total_pkts_simt_to_mem=6470792
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6470792
Req_Network_cycles = 4978438
Req_Network_injected_packets_per_cycle =       1.2998 
Req_Network_conflicts_per_cycle =       0.0765
Req_Network_conflicts_per_cycle_util =       0.1321
Req_Bank_Level_Parallism =       2.2460
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0230
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1061

Reply_Network_injected_packets_num = 6470792
Reply_Network_cycles = 4978438
Reply_Network_injected_packets_per_cycle =        1.2998
Reply_Network_conflicts_per_cycle =        0.4637
Reply_Network_conflicts_per_cycle_util =       0.7994
Reply_Bank_Level_Parallism =       2.2410
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0423
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0433
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 54 min, 12 sec (21252 sec)
gpgpu_simulation_rate = 4051 (inst/sec)
gpgpu_simulation_rate = 234 (cycle/sec)
gpgpu_silicon_slowdown = 5833333x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe693f159c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe693f1580..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe693f1598..

GPGPU-Sim PTX: cudaLaunch for 0x0x56462fa8f858 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding dominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6l1normiPfS_S_f'...
GPGPU-Sim PTX: reconvergence points for _Z6l1normiPfS_S_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x370 (pr_base.1.sm_75.ptx:224) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (pr_base.1.sm_75.ptx:243) mov.u32 %r7, %laneid;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4a8 (pr_base.1.sm_75.ptx:268) @%p2 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (pr_base.1.sm_75.ptx:280) bar.sync 0;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x500 (pr_base.1.sm_75.ptx:282) @%p3 bra $L__BB2_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (pr_base.1.sm_75.ptx:300) @%p3 bra $L__BB2_8;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x578 (pr_base.1.sm_75.ptx:300) @%p3 bra $L__BB2_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (pr_base.1.sm_75.ptx:306) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6l1normiPfS_S_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6l1normiPfS_S_f'.
GPGPU-Sim PTX: pushing kernel '_Z6l1normiPfS_S_f' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6l1normiPfS_S_f'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6l1normiPfS_S_f'
