{"vcs1":{"timestamp_begin":1699256109.895989140, "rt":0.81, "ut":0.43, "st":0.28}}
{"vcselab":{"timestamp_begin":1699256110.799434094, "rt":0.87, "ut":0.58, "st":0.24}}
{"link":{"timestamp_begin":1699256111.727394672, "rt":0.54, "ut":0.19, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699256109.058814334}
{"VCS_COMP_START_TIME": 1699256109.058814334}
{"VCS_COMP_END_TIME": 1699256112.370601803}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338044}}
{"stitch_vcselab": {"peak_mem": 222608}}
