Source Block: hdl/library/common/ad_addsub.v@78:88@HdlIdDef
  reg     [(A_WIDTH-1):0]   Amax_d = 'b0;
  reg     [(A_WIDTH-1):0]   Amax_d2 = 'b0;

  // constant regs

  reg     [(A_WIDTH-1):0]   B_reg = CONST_VALUE;

  // latch the inputs

  always @(posedge clk) begin
      A_d <= A;

Diff Content:
- 83   reg     [(A_WIDTH-1):0]   B_reg = CONST_VALUE;
+ 83   reg     [(A_DATA_WIDTH-1):0]   B_reg = B_DATA_VALUE;

Clone Blocks:
