/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* top =  1  *)
(* src = "./top/upduino.v:26" *)
module top(uart_txd, uart_rxd, LED_R, LED_G, LED_B, oled_rst, i2c_scl, i2c_sda, spi_sclk, spi_mosi, spi_miso, spi_cs);
  (* src = "./top/upduino.v:54" *)
  wire _0000_;
  (* src = "./top/upduino.v:54" *)
  wire _0001_;
  (* src = "./top/upduino.v:54" *)
  wire _0002_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0003_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0004_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0005_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0006_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:37" *)
  wire _0007_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:37" *)
  wire _0008_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:37" *)
  wire _0009_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:37" *)
  wire _0010_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0011_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0012_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0013_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0014_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0015_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0016_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0017_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0018_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0019_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0020_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0021_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0022_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0023_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0024_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0025_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0026_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0027_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0028_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0029_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0030_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0031_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire _0032_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0033_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0034_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:42" *)
  wire _0035_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:41" *)
  wire _0036_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:41" *)
  wire _0037_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:41" *)
  wire _0038_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:41" *)
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0191_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0192_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0193_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0194_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0195_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0196_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0197_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  (* src = "/usr/bin/../share/yosys/techmap.v:432" *)
  wire _0505_;
  (* src = "/usr/bin/../share/yosys/techmap.v:432" *)
  wire _0506_;
  (* src = "/usr/bin/../share/yosys/techmap.v:432" *)
  wire _0507_;
  (* src = "/usr/bin/../share/yosys/techmap.v:432" *)
  wire _0508_;
  (* src = "/usr/bin/../share/yosys/techmap.v:432" *)
  wire _0509_;
  (* src = "/usr/bin/../share/yosys/techmap.v:432" *)
  wire _0510_;
  (* src = "/usr/bin/../share/yosys/techmap.v:428" *)
  wire _0511_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1250" *)
  wire _0512_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0513_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0514_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0515_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0516_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0517_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0518_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0519_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0520_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0521_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0522_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0523_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0524_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0525_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0526_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593" *)
  wire _0527_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234" *)
  wire _0528_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234" *)
  wire _0529_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234" *)
  wire _0530_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234" *)
  wire _0531_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234" *)
  wire _0532_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234" *)
  wire _0533_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234" *)
  wire _0534_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:309" *)
  wire _0535_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:309" *)
  wire _0536_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:309" *)
  wire _0537_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _0538_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _0539_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _0540_;
  wire _0541_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122" *)
  wire _0542_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122" *)
  wire _0543_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122" *)
  wire _0544_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122" *)
  wire _0545_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122" *)
  wire _0546_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122" *)
  wire _0547_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122" *)
  wire _0548_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115" *)
  wire _0549_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115" *)
  wire _0550_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115" *)
  wire _0551_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115" *)
  wire _0552_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115" *)
  wire _0553_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115" *)
  wire _0554_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115" *)
  wire _0555_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293" *)
  wire _0556_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293" *)
  wire _0557_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293" *)
  wire _0558_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303" *)
  wire _0559_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303" *)
  wire _0560_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303" *)
  wire _0561_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314" *)
  wire _0562_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314" *)
  wire _0563_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314" *)
  wire _0564_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406" *)
  wire _0565_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406" *)
  wire _0566_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472" *)
  wire _0567_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472" *)
  wire _0568_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472" *)
  wire _0569_;
  wire _0570_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:174" *)
  wire _0571_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:174" *)
  wire _0572_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:149" *)
  wire _0573_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:149" *)
  wire _0574_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:190" *)
  wire _0575_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:150" *)
  wire _0576_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:150" *)
  wire _0577_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:150" *)
  wire _0578_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:202" *)
  wire _0579_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:168" *)
  wire _0580_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:168" *)
  wire _0581_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:167" *)
  wire _0582_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:179" *)
  wire _0583_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:186" *)
  wire _0584_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:170" *)
  wire _0585_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:118" *)
  wire _0586_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:118" *)
  wire _0587_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:118" *)
  wire _0588_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:118" *)
  wire _0589_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:118" *)
  wire _0590_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:118" *)
  wire _0591_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:118" *)
  wire _0592_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:118" *)
  wire _0593_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:173" *)
  wire _0594_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:172" *)
  wire _0595_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:93" *)
  wire _0596_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:88" *)
  wire _0597_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:91" *)
  wire _0598_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:34" *)
  wire _0599_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:34" *)
  wire _0600_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:34" *)
  wire _0601_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:32" *)
  wire _0602_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:32" *)
  wire _0603_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:32" *)
  wire _0604_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:32" *)
  wire _0605_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:39" *)
  wire _0606_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:39" *)
  wire _0607_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:39" *)
  wire _0608_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:39" *)
  wire _0609_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:39" *)
  wire _0610_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:40" *)
  wire _0611_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:40" *)
  wire _0612_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:40" *)
  wire _0613_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:40" *)
  wire _0614_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:40" *)
  wire _0615_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:40" *)
  wire _0616_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:40" *)
  wire _0617_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:40" *)
  wire _0618_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:37" *)
  wire _0619_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:37" *)
  wire _0620_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:37" *)
  wire _0621_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:37" *)
  wire _0622_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:37" *)
  wire _0623_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:37" *)
  wire _0624_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:37" *)
  wire _0625_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:37" *)
  wire _0626_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:122" *)
  wire _0627_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:163" *)
  wire _0628_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:30" *)
  wire _0629_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:52" *)
  wire _0630_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:52" *)
  wire _0631_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:41" *)
  wire _0632_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:42" *)
  wire _0633_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:46" *)
  wire _0634_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:47" *)
  wire _0635_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:39" *)
  wire _0636_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:51" *)
  wire _0637_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:51" *)
  wire _0638_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:51" *)
  wire _0639_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:51" *)
  wire _0640_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:51" *)
  wire _0641_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:41" *)
  wire _0642_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:42" *)
  wire _0643_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:39" *)
  wire _0644_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:54" *)
  wire _0645_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:74" *)
  wire _0646_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:41" *)
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire _1327_;
  wire _1328_;
  wire _1329_;
  wire _1330_;
  wire _1331_;
  wire _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire _1355_;
  wire _1356_;
  wire _1357_;
  wire _1358_;
  wire _1359_;
  wire _1360_;
  wire _1361_;
  wire _1362_;
  wire _1363_;
  wire _1364_;
  wire _1365_;
  wire _1366_;
  wire _1367_;
  wire _1368_;
  wire _1369_;
  wire _1370_;
  wire _1371_;
  wire _1372_;
  wire _1373_;
  wire _1374_;
  wire _1375_;
  wire _1376_;
  wire _1377_;
  wire _1378_;
  wire _1379_;
  wire _1380_;
  wire _1381_;
  wire _1382_;
  wire _1383_;
  wire _1384_;
  wire _1385_;
  wire _1386_;
  wire _1387_;
  wire _1388_;
  wire _1389_;
  wire _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire _1395_;
  wire _1396_;
  wire _1397_;
  wire _1398_;
  wire _1399_;
  wire _1400_;
  wire _1401_;
  wire _1402_;
  wire _1403_;
  wire _1404_;
  wire _1405_;
  wire _1406_;
  wire _1407_;
  wire _1408_;
  wire _1409_;
  wire _1410_;
  wire _1411_;
  wire _1412_;
  wire _1413_;
  wire _1414_;
  wire _1415_;
  wire _1416_;
  wire _1417_;
  wire _1418_;
  wire _1419_;
  wire _1420_;
  wire _1421_;
  wire _1422_;
  wire _1423_;
  wire _1424_;
  wire _1425_;
  wire _1426_;
  wire _1427_;
  wire _1428_;
  wire _1429_;
  wire _1430_;
  wire _1431_;
  wire _1432_;
  wire _1433_;
  wire _1434_;
  wire _1435_;
  wire _1436_;
  wire _1437_;
  wire _1438_;
  wire _1439_;
  wire _1440_;
  wire _1441_;
  wire _1442_;
  wire _1443_;
  wire _1444_;
  wire _1445_;
  wire _1446_;
  wire _1447_;
  wire _1448_;
  wire _1449_;
  wire _1450_;
  wire _1451_;
  wire _1452_;
  wire _1453_;
  wire _1454_;
  wire _1455_;
  wire _1456_;
  wire _1457_;
  wire _1458_;
  wire _1459_;
  wire _1460_;
  wire _1461_;
  wire _1462_;
  wire _1463_;
  wire _1464_;
  wire _1465_;
  wire _1466_;
  wire _1467_;
  wire _1468_;
  wire _1469_;
  wire _1470_;
  wire _1471_;
  wire _1472_;
  wire _1473_;
  wire _1474_;
  wire _1475_;
  wire _1476_;
  wire _1477_;
  wire _1478_;
  wire _1479_;
  wire _1480_;
  wire _1481_;
  wire _1482_;
  wire _1483_;
  wire _1484_;
  wire _1485_;
  wire _1486_;
  wire _1487_;
  wire _1488_;
  wire _1489_;
  wire _1490_;
  wire _1491_;
  wire _1492_;
  wire _1493_;
  wire _1494_;
  wire _1495_;
  wire _1496_;
  wire _1497_;
  wire _1498_;
  wire _1499_;
  wire _1500_;
  wire _1501_;
  wire _1502_;
  wire _1503_;
  wire _1504_;
  wire _1505_;
  wire _1506_;
  wire _1507_;
  wire _1508_;
  wire _1509_;
  wire _1510_;
  wire _1511_;
  wire _1512_;
  wire _1513_;
  wire _1514_;
  wire _1515_;
  wire _1516_;
  wire _1517_;
  wire _1518_;
  wire _1519_;
  wire _1520_;
  wire _1521_;
  wire _1522_;
  wire _1523_;
  wire _1524_;
  wire _1525_;
  wire _1526_;
  wire _1527_;
  wire _1528_;
  wire _1529_;
  wire _1530_;
  wire _1531_;
  wire _1532_;
  wire _1533_;
  wire _1534_;
  wire _1535_;
  wire _1536_;
  wire _1537_;
  wire _1538_;
  wire _1539_;
  wire _1540_;
  wire _1541_;
  wire _1542_;
  wire _1543_;
  wire _1544_;
  wire _1545_;
  wire _1546_;
  wire _1547_;
  wire _1548_;
  wire _1549_;
  wire _1550_;
  wire _1551_;
  wire _1552_;
  wire _1553_;
  wire _1554_;
  wire _1555_;
  wire _1556_;
  wire _1557_;
  wire _1558_;
  wire _1559_;
  wire _1560_;
  wire _1561_;
  wire _1562_;
  wire _1563_;
  wire _1564_;
  wire _1565_;
  wire _1566_;
  wire _1567_;
  wire _1568_;
  wire _1569_;
  wire _1570_;
  wire _1571_;
  wire _1572_;
  wire _1573_;
  wire _1574_;
  wire _1575_;
  wire _1576_;
  wire _1577_;
  wire _1578_;
  wire _1579_;
  wire _1580_;
  wire _1581_;
  wire _1582_;
  wire _1583_;
  wire _1584_;
  wire _1585_;
  wire _1586_;
  wire _1587_;
  wire _1588_;
  wire _1589_;
  wire _1590_;
  wire _1591_;
  wire _1592_;
  wire _1593_;
  wire _1594_;
  wire _1595_;
  wire _1596_;
  wire _1597_;
  wire _1598_;
  wire _1599_;
  wire _1600_;
  wire _1601_;
  wire _1602_;
  wire _1603_;
  wire _1604_;
  wire _1605_;
  wire _1606_;
  wire _1607_;
  wire _1608_;
  wire _1609_;
  wire _1610_;
  wire _1611_;
  wire _1612_;
  wire _1613_;
  wire _1614_;
  wire _1615_;
  wire _1616_;
  wire _1617_;
  wire _1618_;
  wire _1619_;
  wire _1620_;
  wire _1621_;
  wire _1622_;
  wire _1623_;
  wire _1624_;
  wire _1625_;
  wire _1626_;
  wire _1627_;
  wire _1628_;
  wire _1629_;
  wire _1630_;
  wire _1631_;
  wire _1632_;
  wire _1633_;
  wire _1634_;
  wire _1635_;
  wire _1636_;
  wire _1637_;
  wire _1638_;
  wire _1639_;
  wire _1640_;
  wire _1641_;
  wire _1642_;
  wire _1643_;
  wire _1644_;
  wire _1645_;
  wire _1646_;
  wire _1647_;
  wire _1648_;
  wire _1649_;
  wire _1650_;
  wire _1651_;
  wire _1652_;
  wire _1653_;
  wire _1654_;
  wire _1655_;
  wire _1656_;
  wire _1657_;
  wire _1658_;
  wire _1659_;
  wire _1660_;
  wire _1661_;
  wire _1662_;
  wire _1663_;
  wire _1664_;
  wire _1665_;
  wire _1666_;
  wire _1667_;
  wire _1668_;
  wire _1669_;
  wire _1670_;
  wire _1671_;
  wire _1672_;
  wire _1673_;
  wire _1674_;
  wire _1675_;
  wire _1676_;
  wire _1677_;
  wire _1678_;
  wire _1679_;
  wire _1680_;
  wire _1681_;
  wire _1682_;
  wire _1683_;
  wire _1684_;
  wire _1685_;
  wire _1686_;
  wire _1687_;
  wire _1688_;
  wire _1689_;
  wire _1690_;
  wire _1691_;
  wire _1692_;
  wire _1693_;
  wire _1694_;
  wire _1695_;
  wire _1696_;
  wire _1697_;
  wire _1698_;
  wire _1699_;
  wire _1700_;
  wire _1701_;
  wire _1702_;
  wire _1703_;
  wire _1704_;
  wire _1705_;
  wire _1706_;
  wire _1707_;
  wire _1708_;
  wire _1709_;
  wire _1710_;
  wire _1711_;
  wire _1712_;
  wire _1713_;
  wire _1714_;
  wire _1715_;
  wire _1716_;
  wire _1717_;
  wire _1718_;
  wire _1719_;
  wire _1720_;
  wire _1721_;
  wire _1722_;
  wire _1723_;
  wire _1724_;
  wire _1725_;
  wire _1726_;
  wire _1727_;
  wire _1728_;
  wire _1729_;
  wire _1730_;
  wire _1731_;
  wire _1732_;
  wire _1733_;
  wire _1734_;
  wire _1735_;
  wire _1736_;
  wire _1737_;
  wire _1738_;
  wire _1739_;
  wire _1740_;
  wire _1741_;
  wire _1742_;
  wire _1743_;
  wire _1744_;
  wire _1745_;
  wire _1746_;
  wire _1747_;
  wire _1748_;
  wire _1749_;
  wire _1750_;
  wire _1751_;
  wire _1752_;
  wire _1753_;
  wire _1754_;
  wire _1755_;
  wire _1756_;
  wire _1757_;
  wire _1758_;
  wire _1759_;
  wire _1760_;
  wire _1761_;
  wire _1762_;
  wire _1763_;
  wire _1764_;
  wire _1765_;
  wire _1766_;
  wire _1767_;
  wire _1768_;
  wire _1769_;
  wire _1770_;
  wire _1771_;
  wire _1772_;
  wire _1773_;
  wire _1774_;
  wire _1775_;
  wire _1776_;
  wire _1777_;
  wire _1778_;
  wire _1779_;
  wire _1780_;
  wire _1781_;
  wire _1782_;
  wire _1783_;
  wire _1784_;
  wire _1785_;
  wire _1786_;
  wire _1787_;
  wire _1788_;
  wire _1789_;
  wire _1790_;
  wire _1791_;
  wire _1792_;
  wire _1793_;
  wire _1794_;
  wire _1795_;
  wire _1796_;
  wire _1797_;
  wire _1798_;
  wire _1799_;
  wire _1800_;
  wire _1801_;
  wire _1802_;
  wire _1803_;
  wire _1804_;
  wire _1805_;
  wire _1806_;
  wire _1807_;
  wire _1808_;
  wire _1809_;
  wire _1810_;
  wire _1811_;
  wire _1812_;
  wire _1813_;
  wire _1814_;
  wire _1815_;
  wire _1816_;
  wire _1817_;
  wire _1818_;
  wire _1819_;
  wire _1820_;
  wire _1821_;
  wire _1822_;
  wire _1823_;
  wire _1824_;
  wire _1825_;
  wire _1826_;
  wire _1827_;
  wire _1828_;
  wire _1829_;
  wire _1830_;
  wire _1831_;
  wire _1832_;
  wire _1833_;
  wire _1834_;
  wire _1835_;
  wire _1836_;
  wire _1837_;
  wire _1838_;
  wire _1839_;
  wire _1840_;
  wire _1841_;
  wire _1842_;
  wire _1843_;
  wire _1844_;
  wire _1845_;
  wire _1846_;
  wire _1847_;
  wire _1848_;
  wire _1849_;
  wire _1850_;
  wire _1851_;
  wire _1852_;
  wire _1853_;
  wire _1854_;
  wire _1855_;
  wire _1856_;
  wire _1857_;
  wire _1858_;
  wire _1859_;
  wire _1860_;
  wire _1861_;
  wire _1862_;
  wire _1863_;
  wire _1864_;
  wire _1865_;
  wire _1866_;
  wire _1867_;
  wire _1868_;
  wire _1869_;
  wire _1870_;
  wire _1871_;
  wire _1872_;
  (* src = "/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1873_;
  (* src = "/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1874_;
  (* src = "/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1875_;
  (* src = "/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1876_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1877_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1878_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1879_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1880_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1881_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1882_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1883_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1884_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1885_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1886_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1009|./import/tv80/rtl/core/tv80_core.v:1037|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1887_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1888_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1889_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1890_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1891_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1892_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1893_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1894_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1895_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1896_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1897_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1043|./import/tv80/rtl/core/tv80_core.v:1063|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1898_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1899_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1900_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1901_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1902_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1903_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1904_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1905_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1906_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1907_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1908_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1909_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1910_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1911_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1912_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1913_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1914_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1915_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:525|./import/tv80/rtl/core/tv80_core.v:589|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1916_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1917_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1918_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1919_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1920_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1921_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1922_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1923_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:343|./import/tv80/rtl/core/tv80_alu.v:395|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1924_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:343|./import/tv80/rtl/core/tv80_alu.v:395|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1925_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:343|./import/tv80/rtl/core/tv80_alu.v:379|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1926_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1927_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1928_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1929_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1930_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1931_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1932_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1933_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1934_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _1935_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1936_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1937_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:152|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1938_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:152|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1939_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1940_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1941_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1942_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1943_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1944_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1945_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1946_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1947_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:158|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1948_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:143|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1949_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:133|./import/tv80/rtl/core/tv80_alu.v:143|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1950_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1951_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1952_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1953_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1954_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:127|./import/tv80/rtl/core/tv80_alu.v:340|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1955_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1956_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1957_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1958_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1959_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1960_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1961_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1962_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1963_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1964_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1965_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1966_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1967_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1968_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1969_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1970_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1971_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1972_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1973_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1974_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1975_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1976_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1977_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1978_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1979_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1980_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1981_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1982_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _1983_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1984_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1985_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1986_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1987_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1988_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1989_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1990_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1991_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1992_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1993_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1994_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1995_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1996_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1997_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1998_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _1999_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2000_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2001_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2002_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2003_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2004_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2005_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2006_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2007_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2008_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2009_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2010_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2011_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2012_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2013_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2014_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2015_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2016_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2017_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2018_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2019_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2020_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2021_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2022_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2023_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2024_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:2035|./import/tv80/rtl/core/tv80_mcode.v:2598|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2025_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:1855|./import/tv80/rtl/core/tv80_mcode.v:2000|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2026_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:265|./import/tv80/rtl/core/tv80_mcode.v:1842|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2027_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2028_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2029_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2030_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2031_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2032_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2033_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2034_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2035_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:275|./import/tv80/rtl/core/tv80_mcode.v:1830|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2036_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:58|./rtl/simplei2c_wrapper.v:63|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2037_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:58|./rtl/simplei2c_wrapper.v:63|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2038_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:161|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2039_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:168|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2040_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:168|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2041_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:168|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2042_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:168|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2043_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:168|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2044_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:168|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2045_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:168|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2046_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:84|./rtl/simplei2c.v:168|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2047_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:63|./rtl/simpleio.v:65|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2048_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:63|./rtl/simpleio.v:65|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2049_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:63|./rtl/simpleio.v:65|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2050_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:63|./rtl/simpleio.v:65|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2051_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:63|./rtl/simpleio.v:65|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2052_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:63|./rtl/simpleio.v:65|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2053_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:63|./rtl/simpleio.v:65|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2054_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:63|./rtl/simpleio.v:65|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2055_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:57|./rtl/simplespi_wrapper.v:63|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2056_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:57|./rtl/simplespi_wrapper.v:63|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2057_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2058_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:95|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2059_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2060_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2061_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2062_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2063_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2064_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2065_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2066_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2067_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:76|./rtl/simplespi.v:102|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2068_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:98|/usr/bin/../share/yosys/techmap.v:145" *)
  wire _2069_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:98|/usr/bin/../share/yosys/techmap.v:145" *)
  wire _2070_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2071_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2072_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2073_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2074_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2075_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2076_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2077_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2078_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2079_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2080_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:441" *)
  wire _2081_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2082_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2083_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2084_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2085_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:457|./import/tv80/rtl/uart/T16450.v:474|/usr/bin/../share/yosys/techmap.v:445" *)
  wire _2086_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:107|./import/tv80/rtl/uart/T16450.v:114|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2087_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:107|./import/tv80/rtl/uart/T16450.v:114|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2088_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:107|./import/tv80/rtl/uart/T16450.v:114|/usr/bin/../share/yosys/techmap.v:434" *)
  wire _2089_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2090_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2091_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2092_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2093_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2094_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2095_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2096_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2097_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2098_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2099_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:252" *)
  wire _2100_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:87" *)
  wire _2101_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:89" *)
  wire _2102_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:129" *)
  wire _2103_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:129" *)
  wire _2104_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:116" *)
  wire _2105_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:132" *)
  wire _2106_;
  wire _2107_;
  wire _2108_;
  wire _2109_;
  wire _2110_;
  wire _2111_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845" *)
  wire _2112_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845" *)
  wire _2113_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845" *)
  wire _2114_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845" *)
  wire _2115_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:897" *)
  wire _2116_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2117_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2118_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2119_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2120_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2121_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2122_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2123_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2124_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2125_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2126_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2127_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2128_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2129_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2130_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:957" *)
  wire _2131_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:327" *)
  wire _2132_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:327" *)
  wire _2133_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:327" *)
  wire _2134_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:327" *)
  wire _2135_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:327" *)
  wire _2136_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:327" *)
  wire _2137_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:897" *)
  wire _2138_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:897" *)
  wire _2139_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:897" *)
  wire _2140_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:428" *)
  wire _2141_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:528" *)
  wire _2142_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1260" *)
  wire _2143_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1265" *)
  wire _2144_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:406" *)
  wire _2145_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:437" *)
  wire _2146_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:494" *)
  wire _2147_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:511" *)
  wire _2148_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:516" *)
  wire _2149_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:671" *)
  wire _2150_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:781" *)
  wire _2151_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:851" *)
  wire _2152_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:858" *)
  wire _2153_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:900" *)
  wire _2154_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:902" *)
  wire _2155_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:906" *)
  wire _2156_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:944" *)
  wire _2157_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:973" *)
  wire _2158_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1188" *)
  wire _2159_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1209" *)
  wire _2160_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:742" *)
  wire _2161_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:820" *)
  wire _2162_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:870" *)
  wire _2163_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:900" *)
  wire _2164_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:944" *)
  wire _2165_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1134" *)
  wire _2166_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1135" *)
  wire _2167_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:697" *)
  wire _2168_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:777" *)
  wire _2169_;
  wire _2170_;
  wire _2171_;
  wire _2172_;
  wire _2173_;
  wire _2174_;
  wire _2175_;
  wire _2176_;
  wire _2177_;
  wire _2178_;
  wire _2179_;
  wire _2180_;
  wire _2181_;
  wire _2182_;
  wire _2183_;
  wire _2184_;
  wire _2185_;
  wire _2186_;
  wire _2187_;
  wire _2188_;
  wire _2189_;
  wire _2190_;
  wire _2191_;
  wire _2192_;
  wire _2193_;
  wire _2194_;
  wire _2195_;
  wire _2196_;
  wire _2197_;
  wire _2198_;
  wire _2199_;
  wire _2200_;
  wire _2201_;
  wire _2202_;
  wire _2203_;
  wire _2204_;
  wire _2205_;
  wire _2206_;
  wire _2207_;
  wire _2208_;
  wire _2209_;
  wire _2210_;
  wire _2211_;
  wire _2212_;
  wire _2213_;
  wire _2214_;
  wire _2215_;
  wire _2216_;
  wire _2217_;
  wire _2218_;
  wire _2219_;
  wire _2220_;
  wire _2221_;
  wire _2222_;
  wire _2223_;
  wire _2224_;
  wire _2225_;
  wire _2226_;
  wire _2227_;
  wire _2228_;
  wire _2229_;
  wire _2230_;
  wire _2231_;
  wire _2232_;
  wire _2233_;
  wire _2234_;
  wire _2235_;
  wire _2236_;
  wire _2237_;
  wire _2238_;
  wire _2239_;
  wire _2240_;
  wire _2241_;
  wire _2242_;
  wire _2243_;
  wire _2244_;
  wire _2245_;
  wire _2246_;
  wire _2247_;
  wire _2248_;
  wire _2249_;
  wire _2250_;
  wire _2251_;
  wire _2252_;
  wire _2253_;
  wire _2254_;
  wire _2255_;
  wire _2256_;
  wire _2257_;
  wire _2258_;
  wire _2259_;
  wire _2260_;
  wire _2261_;
  wire _2262_;
  wire _2263_;
  wire _2264_;
  wire _2265_;
  wire _2266_;
  wire _2267_;
  wire _2268_;
  wire _2269_;
  wire _2270_;
  wire _2271_;
  wire _2272_;
  wire _2273_;
  wire _2274_;
  wire _2275_;
  wire _2276_;
  wire _2277_;
  wire _2278_;
  wire _2279_;
  wire _2280_;
  wire _2281_;
  wire _2282_;
  wire _2283_;
  wire _2284_;
  wire _2285_;
  wire _2286_;
  wire _2287_;
  wire _2288_;
  wire _2289_;
  wire _2290_;
  wire _2291_;
  wire _2292_;
  wire _2293_;
  wire _2294_;
  wire _2295_;
  wire _2296_;
  wire _2297_;
  wire _2298_;
  wire _2299_;
  wire _2300_;
  wire _2301_;
  wire _2302_;
  wire _2303_;
  wire _2304_;
  wire _2305_;
  wire _2306_;
  wire _2307_;
  wire _2308_;
  wire _2309_;
  wire _2310_;
  wire _2311_;
  wire _2312_;
  wire _2313_;
  wire _2314_;
  wire _2315_;
  wire _2316_;
  wire _2317_;
  wire _2318_;
  wire _2319_;
  wire _2320_;
  wire _2321_;
  wire _2322_;
  wire _2323_;
  wire _2324_;
  wire _2325_;
  wire _2326_;
  wire _2327_;
  wire _2328_;
  wire _2329_;
  wire _2330_;
  wire _2331_;
  wire _2332_;
  wire _2333_;
  wire _2334_;
  wire _2335_;
  wire _2336_;
  wire _2337_;
  wire _2338_;
  wire _2339_;
  wire _2340_;
  wire _2341_;
  wire _2342_;
  wire _2343_;
  wire _2344_;
  wire _2345_;
  wire _2346_;
  wire _2347_;
  wire _2348_;
  wire _2349_;
  wire _2350_;
  wire _2351_;
  wire _2352_;
  wire _2353_;
  wire _2354_;
  wire _2355_;
  wire _2356_;
  wire _2357_;
  wire _2358_;
  wire _2359_;
  wire _2360_;
  wire _2361_;
  wire _2362_;
  wire _2363_;
  wire _2364_;
  wire _2365_;
  wire _2366_;
  wire _2367_;
  wire _2368_;
  wire _2369_;
  wire _2370_;
  wire _2371_;
  wire _2372_;
  wire _2373_;
  wire _2374_;
  wire _2375_;
  wire _2376_;
  wire _2377_;
  wire _2378_;
  wire _2379_;
  wire _2380_;
  wire _2381_;
  wire _2382_;
  wire _2383_;
  wire _2384_;
  wire _2385_;
  wire _2386_;
  wire _2387_;
  wire _2388_;
  wire _2389_;
  wire _2390_;
  wire _2391_;
  wire _2392_;
  wire _2393_;
  wire _2394_;
  wire _2395_;
  wire _2396_;
  wire _2397_;
  wire _2398_;
  wire _2399_;
  wire _2400_;
  wire _2401_;
  wire _2402_;
  wire _2403_;
  wire _2404_;
  wire _2405_;
  wire _2406_;
  wire _2407_;
  wire _2408_;
  wire _2409_;
  wire _2410_;
  wire _2411_;
  wire _2412_;
  wire _2413_;
  wire _2414_;
  wire _2415_;
  wire _2416_;
  wire _2417_;
  wire _2418_;
  wire _2419_;
  wire _2420_;
  wire _2421_;
  wire _2422_;
  wire _2423_;
  wire _2424_;
  wire _2425_;
  wire _2426_;
  wire _2427_;
  wire _2428_;
  wire _2429_;
  wire _2430_;
  wire _2431_;
  wire _2432_;
  wire _2433_;
  wire _2434_;
  wire _2435_;
  wire _2436_;
  wire _2437_;
  wire _2438_;
  wire _2439_;
  wire _2440_;
  wire _2441_;
  wire _2442_;
  wire _2443_;
  wire _2444_;
  wire _2445_;
  wire _2446_;
  wire _2447_;
  wire _2448_;
  wire _2449_;
  wire _2450_;
  wire _2451_;
  wire _2452_;
  wire _2453_;
  wire _2454_;
  wire _2455_;
  wire _2456_;
  wire _2457_;
  wire _2458_;
  wire _2459_;
  wire _2460_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2461_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2462_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2463_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2464_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2465_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2466_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2467_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2468_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2469_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2470_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2471_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2472_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2473_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2474_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2475_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2476_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2477_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2478_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2479_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2480_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2481_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2482_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2483_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:119" *)
  wire _2484_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240" *)
  wire _2485_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240" *)
  wire _2486_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240" *)
  wire _2487_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:224" *)
  wire _2488_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238" *)
  wire _2489_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254" *)
  wire _2490_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:147" *)
  wire _2491_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:338" *)
  wire _2492_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:338" *)
  wire _2493_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:338" *)
  wire _2494_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:338" *)
  wire _2495_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:338" *)
  wire _2496_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:338" *)
  wire _2497_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:338" *)
  wire _2498_;
  wire _2499_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252" *)
  wire _2500_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252" *)
  wire _2501_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252" *)
  wire _2502_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252" *)
  wire _2503_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252" *)
  wire _2504_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252" *)
  wire _2505_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256" *)
  wire _2506_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256" *)
  wire _2507_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256" *)
  wire _2508_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2509_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2510_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2511_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2512_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2513_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2514_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2515_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2516_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2517_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2518_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2519_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2520_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2521_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2522_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2523_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2524_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2525_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2526_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2527_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2528_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2529_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2530_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2531_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2532_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2533_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2534_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2535_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2536_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2537_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2538_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2539_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2540_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2541_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:203" *)
  wire _2542_;
  wire _2543_;
  wire _2544_;
  wire _2545_;
  wire _2546_;
  wire _2547_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:47" *)
  wire _2548_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:47" *)
  wire _2549_;
  wire _2550_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44" *)
  wire _2551_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44" *)
  wire _2552_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44" *)
  wire _2553_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44" *)
  wire _2554_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44" *)
  wire _2555_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44" *)
  wire _2556_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44" *)
  wire _2557_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:39" *)
  wire _2558_;
  wire _2559_;
  wire _2560_;
  wire _2561_;
  wire _2562_;
  wire _2563_;
  wire _2564_;
  wire _2565_;
  wire _2566_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77" *)
  wire _2567_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77" *)
  wire _2568_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77" *)
  wire _2569_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77" *)
  wire _2570_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77" *)
  wire _2571_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77" *)
  wire _2572_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77" *)
  wire _2573_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77" *)
  wire _2574_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:109" *)
  wire _2575_;
  wire _2576_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66" *)
  wire _2577_;
  wire _2578_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44" *)
  wire _2579_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44" *)
  wire _2580_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44" *)
  wire _2581_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44" *)
  wire _2582_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44" *)
  wire _2583_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44" *)
  wire _2584_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44" *)
  wire _2585_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:39" *)
  wire _2586_;
  wire _2587_;
  wire _2588_;
  wire _2589_;
  wire _2590_;
  wire _2591_;
  wire _2592_;
  wire _2593_;
  wire _2594_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:39" *)
  wire _2595_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393" *)
  wire _2596_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393" *)
  wire _2597_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393" *)
  wire _2598_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393" *)
  wire _2599_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393" *)
  wire _2600_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2601_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2602_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2603_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2604_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2605_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2606_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2607_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2608_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2609_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2610_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2611_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2612_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2613_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2614_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2615_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207" *)
  wire _2616_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:233" *)
  wire _2617_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:330" *)
  wire _2618_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:194" *)
  wire _2619_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:274" *)
  wire _2620_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:287" *)
  wire _2621_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:194" *)
  wire _2622_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:200" *)
  wire _2623_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:200" *)
  wire _2624_;
  wire _2625_;
  wire _2626_;
  wire _2627_;
  wire _2628_;
  wire _2629_;
  wire _2630_;
  wire _2631_;
  wire _2632_;
  wire _2633_;
  wire _2634_;
  wire _2635_;
  wire _2636_;
  wire _2637_;
  wire _2638_;
  wire _2639_;
  wire _2640_;
  wire _2641_;
  wire _2642_;
  wire _2643_;
  wire _2644_;
  wire _2645_;
  wire _2646_;
  wire _2647_;
  wire _2648_;
  wire _2649_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2650_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2651_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2652_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2653_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2654_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2655_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2656_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2657_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2658_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2659_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2660_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2661_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2662_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2663_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226" *)
  wire _2664_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [7:0] _2665_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [4:0] _2666_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:93|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [15:0] _2667_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [15:0] _2668_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1250|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [2:0] _2669_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [15:0] _2670_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [15:0] _2671_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [15:0] _2672_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [15:0] _2673_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [8:0] _2674_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [8:0] _2675_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [15:0] _2676_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [4:0] _2677_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [3:0] _2678_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [3:0] _2679_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [4:0] _2680_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [7:0] _2681_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [8:0] _2682_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [7:0] _2683_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [7:0] _2684_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [7:0] _2685_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [7:0] _2686_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [3:0] _2687_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [3:0] _2688_;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:43" *)
  wire [3:0] _2689_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2690_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2691_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2692_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2693_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2694_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2695_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2696_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2697_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2698_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2699_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2700_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2701_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2702_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2703_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2704_;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] _2705_;
  (* src = "./top/upduino.v:31" *)
  output LED_B;
  (* src = "./top/upduino.v:30" *)
  output LED_G;
  (* src = "./top/upduino.v:29" *)
  output LED_R;
  (* src = "./top/upduino.v:43" *)
  wire [7:0] P1_out;
  (* src = "./top/upduino.v:44" *)
  wire [7:0] P2_out;
  (* src = "./top/upduino.v:41" *)
  wire clk;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:44" *)
  wire [7:0] \core.P1_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:43" *)
  wire [7:0] \core.P1_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:47" *)
  wire [7:0] \core.P2_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:46" *)
  wire [7:0] \core.P2_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:68" *)
  wire [15:0] \core.addr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:59" *)
  wire \core.busrq_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:32" *)
  wire \core.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:51" *)
  wire [15:0] \core.cpu.A ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:42" *)
  wire \core.cpu.busrq_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:60" *)
  wire \core.cpu.cen ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:38" *)
  wire \core.cpu.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:52" *)
  wire [7:0] \core.cpu.di ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:65" *)
  wire [7:0] \core.cpu.di_reg ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:53" *)
  wire [7:0] \core.cpu.do ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:60" *)
  wire [15:0] \core.cpu.i_tv80_core.A ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:92" *)
  wire [7:0] \core.cpu.i_tv80_core.ACC ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:156" *)
  wire [3:0] \core.cpu.i_tv80_core.ALU_Op_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:109" *)
  wire \core.cpu.i_tv80_core.Alternate ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:93" *)
  wire [7:0] \core.cpu.i_tv80_core.Ap ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:177" *)
  wire \core.cpu.i_tv80_core.Arith16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:154" *)
  wire \core.cpu.i_tv80_core.Arith16_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:142" *)
  wire \core.cpu.i_tv80_core.Auto_Wait_t1 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:143" *)
  wire \core.cpu.i_tv80_core.Auto_Wait_t2 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:140" *)
  wire \core.cpu.i_tv80_core.BTR_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:148" *)
  wire [7:0] \core.cpu.i_tv80_core.BusA ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:127" *)
  wire \core.cpu.i_tv80_core.BusAck ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:147" *)
  wire [7:0] \core.cpu.i_tv80_core.BusB ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:126" *)
  wire \core.cpu.i_tv80_core.BusReq_s ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:133" *)
  wire [7:0] \core.cpu.i_tv80_core.DI_Reg ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:92" *)
  wire [7:0] \core.cpu.i_tv80_core.F ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:93" *)
  wire [7:0] \core.cpu.i_tv80_core.Fp ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:125" *)
  wire \core.cpu.i_tv80_core.Halt_FF ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:94" *)
  wire [7:0] \core.cpu.i_tv80_core.I ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:117" *)
  (* unused_bits = "1" *)
  wire [15:0] \core.cpu.i_tv80_core.ID16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:212" *)
  wire [15:0] \core.cpu.i_tv80_core.ID16_B ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:206" *)
  wire [1:0] \core.cpu.i_tv80_core.IMode ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:130" *)
  wire \core.cpu.i_tv80_core.INT_s ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:113" *)
  wire [7:0] \core.cpu.i_tv80_core.IR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:114" *)
  wire [1:0] \core.cpu.i_tv80_core.ISet ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:131" *)
  wire [1:0] \core.cpu.i_tv80_core.IStatus ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:144" *)
  wire \core.cpu.i_tv80_core.IncDecZ ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:168" *)
  (* unused_bits = "0 1 2" *)
  wire [3:0] \core.cpu.i_tv80_core.IncDec_16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:164" *)
  wire \core.cpu.i_tv80_core.IntCycle ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:67" *)
  wire \core.cpu.i_tv80_core.IntE ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:123" *)
  wire \core.cpu.i_tv80_core.IntE_FF1 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:124" *)
  wire \core.cpu.i_tv80_core.IntE_FF2 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:165" *)
  wire \core.cpu.i_tv80_core.NMICycle ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:129" *)
  wire \core.cpu.i_tv80_core.NMI_s ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:139" *)
  wire \core.cpu.i_tv80_core.No_BTR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:213" *)
  wire \core.cpu.i_tv80_core.Oldnmi_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:96" *)
  wire [15:0] \core.cpu.i_tv80_core.PC ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:209" *)
  wire [15:0] \core.cpu.i_tv80_core.PC16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:210" *)
  wire [15:0] \core.cpu.i_tv80_core.PC16_B ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:136" *)
  wire [2:0] \core.cpu.i_tv80_core.Pre_XY_F_M ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:176" *)
  wire \core.cpu.i_tv80_core.PreserveC ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:158" *)
  wire \core.cpu.i_tv80_core.PreserveC_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:95" *)
  wire [7:0] \core.cpu.i_tv80_core.R ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:153" *)
  wire [4:0] \core.cpu.i_tv80_core.Read_To_Reg_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:102" *)
  wire [2:0] \core.cpu.i_tv80_core.RegAddrA_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:104" *)
  wire [2:0] \core.cpu.i_tv80_core.RegAddrB_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:106" *)
  wire [2:0] \core.cpu.i_tv80_core.RegAddrC ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:99" *)
  wire [15:0] \core.cpu.i_tv80_core.RegBusA ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:115" *)
  wire [15:0] \core.cpu.i_tv80_core.RegBusA_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:97" *)
  wire [7:0] \core.cpu.i_tv80_core.RegDIH ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:98" *)
  wire [7:0] \core.cpu.i_tv80_core.RegDIL ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:96" *)
  wire [15:0] \core.cpu.i_tv80_core.SP ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:211" *)
  wire [15:0] \core.cpu.i_tv80_core.SP16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:211" *)
  wire [15:0] \core.cpu.i_tv80_core.SP16_A ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:211" *)
  wire [15:0] \core.cpu.i_tv80_core.SP16_B ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:157" *)
  wire \core.cpu.i_tv80_core.Save_ALU_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:173" *)
  (* unused_bits = "0 3" *)
  wire [3:0] \core.cpu.i_tv80_core.Set_BusA_To ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:172" *)
  (* unused_bits = "0 3" *)
  wire [3:0] \core.cpu.i_tv80_core.Set_BusB_To ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:112" *)
  wire [15:0] \core.cpu.i_tv80_core.TmpAddr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:138" *)
  wire \core.cpu.i_tv80_core.XY_Ind ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:135" *)
  wire [1:0] \core.cpu.i_tv80_core.XY_State ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:155" *)
  wire \core.cpu.i_tv80_core.Z16_r ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:52" *)
  wire \core.cpu.i_tv80_core.busrq_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:48" *)
  wire \core.cpu.i_tv80_core.cen ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:47" *)
  wire \core.cpu.i_tv80_core.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:62" *)
  wire [7:0] \core.cpu.i_tv80_core.di ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:61" *)
  wire [7:0] \core.cpu.i_tv80_core.dinst ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:63" *)
  wire [7:0] \core.cpu.i_tv80_core.do ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:44" *)
  wire [3:0] \core.cpu.i_tv80_core.i_alu.ALU_Op ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:42" *)
  wire \core.cpu.i_tv80_core.i_alu.Arith16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:47" *)
  wire [7:0] \core.cpu.i_tv80_core.i_alu.BusA ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:48" *)
  wire [7:0] \core.cpu.i_tv80_core.i_alu.BusB ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:87" *)
  wire \core.cpu.i_tv80_core.i_alu.Carry7_v ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:49" *)
  wire [7:0] \core.cpu.i_tv80_core.i_alu.F_In ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:89" *)
  wire \core.cpu.i_tv80_core.i_alu.HalfCarry_v ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:45" *)
  wire [5:0] \core.cpu.i_tv80_core.i_alu.IR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:46" *)
  wire [1:0] \core.cpu.i_tv80_core.i_alu.ISet ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:91" *)
  (* unused_bits = "7" *)
  wire [7:0] \core.cpu.i_tv80_core.i_alu.Q_v ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:43" *)
  wire \core.cpu.i_tv80_core.i_alu.Z16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:67" *)
  wire \core.cpu.i_tv80_core.i_mcode.Arith16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:198" *)
  wire [2:0] \core.cpu.i_tv80_core.i_mcode.DDD ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:200" *)
  wire [1:0] \core.cpu.i_tv80_core.i_mcode.DPAIR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:51" *)
  wire [7:0] \core.cpu.i_tv80_core.i_mcode.F ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:96" *)
  wire [1:0] \core.cpu.i_tv80_core.i_mcode.IMode ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:48" *)
  wire [7:0] \core.cpu.i_tv80_core.i_mcode.IR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:201" *)
  wire [7:0] \core.cpu.i_tv80_core.i_mcode.IRB ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:49" *)
  wire [1:0] \core.cpu.i_tv80_core.i_mcode.ISet ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:59" *)
  (* unused_bits = "0 1 2" *)
  wire [3:0] \core.cpu.i_tv80_core.i_mcode.IncDec_16 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:53" *)
  wire \core.cpu.i_tv80_core.i_mcode.IntCycle ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:50" *)
  wire [6:0] \core.cpu.i_tv80_core.i_mcode.MCycle ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:54" *)
  wire [2:0] \core.cpu.i_tv80_core.i_mcode.MCycles ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:52" *)
  wire \core.cpu.i_tv80_core.i_mcode.NMICycle ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:66" *)
  wire \core.cpu.i_tv80_core.i_mcode.PreserveC ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:199" *)
  wire [2:0] \core.cpu.i_tv80_core.i_mcode.SSS ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:62" *)
  (* unused_bits = "0 3" *)
  wire [3:0] \core.cpu.i_tv80_core.i_mcode.Set_BusA_To ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:215|./import/tv80/rtl/core/tv80_mcode.v:63" *)
  (* unused_bits = "0 3" *)
  wire [3:0] \core.cpu.i_tv80_core.i_mcode.Set_BusB_To ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:31" *)
  wire [2:0] \core.cpu.i_tv80_core.i_reg.AddrC ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:35" *)
  wire [7:0] \core.cpu.i_tv80_core.i_reg.DIH ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:38" *)
  wire [7:0] \core.cpu.i_tv80_core.i_reg.DIL ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:41" *)
  wire [7:0] \core.cpu.i_tv80_core.i_reg.DOAH ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:36" *)
  wire [7:0] \core.cpu.i_tv80_core.i_reg.DOAL ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsH[0] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsH[1] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsH[2] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsH[3] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsH[4] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsH[5] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsH[6] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsH[7] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsL[0] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsL[1] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsL[2] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsL[3] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsL[4] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsL[5] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsL[6] ;
  wire [7:0] \core.cpu.i_tv80_core.i_reg.RegsL[7] ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:980|./import/tv80/rtl/core/tv80_reg.v:42" *)
  wire \core.cpu.i_tv80_core.i_reg.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:50" *)
  wire \core.cpu.i_tv80_core.int_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:64" *)
  wire [6:0] \core.cpu.i_tv80_core.mc ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:121" *)
  wire [6:0] \core.cpu.i_tv80_core.mcycle ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:159" *)
  wire [2:0] \core.cpu.i_tv80_core.mcycles ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:162" *)
  wire [2:0] \core.cpu.i_tv80_core.mcycles_d ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:51" *)
  wire \core.cpu.i_tv80_core.nmi_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:46" *)
  wire \core.cpu.i_tv80_core.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:65" *)
  wire [6:0] \core.cpu.i_tv80_core.ts ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:120" *)
  wire [6:0] \core.cpu.i_tv80_core.tstate ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:49" *)
  wire \core.cpu.i_tv80_core.wait_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:40" *)
  wire \core.cpu.int_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:45" *)
  wire \core.cpu.iorq_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:66" *)
  wire [6:0] \core.cpu.mcycle ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:44" *)
  wire \core.cpu.mreq_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:41" *)
  wire \core.cpu.nmi_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:46" *)
  wire \core.cpu.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:37" *)
  wire \core.cpu.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:67" *)
  wire [6:0] \core.cpu.tstate ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:39" *)
  wire \core.cpu.wait_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:47" *)
  wire \core.cpu.wr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:69" *)
  wire [7:0] \core.data_miso ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:70" *)
  wire [7:0] \core.data_mosi ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:34" *)
  wire [2:0] \core.i2c0.addr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:27" *)
  wire \core.i2c0.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:30" *)
  wire [7:0] \core.i2c0.data_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:29" *)
  wire [7:0] \core.i2c0.data_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:29" *)
  wire \core.i2c0.i2c_clk_divider.clk_en ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:28" *)
  wire \core.i2c0.i2c_clk_divider.clk_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:32" *)
  wire [7:0] \core.i2c0.i2c_clk_divider.count ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:27" *)
  wire [7:0] \core.i2c0.i2c_clk_divider.divider ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:44" *)
  wire \core.i2c0.i2c_clk_en ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:38" *)
  wire \core.i2c0.i2c_scl_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:35" *)
  wire \core.i2c0.i2c_sda_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:37" *)
  wire \core.i2c0.i2c_sda_oen ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:36" *)
  wire \core.i2c0.i2c_sda_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:36" *)
  wire \core.i2c0.master.ack_sda ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:66" *)
  wire [7:0] \core.i2c0.master.bit_count ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:26" *)
  wire \core.i2c0.master.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:27" *)
  wire \core.i2c0.master.clk_i2c_en ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:39" *)
  wire [7:0] \core.i2c0.master.data_read ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:38" *)
  wire [7:0] \core.i2c0.master.data_write ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:65" *)
  wire [3:0] \core.i2c0.master.fsm_state ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:68" *)
  wire \core.i2c0.master.i2c_scl ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:44" *)
  wire \core.i2c0.master.i2c_scl_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:67" *)
  wire \core.i2c0.master.i2c_sda ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:41" *)
  wire \core.i2c0.master.i2c_sda_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:43" *)
  wire \core.i2c0.master.i2c_sda_oen ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:42" *)
  wire \core.i2c0.master.i2c_sda_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:35" *)
  wire \core.i2c0.master.mode_rw ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:33" *)
  wire \core.i2c0.master.restart ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:32" *)
  wire \core.i2c0.master.start ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:34" *)
  wire \core.i2c0.master.stop ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:32" *)
  wire \core.i2c0.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:49" *)
  wire [7:0] \core.i2c0.reg_clockdiv ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:47" *)
  wire [7:0] \core.i2c0.reg_command ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:50" *)
  wire [7:0] \core.i2c0.reg_data_rd ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:48" *)
  wire [7:0] \core.i2c0.reg_data_wr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:46" *)
  (* unused_bits = "0" *)
  wire [7:0] \core.i2c0.reg_status ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:28" *)
  wire \core.i2c0.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:33" *)
  wire \core.i2c0.wr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:35" *)
  wire \core.i2c_scl ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:36" *)
  wire \core.i2c_sda_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:38" *)
  wire \core.i2c_sda_oen ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:37" *)
  wire \core.i2c_sda_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:57" *)
  wire \core.int_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:36" *)
  wire [7:0] \core.ioporta.P1_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:35" *)
  wire [7:0] \core.ioporta.P1_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:39" *)
  wire [7:0] \core.ioporta.P2_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:38" *)
  wire [7:0] \core.ioporta.P2_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:34" *)
  wire [1:0] \core.ioporta.addr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:44" *)
  wire [7:0] \core.ioporta.cfgreg ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:27" *)
  wire \core.ioporta.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:30" *)
  wire [7:0] \core.ioporta.data_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:29" *)
  wire [7:0] \core.ioporta.data_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:50" *)
  wire [7:0] \core.ioporta.in_1 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:50" *)
  wire [7:0] \core.ioporta.in_2 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:49" *)
  wire [7:0] \core.ioporta.out_1 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:49" *)
  wire [7:0] \core.ioporta.out_2 ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:32" *)
  wire \core.ioporta.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:28" *)
  wire \core.ioporta.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:33" *)
  wire \core.ioporta.wr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:62" *)
  wire \core.iorq_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:61" *)
  wire \core.mreq_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:58" *)
  wire \core.nmi_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:36" *)
  wire [12:0] \core.ram.addr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:29" *)
  wire \core.ram.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:32" *)
  wire [7:0] \core.ram.data_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:31" *)
  wire [7:0] \core.ram.data_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:34" *)
  wire \core.ram.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:30" *)
  wire \core.ram.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:42" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \core.ram.spram_q ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:35" *)
  wire \core.ram.wr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:40" *)
  wire \core.ram.write_sel ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:63" *)
  wire \core.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:55" *)
  wire \core.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:127|./rtl/membram.v:38" *)
  wire [12:0] \core.rom.addr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:127|./rtl/membram.v:31" *)
  wire \core.rom.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:127|./rtl/membram.v:34" *)
  wire [7:0] \core.rom.data_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:127|./rtl/membram.v:33" *)
  wire [7:0] \core.rom.data_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:127|./rtl/membram.v:36" *)
  wire \core.rom.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:127|./rtl/membram.v:32" *)
  wire \core.rom.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:127|./rtl/membram.v:37" *)
  wire \core.rom.wr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:34" *)
  wire [2:0] \core.spi0.addr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:27" *)
  wire \core.spi0.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:38" *)
  wire \core.spi0.cs ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:30" *)
  wire [7:0] \core.spi0.data_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:29" *)
  wire [7:0] \core.spi0.data_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:36" *)
  wire \core.spi0.master.CPHA ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:35" *)
  wire \core.spi0.master.CPOL ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:64" *)
  wire [7:0] \core.spi0.master.bit_count ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:26" *)
  wire \core.spi0.master.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:27" *)
  wire \core.spi0.master.clk_spi_en ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:44" *)
  wire \core.spi0.master.cs ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:39" *)
  wire [7:0] \core.spi0.master.data_read ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:38" *)
  wire [7:0] \core.spi0.master.data_write ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:33" *)
  wire \core.spi0.master.finish ;
  (* onehot = 32'd1 *)
  wire [3:0] \core.spi0.master.fsm_state ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:52" *)
  wire \core.spi0.master.latch_finish ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:43" *)
  wire \core.spi0.master.miso ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:42" *)
  wire \core.spi0.master.mosi ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:41" *)
  wire \core.spi0.master.sclk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:56" *)
  wire \core.spi0.master.sclk_o ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:32" *)
  wire \core.spi0.master.start ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:62" *)
  wire \core.spi0.master.start_sync ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:37" *)
  wire \core.spi0.miso ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:36" *)
  wire \core.spi0.mosi ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:32" *)
  wire \core.spi0.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:48" *)
  wire [7:0] \core.spi0.reg_clockdiv ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:46" *)
  wire [7:0] \core.spi0.reg_command ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:45" *)
  wire [7:0] \core.spi0.reg_config ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:49" *)
  wire [7:0] \core.spi0.reg_data_rd ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:47" *)
  wire [7:0] \core.spi0.reg_data_wr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:44" *)
  (* unused_bits = "0" *)
  wire [7:0] \core.spi0.reg_status ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:28" *)
  wire \core.spi0.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:35" *)
  wire \core.spi0.sclk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:29" *)
  wire \core.spi0.spi_clk_divider.clk_en ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:28" *)
  wire \core.spi0.spi_clk_divider.clk_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:32" *)
  wire [7:0] \core.spi0.spi_clk_divider.count ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:27" *)
  wire [7:0] \core.spi0.spi_clk_divider.divider ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:84" *)
  wire \core.spi0.spi_clk_en ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:33" *)
  wire \core.spi0.wr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:42" *)
  wire \core.spi_cs ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:41" *)
  wire \core.spi_miso ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:40" *)
  wire \core.spi_mosi ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:39" *)
  wire \core.spi_sclk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:34" *)
  wire [2:0] \core.uart0.addr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:42" *)
  wire \core.uart0.baudout ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:27" *)
  wire \core.uart0.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:30" *)
  wire [7:0] \core.uart0.data_in ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:29" *)
  wire [7:0] \core.uart0.data_out ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:32" *)
  wire \core.uart0.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:28" *)
  wire \core.uart0.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:35" *)
  wire \core.uart0.rx ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:36" *)
  wire \core.uart0.tx ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:68" *)
  wire [3:0] \core.uart0.uart0.Bit_Phase ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:69" *)
  wire [3:0] \core.uart0.uart0.Brk_Cnt ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:60" *)
  wire [7:0] \core.uart0.uart0.DLL ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:61" *)
  wire [7:0] \core.uart0.uart0.DLM ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:53" *)
  wire [7:0] \core.uart0.uart0.IER ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:54" *)
  (* unused_bits = "0 1 2" *)
  wire [7:0] \core.uart0.uart0.IIR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:55" *)
  wire [7:0] \core.uart0.uart0.LCR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:57" *)
  wire [7:0] \core.uart0.uart0.LSR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:56" *)
  wire [7:0] \core.uart0.uart0.MCR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:58" *)
  wire [7:0] \core.uart0.uart0.MSR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:66" *)
  wire [3:0] \core.uart0.uart0.MSR_In ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:51" *)
  wire [7:0] \core.uart0.uart0.RBR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:72" *)
  wire [3:0] \core.uart0.uart0.RX_Bit_Cnt ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:70" *)
  wire \core.uart0.uart0.RX_Filtered ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:73" *)
  wire \core.uart0.uart0.RX_Parity ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:71" *)
  wire [7:0] \core.uart0.uart0.RX_ShiftReg ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:59" *)
  wire [7:0] \core.uart0.uart0.SCR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:52" *)
  wire [7:0] \core.uart0.uart0.THR ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:82" *)
  wire \core.uart0.uart0.TXD ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:78" *)
  wire [3:0] \core.uart0.uart0.TX_Bit_Cnt ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:80" *)
  wire \core.uart0.uart0.TX_Next_Is_Stop ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:79" *)
  wire \core.uart0.uart0.TX_Parity ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:77" *)
  wire [7:0] \core.uart0.uart0.TX_ShiftReg ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:81" *)
  wire \core.uart0.uart0.TX_Stop_Bit ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:76" *)
  wire \core.uart0.uart0.TX_Tick ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:34" *)
  wire [2:0] \core.uart0.uart0.addr ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:47" *)
  wire \core.uart0.uart0.baudout ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:395" *)
  wire [4:0] \core.uart0.uart0.bit_tick.TX_Cnt ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:29" *)
  wire \core.uart0.uart0.clk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:209" *)
  wire [15:0] \core.uart0.uart0.clk_gen.Baud_Cnt ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:38" *)
  wire \core.uart0.uart0.cts_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:41" *)
  wire \core.uart0.uart0.dcd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:39" *)
  wire \core.uart0.uart0.dsr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:235" *)
  wire [1:0] \core.uart0.uart0.input_filter.Samples ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:30" *)
  wire \core.uart0.uart0.rclk ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:32" *)
  wire \core.uart0.uart0.rd_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:28" *)
  wire \core.uart0.uart0.reset_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:40" *)
  wire \core.uart0.uart0.ri_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:37" *)
  wire \core.uart0.uart0.sin ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:42" *)
  wire \core.uart0.uart0.sout ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:35" *)
  wire [7:0] \core.uart0.uart0.wr_data ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:33" *)
  wire \core.uart0.uart0.wr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:33" *)
  wire \core.uart0.wr_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:34" *)
  wire \core.uart_rxd ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:33" *)
  wire \core.uart_txd ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:56" *)
  wire \core.wait_n ;
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:64" *)
  wire \core.wr_n ;
  (* src = "./top/upduino.v:33" *)
  output i2c_scl;
  (* src = "./top/upduino.v:34" *)
  inout i2c_sda;
  (* src = "./top/upduino.v:48" *)
  wire i2c_sda_in;
  (* src = "./top/upduino.v:49" *)
  wire i2c_sda_oen;
  (* src = "./top/upduino.v:47" *)
  wire i2c_sda_out;
  (* src = "./top/upduino.v:32" *)
  output oled_rst;
  (* src = "./top/upduino.v:38" *)
  output spi_cs;
  (* src = "./top/upduino.v:37" *)
  input spi_miso;
  (* src = "./top/upduino.v:36" *)
  output spi_mosi;
  (* src = "./top/upduino.v:35" *)
  output spi_sclk;
  (* src = "./top/upduino.v:28" *)
  input uart_rxd;
  (* src = "./top/upduino.v:27" *)
  output uart_txd;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _2706_ (
    .I0(_0151_),
    .I1(_0412_),
    .I2(_0651_),
    .I3(1'h0),
    .O(_0147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2707_ (
    .I0(_0421_),
    .I1(\core.spi0.master.fsm_state [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0412_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2708_ (
    .I0(\core.spi0.master.bit_count [1]),
    .I1(\core.spi0.master.bit_count [0]),
    .I2(_0648_),
    .I3(1'h0),
    .O(_0421_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2709_ (
    .I0(\core.spi0.master.bit_count [2]),
    .I1(_0649_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0648_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2710_ (
    .I0(\core.spi0.master.bit_count [3]),
    .I1(\core.spi0.master.bit_count [4]),
    .I2(_0650_),
    .I3(1'h0),
    .O(_0649_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _2711_ (
    .I0(\core.spi0.master.bit_count [5]),
    .I1(\core.spi0.master.bit_count [6]),
    .I2(\core.spi0.master.bit_count [7]),
    .I3(1'h0),
    .O(_0650_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2712_ (
    .I0(\core.reset_n ),
    .I1(\core.spi0.spi_clk_divider.clk_en ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _2713_ (
    .I0(\core.spi0.master.fsm_state [1]),
    .I1(\core.spi0.master.fsm_state [2]),
    .I2(\core.spi0.spi_clk_divider.clk_en ),
    .I3(\core.reset_n ),
    .O(_0651_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _2714_ (
    .I0(_0138_),
    .I1(\core.spi0.master.latch_finish ),
    .I2(_0652_),
    .I3(1'h0),
    .O(_0146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2715_ (
    .I0(_0421_),
    .I1(_0151_),
    .I2(\core.spi0.master.fsm_state [3]),
    .I3(1'h0),
    .O(_0138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _2716_ (
    .I0(\core.spi0.master.start_sync ),
    .I1(\core.spi0.spi_clk_divider.clk_en ),
    .I2(\core.spi0.master.fsm_state [0]),
    .I3(\core.reset_n ),
    .O(_0652_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2717_ (
    .I0(_0151_),
    .I1(\core.spi0.master.fsm_state [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) _2718_ (
    .I0(\core.spi0.spi_clk_divider.clk_en ),
    .I1(\core.reset_n ),
    .I2(\core.spi0.master.fsm_state [2]),
    .I3(_0300_),
    .O(_0148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) _2719_ (
    .I0(\core.spi0.master.latch_finish ),
    .I1(_0421_),
    .I2(\core.spi0.master.fsm_state [0]),
    .I3(_0653_),
    .O(_0300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2720_ (
    .I0(_2068_),
    .I1(_0151_),
    .I2(\core.spi0.master.start_sync ),
    .I3(1'h0),
    .O(_0653_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2721_ (
    .I0(\core.spi0.master.fsm_state [3]),
    .I1(\core.spi0.master.fsm_state [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0453)
  ) _2722_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(\core.i2c0.master.fsm_state [1]),
    .I2(\core.i2c0.master.fsm_state [2]),
    .I3(\core.i2c0.master.fsm_state [3]),
    .O(_0215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hbf)
  ) _2723_ (
    .I0(_1888_),
    .I1(_0713_),
    .I2(_0716_),
    .I3(1'h0),
    .O(_1891_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _2724_ (
    .I0(\core.cpu.i_tv80_core.i_reg.DOAL [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [0]),
    .I2(_0467_),
    .I3(_2202_),
    .O(_1888_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2725_ (
    .I0(_0654_),
    .I1(_0680_),
    .I2(_0681_),
    .I3(_0682_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAH [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2726_ (
    .I0(_0231_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [0]),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[6] [0]),
    .O(_0654_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2727_ (
    .I0(_0238_),
    .I1(_0239_),
    .I2(_0240_),
    .I3(1'h0),
    .O(_0232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fee)
  ) _2728_ (
    .I0(_2155_),
    .I1(_2138_),
    .I2(_0493_),
    .I3(_2154_),
    .O(_0238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2729_ (
    .I0(_2164_),
    .I1(_2142_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _2730_ (
    .I0(_0581_),
    .I1(\core.cpu.i_tv80_core.tstate [3]),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(\core.cpu.i_tv80_core.tstate [2]),
    .O(_2164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) _2731_ (
    .I0(_0209_),
    .I1(_0655_),
    .I2(_0422_),
    .I3(_0666_),
    .O(_0581_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd000)
  ) _2732_ (
    .I0(_0243_),
    .I1(_2533_),
    .I2(_0662_),
    .I3(_0659_),
    .O(_0655_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _2733_ (
    .I0(_2516_),
    .I1(_0540_),
    .I2(_2511_),
    .I3(1'h0),
    .O(_2533_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2734_ (
    .I0(_0656_),
    .I1(_0657_),
    .I2(_0658_),
    .I3(1'h0),
    .O(_0540_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) _2735_ (
    .I0(\core.cpu.i_tv80_core.F [6]),
    .I1(_2492_),
    .I2(\core.cpu.i_tv80_core.F [7]),
    .I3(_2498_),
    .O(_0656_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2736_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(1'h0),
    .O(_2498_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _2737_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(1'h0),
    .O(_2492_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2738_ (
    .I0(_0596_),
    .I1(\core.cpu.i_tv80_core.F [7]),
    .I2(_2493_),
    .I3(\core.cpu.i_tv80_core.F [6]),
    .O(_0657_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2739_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.IR [5]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(1'h0),
    .O(_2493_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2740_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(1'h0),
    .O(_0596_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) _2741_ (
    .I0(_2528_),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.F [0]),
    .I3(_0389_),
    .O(_0658_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2742_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2528_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbeff)
  ) _2743_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.F [2]),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_0389_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2744_ (
    .I0(_2539_),
    .I1(\core.cpu.i_tv80_core.mcycle [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2511_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2745_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2539_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2746_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2516_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) _2747_ (
    .I0(_0660_),
    .I1(_0217_),
    .I2(_2519_),
    .I3(_2032_),
    .O(_0659_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2748_ (
    .I0(_0464_),
    .I1(_2517_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2749_ (
    .I0(_0284_),
    .I1(_0324_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0464_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _2750_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.IR [5]),
    .I2(\core.cpu.i_tv80_core.IR [7]),
    .I3(\core.cpu.i_tv80_core.IR [6]),
    .O(_0284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _2751_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.IR [0]),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0e)
  ) _2752_ (
    .I0(\core.cpu.i_tv80_core.mcycle [3]),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(1'h0),
    .O(_2517_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2753_ (
    .I0(_2160_),
    .I1(_0434_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0660_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2754_ (
    .I0(_0322_),
    .I1(_0332_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0434_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _2755_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_0322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _2756_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0332_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2757_ (
    .I0(\core.cpu.i_tv80_core.NMICycle ),
    .I1(\core.cpu.i_tv80_core.IntCycle ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _2758_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(_0289_),
    .I2(_0212_),
    .I3(1'h0),
    .O(_0217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2759_ (
    .I0(_0661_),
    .I1(_0373_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2760_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(1'h0),
    .O(_0661_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2761_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0373_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2762_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0373_),
    .I2(_0313_),
    .I3(1'h0),
    .O(_0289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2763_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(\core.cpu.i_tv80_core.IR [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2764_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2519_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) _2765_ (
    .I0(_0462_),
    .I1(_0221_),
    .I2(_2512_),
    .I3(_0664_),
    .O(_0662_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2766_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(_0289_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0462_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _2767_ (
    .I0(_0284_),
    .I1(_0314_),
    .I2(_0247_),
    .I3(1'h0),
    .O(_0221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2768_ (
    .I0(_0373_),
    .I1(_0663_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _2769_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(1'h0),
    .O(_0663_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _2770_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(\core.cpu.i_tv80_core.IR [0]),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_0314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2771_ (
    .I0(_2545_),
    .I1(_1973_),
    .I2(_2519_),
    .I3(1'h0),
    .O(_0664_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2772_ (
    .I0(_0320_),
    .I1(_0323_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1973_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _2773_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [0]),
    .O(_0320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _2774_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [7]),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_0323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2775_ (
    .I0(_2544_),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2545_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2776_ (
    .I0(\core.cpu.i_tv80_core.mcycle [3]),
    .I1(\core.cpu.i_tv80_core.mcycle [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2544_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2777_ (
    .I0(_2539_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2512_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2778_ (
    .I0(_0665_),
    .I1(_0373_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2779_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(1'h0),
    .O(_0665_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _2780_ (
    .I0(_2012_),
    .I1(_2538_),
    .I2(_0667_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0666_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _2781_ (
    .I0(_2519_),
    .I1(_0386_),
    .I2(_0672_),
    .I3(_0670_),
    .O(_0667_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2782_ (
    .I0(_0668_),
    .I1(_0669_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0386_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2783_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(_0313_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0668_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2784_ (
    .I0(\core.cpu.i_tv80_core.IR [6]),
    .I1(\core.cpu.i_tv80_core.IR [7]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(1'h0),
    .O(_0669_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2785_ (
    .I0(_0254_),
    .I1(_2509_),
    .I2(_0199_),
    .I3(_2512_),
    .O(_0670_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2786_ (
    .I0(_1967_),
    .I1(_0313_),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(1'h0),
    .O(_0199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2787_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1967_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2788_ (
    .I0(_0671_),
    .I1(_0669_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2789_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(1'h0),
    .O(_0671_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2790_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2516_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2509_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2791_ (
    .I0(_2518_),
    .I1(_2022_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0672_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2792_ (
    .I0(_0663_),
    .I1(_0669_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2793_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2539_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2518_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2794_ (
    .I0(_0673_),
    .I1(_0669_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2795_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(\core.cpu.i_tv80_core.IR [0]),
    .I3(1'h0),
    .O(_0673_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2796_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2538_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2797_ (
    .I0(_0276_),
    .I1(_0673_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2798_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2799_ (
    .I0(\core.cpu.i_tv80_core.ISet [0]),
    .I1(\core.cpu.i_tv80_core.ISet [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0422_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2800_ (
    .I0(\core.cpu.i_tv80_core.XY_State [0]),
    .I1(\core.cpu.i_tv80_core.XY_State [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2801_ (
    .I0(_2164_),
    .I1(_0494_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _2802_ (
    .I0(_1995_),
    .I1(_0580_),
    .I2(_0678_),
    .I3(1'h0),
    .O(_0494_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _2803_ (
    .I0(_0209_),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(_0655_),
    .I3(_0422_),
    .O(_1995_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) _2804_ (
    .I0(_2034_),
    .I1(_0655_),
    .I2(_0422_),
    .I3(_0674_),
    .O(_0580_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) _2805_ (
    .I0(_2021_),
    .I1(_0400_),
    .I2(_0670_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0674_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2806_ (
    .I0(_0396_),
    .I1(_2538_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0400_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2807_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(_0395_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0396_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2808_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(_0669_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0395_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2809_ (
    .I0(_2012_),
    .I1(_2512_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2810_ (
    .I0(_0675_),
    .I1(_0673_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2811_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(1'h0),
    .O(_0675_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2812_ (
    .I0(_0677_),
    .I1(_2022_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0676_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2813_ (
    .I0(_2509_),
    .I1(\core.cpu.i_tv80_core.ISet [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0677_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2814_ (
    .I0(_0199_),
    .I1(_2512_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(1'h0),
    .O(_0678_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _2815_ (
    .I0(_1995_),
    .I1(_0676_),
    .I2(_0678_),
    .I3(1'h0),
    .O(_0493_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0e)
  ) _2816_ (
    .I0(\core.cpu.i_tv80_core.RegAddrA_r [0]),
    .I1(_2156_),
    .I2(_0679_),
    .I3(1'h0),
    .O(_2138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2817_ (
    .I0(_2521_),
    .I1(_0422_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(_0679_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2818_ (
    .I0(_0283_),
    .I1(_0323_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2521_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _2819_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [0]),
    .O(_0283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2820_ (
    .I0(_2521_),
    .I1(_0422_),
    .I2(\core.cpu.i_tv80_core.tstate [4]),
    .I3(1'h0),
    .O(_2156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) _2821_ (
    .I0(_2155_),
    .I1(_2139_),
    .I2(_0580_),
    .I3(_2154_),
    .O(_0239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _2822_ (
    .I0(\core.cpu.i_tv80_core.RegAddrA_r [1]),
    .I1(_2156_),
    .I2(_0679_),
    .I3(1'h0),
    .O(_2139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _2823_ (
    .I0(_2116_),
    .I1(\core.cpu.i_tv80_core.Alternate ),
    .I2(_2154_),
    .I3(1'h0),
    .O(_0240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a33)
  ) _2824_ (
    .I0(\core.cpu.i_tv80_core.XY_State [1]),
    .I1(_2140_),
    .I2(_2164_),
    .I3(_0494_),
    .O(_2116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3335)
  ) _2825_ (
    .I0(\core.cpu.i_tv80_core.RegAddrA_r [2]),
    .I1(\core.cpu.i_tv80_core.Alternate ),
    .I2(_0679_),
    .I3(_2156_),
    .O(_2140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2826_ (
    .I0(_0239_),
    .I1(_0238_),
    .I2(_0240_),
    .I3(1'h0),
    .O(_0231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2827_ (
    .I0(_0230_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [0]),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[7] [0]),
    .O(_0680_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2828_ (
    .I0(_0238_),
    .I1(_0239_),
    .I2(_0240_),
    .I3(1'h0),
    .O(_0233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2829_ (
    .I0(_0238_),
    .I1(_0239_),
    .I2(_0240_),
    .I3(1'h0),
    .O(_0230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2830_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[2] [0]),
    .I1(_0228_),
    .I2(_0229_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[3] [0]),
    .O(_0681_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2831_ (
    .I0(_0240_),
    .I1(_0239_),
    .I2(_0238_),
    .I3(1'h0),
    .O(_0229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2832_ (
    .I0(_0238_),
    .I1(_0240_),
    .I2(_0239_),
    .I3(1'h0),
    .O(_0228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2833_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [0]),
    .I1(_0226_),
    .I2(_0227_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[1] [0]),
    .O(_0682_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2834_ (
    .I0(_0239_),
    .I1(_0240_),
    .I2(_0238_),
    .I3(1'h0),
    .O(_0227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _2835_ (
    .I0(_0238_),
    .I1(_0239_),
    .I2(_0240_),
    .I3(1'h0),
    .O(_0226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2836_ (
    .I0(_0683_),
    .I1(_0684_),
    .I2(_0685_),
    .I3(_0686_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAL [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2837_ (
    .I0(_0230_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [0]),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[6] [0]),
    .O(_0683_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2838_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[2] [0]),
    .I1(_0228_),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[5] [0]),
    .O(_0684_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2839_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [0]),
    .I1(_0226_),
    .I2(_0227_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[1] [0]),
    .O(_0685_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2840_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[3] [0]),
    .I1(_0229_),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[7] [0]),
    .O(_0686_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2841_ (
    .I0(_0687_),
    .I1(_0594_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2842_ (
    .I0(\core.cpu.i_tv80_core.Set_BusA_To [1]),
    .I1(\core.cpu.i_tv80_core.Set_BusA_To [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0687_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff2)
  ) _2843_ (
    .I0(_0422_),
    .I1(_2031_),
    .I2(_1990_),
    .I3(_0688_),
    .O(\core.cpu.i_tv80_core.Set_BusA_To [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _2844_ (
    .I0(_0691_),
    .I1(_2528_),
    .I2(_2004_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0688_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _2845_ (
    .I0(_2534_),
    .I1(_2522_),
    .I2(_0689_),
    .I3(1'h0),
    .O(_2004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2846_ (
    .I0(_2515_),
    .I1(_0690_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0689_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _2847_ (
    .I0(_2516_),
    .I1(_0385_),
    .I2(_0400_),
    .I3(1'h0),
    .O(_0690_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2848_ (
    .I0(_1967_),
    .I1(_2529_),
    .I2(_0661_),
    .I3(1'h0),
    .O(_0385_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2849_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.IR [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2529_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2850_ (
    .I0(_1967_),
    .I1(_0665_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2515_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2851_ (
    .I0(_1967_),
    .I1(_0663_),
    .I2(_2538_),
    .I3(1'h0),
    .O(_2522_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2852_ (
    .I0(_0496_),
    .I1(_2528_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2534_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2853_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0496_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _2854_ (
    .I0(_2510_),
    .I1(_1967_),
    .I2(_0283_),
    .I3(1'h0),
    .O(_0691_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2855_ (
    .I0(_2543_),
    .I1(_2539_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2510_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2856_ (
    .I0(\core.cpu.i_tv80_core.mcycle [3]),
    .I1(\core.cpu.i_tv80_core.mcycle [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2543_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) _2857_ (
    .I0(_2028_),
    .I1(_2539_),
    .I2(_2528_),
    .I3(_0692_),
    .O(_2031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) _2858_ (
    .I0(_0700_),
    .I1(_0698_),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(_0693_),
    .O(_0692_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _2859_ (
    .I0(_2534_),
    .I1(_0218_),
    .I2(_0697_),
    .I3(_0694_),
    .O(_0693_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2860_ (
    .I0(_0255_),
    .I1(_0696_),
    .I2(_0398_),
    .I3(1'h0),
    .O(_0694_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h570f)
  ) _2861_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_0373_),
    .I2(_1965_),
    .I3(_0539_),
    .O(_0398_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _2862_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0539_),
    .I2(_1977_),
    .I3(1'h0),
    .O(_1965_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2863_ (
    .I0(\core.cpu.i_tv80_core.IR [6]),
    .I1(\core.cpu.i_tv80_core.IR [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1977_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2864_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(1'h0),
    .O(_0539_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2865_ (
    .I0(_0695_),
    .I1(_0661_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _2866_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(1'h0),
    .O(_0695_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _2867_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0661_),
    .I2(_0317_),
    .I3(1'h0),
    .O(_0696_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _2868_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_0317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _2869_ (
    .I0(_0218_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(_2498_),
    .O(_0697_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hbf)
  ) _2870_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(_0276_),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(1'h0),
    .O(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _2871_ (
    .I0(_2498_),
    .I1(_0699_),
    .I2(_0462_),
    .I3(_2512_),
    .O(_0698_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2872_ (
    .I0(_0460_),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0699_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2873_ (
    .I0(_0276_),
    .I1(_0539_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0460_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _2874_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_0539_),
    .I2(_2498_),
    .I3(_1967_),
    .O(_0700_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _2875_ (
    .I0(_0327_),
    .I1(_0276_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _2876_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(_0313_),
    .I3(1'h0),
    .O(_0327_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2877_ (
    .I0(_0501_),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1990_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2878_ (
    .I0(\core.cpu.i_tv80_core.ISet [1]),
    .I1(\core.cpu.i_tv80_core.ISet [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0501_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) _2879_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(_0501_),
    .I2(_2027_),
    .I3(_1623_),
    .O(\core.cpu.i_tv80_core.Set_BusA_To [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) _2880_ (
    .I0(_2546_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0462_),
    .I3(_0401_),
    .O(_0701_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) _2881_ (
    .I0(_2539_),
    .I1(_1968_),
    .I2(_0255_),
    .I3(_0696_),
    .O(_0401_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2882_ (
    .I0(_0276_),
    .I1(_0314_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1968_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc5ff)
  ) _2883_ (
    .I0(\core.cpu.i_tv80_core.mcycle [2]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_2546_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _2884_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0204_),
    .I2(_2510_),
    .I3(_0703_),
    .O(_0702_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _2885_ (
    .I0(\core.cpu.i_tv80_core.mcycle [3]),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(_0704_),
    .I3(1'h0),
    .O(_0703_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2886_ (
    .I0(_1973_),
    .I1(_2535_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0704_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2887_ (
    .I0(_2516_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2535_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2888_ (
    .I0(_0671_),
    .I1(_0317_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2889_ (
    .I0(_2539_),
    .I1(_2529_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2527_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _2890_ (
    .I0(_2516_),
    .I1(_0385_),
    .I2(_2003_),
    .I3(1'h0),
    .O(_0390_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2891_ (
    .I0(_2539_),
    .I1(_0223_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2892_ (
    .I0(_1967_),
    .I1(_0671_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _2893_ (
    .I0(_2029_),
    .I1(\core.cpu.i_tv80_core.ISet [0]),
    .I2(_2002_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0594_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) _2894_ (
    .I0(_2028_),
    .I1(_2539_),
    .I2(_2530_),
    .I3(_0705_),
    .O(_2029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _2895_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2530_),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(_0462_),
    .O(_0705_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2896_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.IR [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2530_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _2897_ (
    .I0(_2530_),
    .I1(_0691_),
    .I2(_2515_),
    .I3(1'h0),
    .O(_2002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2898_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(_0318_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0706_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2899_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _2900_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_1968_),
    .I2(_0709_),
    .I3(_0708_),
    .O(_0707_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2901_ (
    .I0(_1973_),
    .I1(_2538_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0708_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) _2902_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_0539_),
    .I2(_1967_),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_0709_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1c)
  ) _2903_ (
    .I0(_2539_),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(_2530_),
    .I3(1'h0),
    .O(_2526_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _2904_ (
    .I0(_0711_),
    .I1(_0712_),
    .I2(_0690_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0710_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h60)
  ) _2905_ (
    .I0(_2530_),
    .I1(\core.cpu.i_tv80_core.mcycle [3]),
    .I2(_0691_),
    .I3(1'h0),
    .O(_0711_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2906_ (
    .I0(_2522_),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(_0223_),
    .I3(\core.cpu.i_tv80_core.mcycle [1]),
    .O(_0712_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2907_ (
    .I0(_0501_),
    .I1(\core.cpu.i_tv80_core.IR [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1989_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2908_ (
    .I0(\core.cpu.di_reg [0]),
    .I1(_0468_),
    .I2(_0714_),
    .I3(\core.cpu.i_tv80_core.SP [8]),
    .O(_0713_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2909_ (
    .I0(_0467_),
    .I1(_0715_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0714_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _2910_ (
    .I0(\core.cpu.i_tv80_core.Set_BusA_To [1]),
    .I1(_0594_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0715_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2911_ (
    .I0(_0687_),
    .I1(_0467_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0468_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2912_ (
    .I0(\core.cpu.i_tv80_core.ACC [0]),
    .I1(_0477_),
    .I2(_0717_),
    .I3(\core.cpu.i_tv80_core.SP [0]),
    .O(_0716_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2913_ (
    .I0(_0715_),
    .I1(_0467_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0717_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _2914_ (
    .I0(_0467_),
    .I1(_0687_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0477_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2915_ (
    .I0(_0718_),
    .I1(_0719_),
    .I2(_0720_),
    .I3(_0721_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2916_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [1]),
    .I1(_0226_),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[4] [1]),
    .O(_0718_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2917_ (
    .I0(_0227_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[1] [1]),
    .I2(_0229_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[3] [1]),
    .O(_0719_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2918_ (
    .I0(_0231_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [1]),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[6] [1]),
    .O(_0720_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2919_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[2] [1]),
    .I1(_0228_),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[7] [1]),
    .O(_0721_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _2920_ (
    .I0(_0723_),
    .I1(_0725_),
    .I2(_0727_),
    .I3(_0467_),
    .O(_0722_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _2921_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[4] [1]),
    .I1(_0230_),
    .I2(_0724_),
    .I3(1'h0),
    .O(_0723_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2922_ (
    .I0(_0227_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[1] [1]),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[5] [1]),
    .O(_0724_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _2923_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [1]),
    .I1(_0232_),
    .I2(_0726_),
    .I3(1'h0),
    .O(_0725_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2924_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[2] [1]),
    .I1(_0228_),
    .I2(_0229_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[3] [1]),
    .O(_0726_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2925_ (
    .I0(_0226_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [1]),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[7] [1]),
    .O(_0727_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _2926_ (
    .I0(\core.cpu.i_tv80_core.ACC [1]),
    .I1(\core.cpu.di_reg [1]),
    .I2(_0467_),
    .I3(_0687_),
    .O(_0728_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2927_ (
    .I0(_0729_),
    .I1(_0730_),
    .I2(_0731_),
    .I3(_0732_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2928_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[2] [2]),
    .I1(_0228_),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[7] [2]),
    .O(_0729_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2929_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [2]),
    .I1(_0229_),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[5] [2]),
    .O(_0730_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2930_ (
    .I0(_0226_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [2]),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[4] [2]),
    .O(_0731_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2931_ (
    .I0(_0227_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[1] [2]),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[6] [2]),
    .O(_0732_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2932_ (
    .I0(_0733_),
    .I1(_0734_),
    .I2(_0735_),
    .I3(_0736_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAL [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2933_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[2] [2]),
    .I1(_0228_),
    .I2(_0229_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[3] [2]),
    .O(_0733_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2934_ (
    .I0(_0230_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [2]),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[6] [2]),
    .O(_0734_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2935_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [2]),
    .I1(_0226_),
    .I2(_0227_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[1] [2]),
    .O(_0735_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2936_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [2]),
    .I1(_0233_),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[5] [2]),
    .O(_0736_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2937_ (
    .I0(_0737_),
    .I1(_0738_),
    .I2(_0739_),
    .I3(_0740_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAL [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2938_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [3]),
    .I1(_0227_),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[4] [3]),
    .O(_0737_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2939_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[2] [3]),
    .I1(_0228_),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[6] [3]),
    .O(_0738_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2940_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [3]),
    .I1(_0226_),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[5] [3]),
    .O(_0739_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2941_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[3] [3]),
    .I1(_0229_),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[7] [3]),
    .O(_0740_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2942_ (
    .I0(_0741_),
    .I1(_0742_),
    .I2(_0743_),
    .I3(_0744_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAH [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2943_ (
    .I0(_0231_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [3]),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[6] [3]),
    .O(_0741_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2944_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [3]),
    .I1(_0229_),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[4] [3]),
    .O(_0742_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2945_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [3]),
    .I1(_0226_),
    .I2(_0227_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[1] [3]),
    .O(_0743_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2946_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[2] [3]),
    .I1(_0228_),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[7] [3]),
    .O(_0744_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) _2947_ (
    .I0(_0751_),
    .I1(_0745_),
    .I2(_2202_),
    .I3(_0757_),
    .O(_1895_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _2948_ (
    .I0(_0746_),
    .I1(_0749_),
    .I2(_0750_),
    .I3(_0467_),
    .O(_0745_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _2949_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [4]),
    .I1(_0231_),
    .I2(_0747_),
    .I3(_0748_),
    .O(_0746_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2950_ (
    .I0(_0229_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0747_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2951_ (
    .I0(_0226_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [4]),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[4] [4]),
    .O(_0748_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2952_ (
    .I0(_0227_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[1] [4]),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[7] [4]),
    .O(_0749_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2953_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[2] [4]),
    .I1(_0228_),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[6] [4]),
    .O(_0750_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _2954_ (
    .I0(_0467_),
    .I1(_0755_),
    .I2(_0756_),
    .I3(_0752_),
    .O(_0751_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _2955_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [4]),
    .I1(_0233_),
    .I2(_0753_),
    .I3(_0754_),
    .O(_0752_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2956_ (
    .I0(_0232_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[6] [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0753_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2957_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[2] [4]),
    .I1(_0228_),
    .I2(_0229_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[3] [4]),
    .O(_0754_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2958_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [4]),
    .I1(_0227_),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[5] [4]),
    .O(_0755_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2959_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [4]),
    .I1(_0226_),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[4] [4]),
    .O(_0756_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _2960_ (
    .I0(\core.cpu.i_tv80_core.SP [12]),
    .I1(_0714_),
    .I2(_0758_),
    .I3(_0759_),
    .O(_0757_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _2961_ (
    .I0(_0717_),
    .I1(\core.cpu.i_tv80_core.SP [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0758_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _2962_ (
    .I0(\core.cpu.i_tv80_core.ACC [4]),
    .I1(\core.cpu.di_reg [4]),
    .I2(_0467_),
    .I3(_0687_),
    .O(_0759_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _2963_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [7]),
    .I1(_0227_),
    .I2(_0761_),
    .I3(1'h0),
    .O(_0760_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2964_ (
    .I0(_0231_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [7]),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[6] [7]),
    .O(_0761_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _2965_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [7]),
    .I1(_0233_),
    .I2(_0763_),
    .I3(_0764_),
    .O(_0762_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2966_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [7]),
    .I1(_0229_),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[4] [7]),
    .O(_0763_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2967_ (
    .I0(_0226_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [7]),
    .I2(_0228_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[2] [7]),
    .O(_0764_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _2968_ (
    .I0(_0467_),
    .I1(_0768_),
    .I2(_0770_),
    .I3(_0766_),
    .O(_0765_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _2969_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [7]),
    .I1(_0231_),
    .I2(_0767_),
    .I3(1'h0),
    .O(_0766_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2970_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [7]),
    .I1(_0226_),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[4] [7]),
    .O(_0767_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _2971_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [7]),
    .I1(_0232_),
    .I2(_0769_),
    .I3(1'h0),
    .O(_0768_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2972_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[2] [7]),
    .I1(_0228_),
    .I2(_0229_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[3] [7]),
    .O(_0769_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2973_ (
    .I0(_0227_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[1] [7]),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[7] [7]),
    .O(_0770_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _2974_ (
    .I0(\core.cpu.i_tv80_core.ACC [7]),
    .I1(\core.cpu.di_reg [7]),
    .I2(_0467_),
    .I3(_0687_),
    .O(_0771_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _2975_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[4] [5]),
    .I1(_0230_),
    .I2(_0773_),
    .I3(1'h0),
    .O(_0772_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2976_ (
    .I0(_0227_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[1] [5]),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[5] [5]),
    .O(_0773_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _2977_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[2] [5]),
    .I1(_0228_),
    .I2(_0775_),
    .I3(_0776_),
    .O(_0774_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2978_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [5]),
    .I1(_0229_),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[6] [5]),
    .O(_0775_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2979_ (
    .I0(_0226_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [5]),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[7] [5]),
    .O(_0776_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2980_ (
    .I0(_0777_),
    .I1(_0778_),
    .I2(_0779_),
    .I3(_0780_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAL [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2981_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [5]),
    .I1(_0227_),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[4] [5]),
    .O(_0777_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2982_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[2] [5]),
    .I1(_0228_),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[6] [5]),
    .O(_0778_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2983_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [5]),
    .I1(_0226_),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[5] [5]),
    .O(_0779_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2984_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[3] [5]),
    .I1(_0229_),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[7] [5]),
    .O(_0780_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _2985_ (
    .I0(_0781_),
    .I1(_0782_),
    .I2(_0783_),
    .I3(_0784_),
    .O(\core.cpu.i_tv80_core.i_reg.DOAL [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2986_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [6]),
    .I1(_0227_),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[5] [6]),
    .O(_0781_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2987_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[3] [6]),
    .I1(_0229_),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[6] [6]),
    .O(_0782_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2988_ (
    .I0(_0226_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [6]),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[7] [6]),
    .O(_0783_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2989_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[2] [6]),
    .I1(_0228_),
    .I2(_0230_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsL[4] [6]),
    .O(_0784_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _2990_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [6]),
    .I1(_0226_),
    .I2(_0786_),
    .I3(1'h0),
    .O(_0785_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2991_ (
    .I0(_0230_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [6]),
    .I2(_0232_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[6] [6]),
    .O(_0786_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _2992_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[2] [6]),
    .I1(_0228_),
    .I2(_0788_),
    .I3(_0789_),
    .O(_0787_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2993_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [6]),
    .I1(_0229_),
    .I2(_0231_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[5] [6]),
    .O(_0788_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _2994_ (
    .I0(_0227_),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[1] [6]),
    .I2(_0233_),
    .I3(\core.cpu.i_tv80_core.i_reg.RegsH[7] [6]),
    .O(_0789_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _2995_ (
    .I0(\core.cpu.i_tv80_core.ACC [6]),
    .I1(\core.cpu.di_reg [6]),
    .I2(_0467_),
    .I3(_0687_),
    .O(_0790_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcfa)
  ) _2996_ (
    .I0(\core.spi0.master.fsm_state [1]),
    .I1(\core.spi0.master.fsm_state [3]),
    .I2(\core.spi0.master.fsm_state [0]),
    .I3(\core.spi0.master.CPHA ),
    .O(_2058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) _2997_ (
    .I0(\core.spi0.master.CPHA ),
    .I1(\core.spi0.master.cs ),
    .I2(\core.spi0.master.fsm_state [2]),
    .I3(\core.spi0.master.fsm_state [0]),
    .O(_2059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf8)
  ) _2998_ (
    .I0(_0412_),
    .I1(_0550_),
    .I2(\core.spi0.master.fsm_state [2]),
    .I3(1'h0),
    .O(_2067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebaa)
  ) _2999_ (
    .I0(\core.spi0.master.fsm_state [2]),
    .I1(\core.spi0.master.bit_count [1]),
    .I2(\core.spi0.master.bit_count [0]),
    .I3(_0412_),
    .O(_2066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf8)
  ) _3000_ (
    .I0(_0412_),
    .I1(_0549_),
    .I2(\core.spi0.master.fsm_state [2]),
    .I3(1'h0),
    .O(_2065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3001_ (
    .I0(_0419_),
    .I1(\core.i2c0.master.fsm_state [0]),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(1'h0),
    .O(_0485_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3002_ (
    .I0(\core.i2c0.master.fsm_state [2]),
    .I1(\core.i2c0.master.fsm_state [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0419_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3003_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(\core.i2c0.master.fsm_state [1]),
    .I2(_0419_),
    .I3(1'h0),
    .O(_0420_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h9f)
  ) _3004_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(\core.i2c0.master.fsm_state [1]),
    .I2(_0791_),
    .I3(1'h0),
    .O(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3005_ (
    .I0(\core.i2c0.master.fsm_state [3]),
    .I1(\core.i2c0.master.fsm_state [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0791_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) _3006_ (
    .I0(\core.i2c0.master.start ),
    .I1(_0420_),
    .I2(_0364_),
    .I3(_0792_),
    .O(_2044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3730)
  ) _3007_ (
    .I0(_0793_),
    .I1(_0794_),
    .I2(\core.i2c0.i2c_clk_divider.clk_en ),
    .I3(\core.i2c0.master.fsm_state [0]),
    .O(_0792_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he8ee)
  ) _3008_ (
    .I0(\core.i2c0.master.fsm_state [2]),
    .I1(\core.i2c0.master.fsm_state [3]),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(\core.i2c0.master.fsm_state [0]),
    .O(_0793_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfef1)
  ) _3009_ (
    .I0(\core.i2c0.master.fsm_state [1]),
    .I1(\core.i2c0.master.fsm_state [2]),
    .I2(\core.i2c0.master.fsm_state [0]),
    .I3(\core.i2c0.master.fsm_state [3]),
    .O(_0794_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3010_ (
    .I0(\core.i2c0.master.start ),
    .I1(\core.i2c0.master.fsm_state [0]),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(_0791_),
    .O(_0364_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3011_ (
    .I0(\core.i2c0.master.stop ),
    .I1(\core.i2c0.i2c_clk_divider.clk_en ),
    .I2(_0486_),
    .I3(1'h0),
    .O(_2041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3012_ (
    .I0(_0795_),
    .I1(\core.i2c0.master.fsm_state [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0486_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3013_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(_0791_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0795_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) _3014_ (
    .I0(\core.i2c0.master.fsm_state [3]),
    .I1(\core.i2c0.master.fsm_state [2]),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(\core.i2c0.master.fsm_state [0]),
    .O(_0796_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3015_ (
    .I0(_0541_),
    .I1(_2042_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3016_ (
    .I0(_0459_),
    .I1(\core.i2c0.i2c_clk_divider.clk_en ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3017_ (
    .I0(\core.i2c0.master.fsm_state [1]),
    .I1(_0795_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0459_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3018_ (
    .I0(\core.i2c0.master.bit_count [3]),
    .I1(\core.i2c0.master.bit_count [2]),
    .I2(_0797_),
    .I3(1'h0),
    .O(_0541_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3019_ (
    .I0(\core.i2c0.master.bit_count [1]),
    .I1(\core.i2c0.master.bit_count [0]),
    .I2(_0293_),
    .I3(1'h0),
    .O(_0797_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3020_ (
    .I0(\core.i2c0.master.bit_count [4]),
    .I1(\core.i2c0.master.bit_count [5]),
    .I2(\core.i2c0.master.bit_count [6]),
    .I3(\core.i2c0.master.bit_count [7]),
    .O(_0293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) _3021_ (
    .I0(_0487_),
    .I1(_0485_),
    .I2(\core.i2c0.i2c_clk_divider.clk_en ),
    .I3(_0799_),
    .O(_0798_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _3022_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(_0419_),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(_0364_),
    .O(_0799_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3023_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(_0800_),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(1'h0),
    .O(_0487_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3024_ (
    .I0(\core.i2c0.master.fsm_state [2]),
    .I1(\core.i2c0.master.fsm_state [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0800_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3025_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(\core.i2c0.master.fsm_state [1]),
    .I2(_0800_),
    .I3(1'h0),
    .O(_0484_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) _3026_ (
    .I0(_0541_),
    .I1(\core.i2c0.i2c_clk_divider.clk_en ),
    .I2(_0459_),
    .I3(_0801_),
    .O(_2046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3027_ (
    .I0(\core.i2c0.i2c_clk_divider.clk_en ),
    .I1(_0485_),
    .I2(_2041_),
    .I3(_0802_),
    .O(_0801_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) _3028_ (
    .I0(\core.i2c0.master.start ),
    .I1(\core.i2c0.master.fsm_state [1]),
    .I2(_0791_),
    .I3(\core.i2c0.master.fsm_state [0]),
    .O(_0802_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hbf)
  ) _3029_ (
    .I0(_2040_),
    .I1(_0365_),
    .I2(_0803_),
    .I3(1'h0),
    .O(_2047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _3030_ (
    .I0(_0486_),
    .I1(\core.i2c0.master.stop ),
    .I2(_0484_),
    .I3(\core.i2c0.i2c_clk_divider.clk_en ),
    .O(_0803_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he3ff)
  ) _3031_ (
    .I0(\core.i2c0.i2c_clk_divider.clk_en ),
    .I1(\core.i2c0.master.fsm_state [0]),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(_0800_),
    .O(_0365_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3032_ (
    .I0(_0791_),
    .I1(\core.i2c0.master.fsm_state [0]),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(\core.i2c0.master.start ),
    .O(_2040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3033_ (
    .I0(\core.cpu.i_tv80_core.A [1]),
    .I1(\core.cpu.i_tv80_core.A [0]),
    .I2(_0635_),
    .I3(1'h0),
    .O(_0079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3034_ (
    .I0(\core.cpu.i_tv80_core.A [5]),
    .I1(_0805_),
    .I2(_0804_),
    .I3(\core.cpu.i_tv80_core.A [6]),
    .O(_0635_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3035_ (
    .I0(\core.cpu.i_tv80_core.A [7]),
    .I1(\core.cpu.i_tv80_core.A [3]),
    .I2(\core.cpu.i_tv80_core.A [4]),
    .I3(\core.cpu.iorq_n ),
    .O(_0804_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3036_ (
    .I0(\core.cpu.wr_n ),
    .I1(\core.cpu.rd_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0805_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3037_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(_0635_),
    .I3(1'h0),
    .O(_0080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3038_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(_0635_),
    .I2(\core.cpu.i_tv80_core.A [1]),
    .I3(1'h0),
    .O(_0081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3039_ (
    .I0(_0633_),
    .I1(_0437_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3040_ (
    .I0(_2102_),
    .I1(_0805_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0633_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3041_ (
    .I0(\core.cpu.i_tv80_core.A [7]),
    .I1(\core.cpu.iorq_n ),
    .I2(_0242_),
    .I3(1'h0),
    .O(_2102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3042_ (
    .I0(\core.cpu.i_tv80_core.A [3]),
    .I1(\core.cpu.i_tv80_core.A [5]),
    .I2(\core.cpu.i_tv80_core.A [4]),
    .I3(\core.cpu.i_tv80_core.A [6]),
    .O(_0242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3043_ (
    .I0(\core.cpu.i_tv80_core.A [1]),
    .I1(\core.cpu.i_tv80_core.A [0]),
    .I2(\core.cpu.i_tv80_core.A [2]),
    .I3(1'h0),
    .O(_0437_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3044_ (
    .I0(_0633_),
    .I1(_0438_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3045_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(\core.cpu.i_tv80_core.A [2]),
    .I2(\core.cpu.i_tv80_core.A [1]),
    .I3(1'h0),
    .O(_0438_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3046_ (
    .I0(_0633_),
    .I1(_0439_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3047_ (
    .I0(\core.cpu.i_tv80_core.A [2]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(1'h0),
    .O(_0439_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3048_ (
    .I0(_0643_),
    .I1(_0441_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3049_ (
    .I0(_0804_),
    .I1(_0805_),
    .I2(\core.cpu.i_tv80_core.A [5]),
    .I3(\core.cpu.i_tv80_core.A [6]),
    .O(_0643_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3050_ (
    .I0(\core.cpu.i_tv80_core.A [1]),
    .I1(\core.cpu.i_tv80_core.A [2]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(1'h0),
    .O(_0441_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3051_ (
    .I0(_0643_),
    .I1(_0437_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3052_ (
    .I0(_0643_),
    .I1(_0438_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3053_ (
    .I0(_0643_),
    .I1(_0439_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3054_ (
    .I0(_0409_),
    .I1(_0440_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3055_ (
    .I0(\core.cpu.wr_n ),
    .I1(_2101_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0440_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3056_ (
    .I0(\core.cpu.iorq_n ),
    .I1(\core.cpu.i_tv80_core.A [3]),
    .I2(\core.cpu.i_tv80_core.A [4]),
    .I3(_0806_),
    .O(_2101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3057_ (
    .I0(\core.cpu.i_tv80_core.A [7]),
    .I1(\core.cpu.i_tv80_core.A [5]),
    .I2(\core.cpu.i_tv80_core.A [6]),
    .I3(1'h0),
    .O(_0806_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3058_ (
    .I0(\core.uart0.uart0.LCR [7]),
    .I1(_0441_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0409_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _3059_ (
    .I0(\core.reset_n ),
    .I1(\core.cpu.i_tv80_core.BusAck ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3060_ (
    .I0(_0406_),
    .I1(_0442_),
    .I2(_0407_),
    .I3(_0808_),
    .O(_0091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd000)
  ) _3061_ (
    .I0(_0436_),
    .I1(_0807_),
    .I2(_0405_),
    .I3(\core.reset_n ),
    .O(_0407_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3062_ (
    .I0(_1981_),
    .I1(_1980_),
    .I2(_0422_),
    .I3(1'h0),
    .O(_0807_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3063_ (
    .I0(_0465_),
    .I1(_0256_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1981_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1f)
  ) _3064_ (
    .I0(_0325_),
    .I1(_0315_),
    .I2(_0324_),
    .I3(1'h0),
    .O(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3065_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_0315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3066_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(\core.cpu.i_tv80_core.IR [7]),
    .O(_0325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3067_ (
    .I0(_0323_),
    .I1(_0324_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0465_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3068_ (
    .I0(_0284_),
    .I1(_0283_),
    .I2(_0256_),
    .I3(1'h0),
    .O(_1980_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3069_ (
    .I0(_2374_),
    .I1(\core.cpu.i_tv80_core.BusAck ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0405_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h01ff)
  ) _3070_ (
    .I0(\core.cpu.i_tv80_core.tstate [1]),
    .I1(\core.cpu.i_tv80_core.tstate [3]),
    .I2(\core.cpu.i_tv80_core.tstate [2]),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_2374_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3071_ (
    .I0(\core.cpu.i_tv80_core.tstate [2]),
    .I1(\core.wait_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0436_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3072_ (
    .I0(_1980_),
    .I1(_1981_),
    .I2(_0422_),
    .I3(1'h0),
    .O(_0442_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3073_ (
    .I0(_0405_),
    .I1(_0436_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0406_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) _3074_ (
    .I0(\core.cpu.i_tv80_core.mcycle [5]),
    .I1(_2374_),
    .I2(\core.cpu.i_tv80_core.BusAck ),
    .I3(\core.reset_n ),
    .O(_0808_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3075_ (
    .I0(\core.reset_n ),
    .I1(_0405_),
    .I2(_0407_),
    .I3(1'h0),
    .O(_0092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h4f)
  ) _3076_ (
    .I0(\core.cpu.i_tv80_core.BusAck ),
    .I1(_0443_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3077_ (
    .I0(_0211_),
    .I1(\core.cpu.i_tv80_core.ISet [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0443_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3078_ (
    .I0(_0257_),
    .I1(_0260_),
    .I2(_0259_),
    .I3(_0810_),
    .O(_0211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3079_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0809_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3080_ (
    .I0(_1967_),
    .I1(_0539_),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(1'h0),
    .O(_0809_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _3081_ (
    .I0(_0339_),
    .I1(_1967_),
    .I2(_2528_),
    .I3(_0811_),
    .O(_0810_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3082_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_2530_),
    .I2(_0661_),
    .I3(_1967_),
    .O(_0811_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3083_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0339_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3084_ (
    .I0(_1967_),
    .I1(_0282_),
    .I2(_0539_),
    .I3(1'h0),
    .O(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3085_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.IR [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3086_ (
    .I0(_1967_),
    .I1(_2529_),
    .I2(_0539_),
    .I3(1'h0),
    .O(_0259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3087_ (
    .I0(_0812_),
    .I1(_0408_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3088_ (
    .I0(\core.cpu.i_tv80_core.BusAck ),
    .I1(_2374_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0408_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3089_ (
    .I0(_0314_),
    .I1(_0325_),
    .I2(_0422_),
    .I3(1'h0),
    .O(_0812_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) _3090_ (
    .I0(_0819_),
    .I1(_0813_),
    .I2(_0406_),
    .I3(_0821_),
    .O(_0095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3091_ (
    .I0(_0818_),
    .I1(\core.cpu.i_tv80_core.Halt_FF ),
    .I2(_2160_),
    .I3(_0583_),
    .O(_0813_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _3092_ (
    .I0(_0199_),
    .I1(_0677_),
    .I2(_1976_),
    .I3(_0422_),
    .O(_0583_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3093_ (
    .I0(_0309_),
    .I1(_2532_),
    .I2(_0816_),
    .I3(_0814_),
    .O(_1976_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3094_ (
    .I0(_0540_),
    .I1(_2516_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2532_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3095_ (
    .I0(_0815_),
    .I1(_2518_),
    .I2(_2544_),
    .I3(1'h0),
    .O(_0814_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3096_ (
    .I0(\core.cpu.i_tv80_core.NMICycle ),
    .I1(_0434_),
    .I2(\core.cpu.i_tv80_core.IntCycle ),
    .I3(1'h0),
    .O(_0815_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) _3097_ (
    .I0(_0221_),
    .I1(_2519_),
    .I2(_0817_),
    .I3(\core.cpu.i_tv80_core.mcycle [2]),
    .O(_0816_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3098_ (
    .I0(_0320_),
    .I1(_0284_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0817_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3099_ (
    .I0(_0671_),
    .I1(_0373_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3100_ (
    .I0(_1967_),
    .I1(_0539_),
    .I2(_2498_),
    .I3(_0422_),
    .O(_0818_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3101_ (
    .I0(_0243_),
    .I1(_0464_),
    .I2(_0820_),
    .I3(1'h0),
    .O(_0819_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3102_ (
    .I0(_2539_),
    .I1(_0422_),
    .I2(_2544_),
    .I3(1'h0),
    .O(_0820_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1f)
  ) _3103_ (
    .I0(_0046_),
    .I1(_2374_),
    .I2(_0048_),
    .I3(1'h0),
    .O(_0821_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3104_ (
    .I0(_0436_),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3105_ (
    .I0(_0822_),
    .I1(_0408_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3106_ (
    .I0(_0322_),
    .I1(_0328_),
    .I2(_0422_),
    .I3(1'h0),
    .O(_0822_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3107_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_0328_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3108_ (
    .I0(_0823_),
    .I1(_0046_),
    .I2(_0048_),
    .I3(1'h0),
    .O(_0097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3109_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(_0501_),
    .I2(_0049_),
    .I3(1'h0),
    .O(_0823_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3110_ (
    .I0(_0408_),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _3111_ (
    .I0(_0807_),
    .I1(\core.cpu.i_tv80_core.mcycle [5]),
    .I2(_0049_),
    .I3(_0821_),
    .O(_0098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3112_ (
    .I0(_0824_),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3113_ (
    .I0(_2014_),
    .I1(_0825_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0824_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3114_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(_0661_),
    .I2(_1967_),
    .I3(1'h0),
    .O(_2014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3115_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(\core.cpu.i_tv80_core.BusAck ),
    .I3(1'h0),
    .O(_0825_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3116_ (
    .I0(_0826_),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3117_ (
    .I0(_0445_),
    .I1(_0408_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0826_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3118_ (
    .I0(_0355_),
    .I1(_0356_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0445_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc00a)
  ) _3119_ (
    .I0(\core.cpu.i_tv80_core.tstate [5]),
    .I1(\core.cpu.i_tv80_core.tstate [6]),
    .I2(_0628_),
    .I3(_0469_),
    .O(_0355_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) _3120_ (
    .I0(_0381_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_1642_),
    .I3(_0422_),
    .O(_1986_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3121_ (
    .I0(_0208_),
    .I1(_0220_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0381_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3122_ (
    .I0(_0827_),
    .I1(_0829_),
    .I2(_0832_),
    .I3(_0836_),
    .O(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3123_ (
    .I0(_0204_),
    .I1(_0274_),
    .I2(_0828_),
    .I3(1'h0),
    .O(_0827_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3124_ (
    .I0(_0255_),
    .I1(_0462_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0828_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3125_ (
    .I0(_0496_),
    .I1(_0255_),
    .I2(_2523_),
    .I3(_0256_),
    .O(_0274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3126_ (
    .I0(_0314_),
    .I1(_0323_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2523_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3127_ (
    .I0(_0460_),
    .I1(_1967_),
    .I2(_0830_),
    .I3(_0831_),
    .O(_0829_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3128_ (
    .I0(_0252_),
    .I1(_2521_),
    .I2(_0335_),
    .I3(1'h0),
    .O(_0830_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3129_ (
    .I0(_0284_),
    .I1(_0283_),
    .I2(_0696_),
    .I3(1'h0),
    .O(_0335_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3130_ (
    .I0(_0673_),
    .I1(_0315_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3131_ (
    .I0(_0203_),
    .I1(_0402_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0831_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3132_ (
    .I0(_0278_),
    .I1(_0671_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3133_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_0278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3134_ (
    .I0(_0671_),
    .I1(_0695_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0402_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3135_ (
    .I0(_0330_),
    .I1(_2028_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0832_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3136_ (
    .I0(_0269_),
    .I1(_0250_),
    .I2(_0833_),
    .I3(_0834_),
    .O(_0330_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3137_ (
    .I0(_0323_),
    .I1(_0671_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) _3138_ (
    .I0(_0284_),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(_0325_),
    .I3(_0671_),
    .O(_0833_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3139_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(_0284_),
    .O(_0250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hbf)
  ) _3140_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0671_),
    .I2(_0835_),
    .I3(1'h0),
    .O(_0834_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3141_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(1'h0),
    .O(_0835_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3142_ (
    .I0(_0465_),
    .I1(_0219_),
    .I2(_0333_),
    .I3(_0837_),
    .O(_0836_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) _3143_ (
    .I0(_0671_),
    .I1(_0315_),
    .I2(_0219_),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_0333_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3144_ (
    .I0(_0673_),
    .I1(_0325_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3145_ (
    .I0(_0291_),
    .I1(_1977_),
    .I2(_0251_),
    .I3(_0838_),
    .O(_0837_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _3146_ (
    .I0(_0278_),
    .I1(_0675_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0661_),
    .O(_0838_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3147_ (
    .I0(_0539_),
    .I1(\core.cpu.i_tv80_core.IR [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3148_ (
    .I0(_0325_),
    .I1(_0314_),
    .I2(_0322_),
    .I3(_0328_),
    .O(_0251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3149_ (
    .I0(_0461_),
    .I1(_0247_),
    .I2(_0839_),
    .I3(1'h0),
    .O(_0220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3150_ (
    .I0(_0289_),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0461_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3151_ (
    .I0(_0249_),
    .I1(_0245_),
    .I2(_0840_),
    .I3(_0246_),
    .O(_0839_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _3152_ (
    .I0(_0323_),
    .I1(_0325_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0661_),
    .O(_0245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _3153_ (
    .I0(_0325_),
    .I1(_0284_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0661_),
    .O(_0246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1f)
  ) _3154_ (
    .I0(_0661_),
    .I1(_0314_),
    .I2(_0284_),
    .I3(1'h0),
    .O(_0840_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3155_ (
    .I0(_2532_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0243_),
    .I3(1'h0),
    .O(_1969_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _3156_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_2545_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_1973_),
    .O(_0841_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _3157_ (
    .I0(_2160_),
    .I1(_2539_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_0434_),
    .O(_1971_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3158_ (
    .I0(_0328_),
    .I1(_0321_),
    .I2(_0334_),
    .I3(1'h0),
    .O(_1975_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3159_ (
    .I0(_0675_),
    .I1(_0663_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0334_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3160_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(\core.cpu.i_tv80_core.IR [4]),
    .O(_0321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3161_ (
    .I0(_0321_),
    .I1(_0332_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0842_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3162_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_2498_),
    .I2(_0218_),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_1972_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3163_ (
    .I0(_0199_),
    .I1(_0207_),
    .I2(_0211_),
    .I3(1'h0),
    .O(_0329_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1f)
  ) _3164_ (
    .I0(_0668_),
    .I1(_0663_),
    .I2(_1967_),
    .I3(1'h0),
    .O(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3165_ (
    .I0(_0843_),
    .I1(_0842_),
    .I2(_0273_),
    .I3(_0268_),
    .O(_0308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _3166_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0219_),
    .I2(_1958_),
    .I3(_0267_),
    .O(_0273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) _3167_ (
    .I0(_0317_),
    .I1(_0278_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0663_),
    .O(_0267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3168_ (
    .I0(_0278_),
    .I1(_0328_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1958_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3169_ (
    .I0(_0317_),
    .I1(_0332_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0843_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3170_ (
    .I0(_0321_),
    .I1(_0328_),
    .I2(_0283_),
    .I3(_0325_),
    .O(_0268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) _3171_ (
    .I0(_1967_),
    .I1(_0844_),
    .I2(_0463_),
    .I3(_2530_),
    .O(_0305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3172_ (
    .I0(_0373_),
    .I1(_0539_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0463_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3173_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(1'h0),
    .O(_0844_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3174_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0336_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3175_ (
    .I0(\core.cpu.i_tv80_core.IR [6]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(\core.cpu.i_tv80_core.IR [7]),
    .O(_0340_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) _3176_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0313_),
    .I2(_0539_),
    .I3(_0323_),
    .O(_0272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3177_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [5]),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(1'h0),
    .O(_2494_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6000)
  ) _3178_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(_0278_),
    .I3(_0318_),
    .O(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _3179_ (
    .I0(_0339_),
    .I1(_0336_),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(_0695_),
    .O(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3180_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he1ff)
  ) _3181_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0845_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) _3182_ (
    .I0(_0275_),
    .I1(_0706_),
    .I2(_2530_),
    .I3(_1977_),
    .O(_0846_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3183_ (
    .I0(_0284_),
    .I1(_0283_),
    .I2(_0278_),
    .I3(_0277_),
    .O(_0258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3184_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3185_ (
    .I0(_0661_),
    .I1(_0284_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3186_ (
    .I0(_0325_),
    .I1(_0284_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0663_),
    .O(_0266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3187_ (
    .I0(_0323_),
    .I1(_0332_),
    .I2(_0325_),
    .I3(_0328_),
    .O(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3188_ (
    .I0(_0255_),
    .I1(_0847_),
    .I2(_2523_),
    .I3(1'h0),
    .O(_0310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3189_ (
    .I0(_0282_),
    .I1(_0276_),
    .I2(_0283_),
    .I3(1'h0),
    .O(_0847_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3190_ (
    .I0(_0314_),
    .I1(_0315_),
    .I2(_0848_),
    .I3(_0696_),
    .O(_0306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3191_ (
    .I0(_0675_),
    .I1(_0319_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0848_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3192_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3193_ (
    .I0(_0278_),
    .I1(_0313_),
    .I2(_0275_),
    .I3(1'h0),
    .O(_0466_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3194_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _3195_ (
    .I0(_0665_),
    .I1(_0278_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0849_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7800)
  ) _3196_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(\core.cpu.i_tv80_core.IR [2]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0340_),
    .O(_0307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3197_ (
    .I0(_0323_),
    .I1(_0315_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0663_),
    .O(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _3198_ (
    .I0(_0328_),
    .I1(_0315_),
    .I2(_0851_),
    .I3(_0322_),
    .O(_0850_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) _3199_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [0]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0851_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3200_ (
    .I0(_0434_),
    .I1(_0311_),
    .I2(_0854_),
    .I3(_0831_),
    .O(_0852_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3201_ (
    .I0(_0278_),
    .I1(_0316_),
    .I2(_0252_),
    .I3(_0853_),
    .O(_0311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2fff)
  ) _3202_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0282_),
    .I2(_0673_),
    .I3(_0276_),
    .O(_0853_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3203_ (
    .I0(_0281_),
    .I1(_0275_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3204_ (
    .I0(_0817_),
    .I1(_1968_),
    .I2(_0270_),
    .I3(_0256_),
    .O(_0854_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3205_ (
    .I0(_0325_),
    .I1(_0314_),
    .I2(_0320_),
    .I3(_0323_),
    .O(_0270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3206_ (
    .I0(_0328_),
    .I1(_0322_),
    .I2(_2521_),
    .I3(1'h0),
    .O(_0271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3207_ (
    .I0(_0661_),
    .I1(_0835_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6000)
  ) _3208_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(_0317_),
    .I3(_0275_),
    .O(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1f)
  ) _3209_ (
    .I0(_0283_),
    .I1(_0320_),
    .I2(_1967_),
    .I3(1'h0),
    .O(_2018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _3210_ (
    .I0(_2519_),
    .I1(_0223_),
    .I2(_2014_),
    .I3(_0856_),
    .O(_0855_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) _3211_ (
    .I0(_2535_),
    .I1(_0385_),
    .I2(_2536_),
    .I3(_2012_),
    .O(_0856_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3212_ (
    .I0(_2511_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2536_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3213_ (
    .I0(_2531_),
    .I1(_0501_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1984_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3214_ (
    .I0(_0539_),
    .I1(_2514_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(1'h0),
    .O(_2531_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3215_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(_2538_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2514_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3216_ (
    .I0(_1985_),
    .I1(_1853_),
    .I2(_1984_),
    .I3(\core.cpu.i_tv80_core.mcycle [6]),
    .O(_0469_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3217_ (
    .I0(_0860_),
    .I1(_0857_),
    .I2(_0422_),
    .I3(1'h0),
    .O(_1985_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3218_ (
    .I0(_0704_),
    .I1(_0858_),
    .I2(_0220_),
    .I3(_0380_),
    .O(_0857_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3219_ (
    .I0(_2535_),
    .I1(_0464_),
    .I2(_1969_),
    .I3(1'h0),
    .O(_0380_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3220_ (
    .I0(_1970_),
    .I1(_0842_),
    .I2(_0859_),
    .I3(1'h0),
    .O(_0858_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3221_ (
    .I0(_2519_),
    .I1(_1968_),
    .I2(_1972_),
    .I3(1'h0),
    .O(_0859_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3e00)
  ) _3222_ (
    .I0(_2539_),
    .I1(_2160_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_0434_),
    .O(_1970_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf5c0)
  ) _3223_ (
    .I0(_2516_),
    .I1(_0208_),
    .I2(_1975_),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_0860_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3224_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0396_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0394_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3225_ (
    .I0(_0254_),
    .I1(_0385_),
    .I2(_2535_),
    .I3(1'h0),
    .O(_0861_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3226_ (
    .I0(_2519_),
    .I1(_0223_),
    .I2(_2012_),
    .I3(_2014_),
    .O(_0862_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf53f)
  ) _3227_ (
    .I0(\core.cpu.i_tv80_core.tstate [3]),
    .I1(\core.cpu.i_tv80_core.tstate [4]),
    .I2(_0469_),
    .I3(_0628_),
    .O(_0356_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _3228_ (
    .I0(_0865_),
    .I1(\core.cpu.i_tv80_core.Save_ALU_r ),
    .I2(_0863_),
    .I3(\core.cpu.i_tv80_core.BusAck ),
    .O(_0100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3229_ (
    .I0(_0864_),
    .I1(_0493_),
    .I2(_0580_),
    .I3(1'h0),
    .O(_0863_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _3230_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(\core.cpu.i_tv80_core.tstate [3]),
    .I2(\core.cpu.i_tv80_core.tstate [2]),
    .I3(_0581_),
    .O(_0864_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3231_ (
    .I0(_2519_),
    .I1(_0422_),
    .I2(_0866_),
    .I3(1'h0),
    .O(_0865_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3232_ (
    .I0(_0276_),
    .I1(_2528_),
    .I2(_0332_),
    .I3(1'h0),
    .O(_0866_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) _3233_ (
    .I0(_0467_),
    .I1(_0594_),
    .I2(\core.cpu.i_tv80_core.Set_BusA_To [1]),
    .I3(\core.cpu.i_tv80_core.BusAck ),
    .O(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) _3234_ (
    .I0(\core.nmi_n ),
    .I1(\core.cpu.i_tv80_core.Oldnmi_n ),
    .I2(\core.cpu.i_tv80_core.NMICycle ),
    .I3(\core.reset_n ),
    .O(_0051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3235_ (
    .I0(_0048_),
    .I1(\core.cpu.i_tv80_core.BusReq_s ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3236_ (
    .I0(_0104_),
    .I1(_0869_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3237_ (
    .I0(_0867_),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3238_ (
    .I0(_0445_),
    .I1(\core.cpu.i_tv80_core.BusReq_s ),
    .I2(_0868_),
    .I3(1'h0),
    .O(_0867_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _3239_ (
    .I0(\core.wait_n ),
    .I1(\core.cpu.i_tv80_core.tstate [2]),
    .I2(\core.cpu.i_tv80_core.BusAck ),
    .I3(\core.cpu.i_tv80_core.BusReq_s ),
    .O(_0868_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h01ff)
  ) _3240_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(_0901_),
    .I2(_0446_),
    .I3(\core.reset_n ),
    .O(_0869_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) _3241_ (
    .I0(_0900_),
    .I1(_0490_),
    .I2(_2142_),
    .I3(\core.cpu.i_tv80_core.XY_Ind ),
    .O(_0446_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf8)
  ) _3242_ (
    .I0(_2207_),
    .I1(_2541_),
    .I2(_0899_),
    .I3(1'h0),
    .O(_0490_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff07)
  ) _3243_ (
    .I0(_0200_),
    .I1(_0880_),
    .I2(_1863_),
    .I3(\core.cpu.i_tv80_core.mcycle [6]),
    .O(_2207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3244_ (
    .I0(_0876_),
    .I1(_0832_),
    .I2(_0873_),
    .I3(_0331_),
    .O(_0353_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3245_ (
    .I0(_0696_),
    .I1(_0872_),
    .I2(_0870_),
    .I3(_0253_),
    .O(_0331_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3246_ (
    .I0(_0871_),
    .I1(_0847_),
    .I2(_0853_),
    .I3(1'h0),
    .O(_0870_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3247_ (
    .I0(_0496_),
    .I1(_0695_),
    .I2(_0661_),
    .I3(1'h0),
    .O(_0871_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3248_ (
    .I0(_0283_),
    .I1(_0315_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2525_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3249_ (
    .I0(_0252_),
    .I1(_0838_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0872_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3250_ (
    .I0(_0314_),
    .I1(_0315_),
    .I2(_0283_),
    .I3(_0284_),
    .O(_0253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3251_ (
    .I0(_0874_),
    .I1(_0274_),
    .I2(_0271_),
    .I3(_0875_),
    .O(_0873_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3252_ (
    .I0(_0321_),
    .I1(_0663_),
    .I2(_0326_),
    .I3(_0315_),
    .O(_0874_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3253_ (
    .I0(_0671_),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0326_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3254_ (
    .I0(_1968_),
    .I1(_0463_),
    .I2(_0334_),
    .I3(_0294_),
    .O(_0875_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3255_ (
    .I0(_0323_),
    .I1(_0324_),
    .I2(_0314_),
    .I3(_0325_),
    .O(_0294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3256_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_0219_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0876_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3257_ (
    .I0(_0289_),
    .I1(_0247_),
    .I2(_0839_),
    .I3(1'h0),
    .O(_0370_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _3258_ (
    .I0(_2516_),
    .I1(_0540_),
    .I2(_2511_),
    .I3(_0243_),
    .O(_1963_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3259_ (
    .I0(_0879_),
    .I1(_0218_),
    .I2(_0878_),
    .I3(_0422_),
    .O(_0877_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) _3260_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0402_),
    .I2(_0204_),
    .I3(_0203_),
    .O(_0878_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3e)
  ) _3261_ (
    .I0(_0539_),
    .I1(\core.cpu.i_tv80_core.IR [7]),
    .I2(\core.cpu.i_tv80_core.IR [6]),
    .I3(1'h0),
    .O(_0879_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3262_ (
    .I0(_1658_),
    .I1(_1662_),
    .I2(_0338_),
    .I3(1'h0),
    .O(_0200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3263_ (
    .I0(_2515_),
    .I1(_0223_),
    .I2(_0211_),
    .I3(_0312_),
    .O(_0338_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3264_ (
    .I0(_2014_),
    .I1(_0305_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3265_ (
    .I0(_2015_),
    .I1(_0403_),
    .I2(_0881_),
    .I3(_2018_),
    .O(_0880_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3266_ (
    .I0(_0207_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3267_ (
    .I0(_0386_),
    .I1(_2017_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0403_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3268_ (
    .I0(_2538_),
    .I1(_2022_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) _3269_ (
    .I0(_2012_),
    .I1(_0882_),
    .I2(_2538_),
    .I3(_0883_),
    .O(_0881_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3270_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0199_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0882_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _3271_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0254_),
    .I2(_0385_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0883_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3272_ (
    .I0(_0884_),
    .I1(_0391_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(_0885_),
    .O(_2540_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3273_ (
    .I0(_2016_),
    .I1(_1662_),
    .I2(_0338_),
    .I3(_1658_),
    .O(_0391_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3274_ (
    .I0(_0385_),
    .I1(_2539_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _3275_ (
    .I0(_2517_),
    .I1(_2018_),
    .I2(_0394_),
    .I3(_0393_),
    .O(_0884_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3276_ (
    .I0(_2519_),
    .I1(_0224_),
    .I2(_0199_),
    .I3(_2015_),
    .O(_0393_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3277_ (
    .I0(_0395_),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3278_ (
    .I0(_0886_),
    .I1(_0353_),
    .I2(_0422_),
    .I3(_0893_),
    .O(_0885_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3279_ (
    .I0(_0370_),
    .I1(_0887_),
    .I2(_0372_),
    .I3(1'h0),
    .O(_0886_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3280_ (
    .I0(_0892_),
    .I1(_0891_),
    .I2(_0371_),
    .I3(_0888_),
    .O(_0887_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3281_ (
    .I0(_1973_),
    .I1(_1965_),
    .I2(_0889_),
    .I3(_0890_),
    .O(_0888_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3282_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_1967_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0889_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h90)
  ) _3283_ (
    .I0(_0539_),
    .I1(_2498_),
    .I2(_1967_),
    .I3(1'h0),
    .O(_0890_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3284_ (
    .I0(_2517_),
    .I1(_0204_),
    .I2(_1966_),
    .I3(1'h0),
    .O(_0891_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3285_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_2498_),
    .I2(_0276_),
    .I3(_0539_),
    .O(_1966_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h4f)
  ) _3286_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0402_),
    .I3(1'h0),
    .O(_0371_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) _3287_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(\core.cpu.i_tv80_core.mcycle [2]),
    .I3(_0203_),
    .O(_0892_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3288_ (
    .I0(_1964_),
    .I1(_0464_),
    .I2(_0434_),
    .I3(_0243_),
    .O(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3289_ (
    .I0(_2519_),
    .I1(_2498_),
    .I2(_0218_),
    .I3(1'h0),
    .O(_1964_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3290_ (
    .I0(\core.cpu.i_tv80_core.mcycle [5]),
    .I1(_0258_),
    .I2(_1987_),
    .I3(1'h0),
    .O(_0893_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _3291_ (
    .I0(_0539_),
    .I1(_0894_),
    .I2(_0501_),
    .I3(1'h0),
    .O(_1987_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) _3292_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_1967_),
    .I2(\core.cpu.i_tv80_core.mcycle [6]),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_0894_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3293_ (
    .I0(_0895_),
    .I1(_0391_),
    .I2(_0896_),
    .I3(_0893_),
    .O(_2541_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3294_ (
    .I0(_0393_),
    .I1(_0392_),
    .I2(_2018_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0895_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0b)
  ) _3295_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_2022_),
    .I2(_0386_),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_0392_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _3296_ (
    .I0(_0897_),
    .I1(_0353_),
    .I2(_0372_),
    .I3(_0501_),
    .O(_0896_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3297_ (
    .I0(_0370_),
    .I1(_0898_),
    .I2(_0888_),
    .I3(1'h0),
    .O(_0897_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3298_ (
    .I0(_0219_),
    .I1(_1966_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(_0878_),
    .O(_0898_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3299_ (
    .I0(_0501_),
    .I1(\core.cpu.i_tv80_core.mcycle [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0899_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3300_ (
    .I0(_0258_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0900_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3301_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(_0444_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0901_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3302_ (
    .I0(_0627_),
    .I1(_0906_),
    .I2(\core.cpu.i_tv80_core.No_BTR ),
    .I3(1'h0),
    .O(_0444_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3303_ (
    .I0(_0904_),
    .I1(_0905_),
    .I2(_0902_),
    .I3(\core.cpu.i_tv80_core.mcycles [2]),
    .O(_0627_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3304_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0903_),
    .I2(\core.cpu.i_tv80_core.mcycles [1]),
    .I3(1'h0),
    .O(_0902_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _3305_ (
    .I0(\core.cpu.i_tv80_core.mcycle [2]),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(\core.cpu.i_tv80_core.mcycles [0]),
    .I3(1'h0),
    .O(_0903_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _3306_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(\core.cpu.i_tv80_core.mcycle [5]),
    .I2(\core.cpu.i_tv80_core.mcycles [0]),
    .I3(\core.cpu.i_tv80_core.mcycles [1]),
    .O(_0904_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) _3307_ (
    .I0(\core.cpu.i_tv80_core.mcycle [4]),
    .I1(\core.cpu.i_tv80_core.mcycle [3]),
    .I2(\core.cpu.i_tv80_core.mcycles [1]),
    .I3(\core.cpu.i_tv80_core.mcycles [0]),
    .O(_0905_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3308_ (
    .I0(_0866_),
    .I1(_0422_),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(\core.cpu.i_tv80_core.IncDecZ ),
    .O(_0906_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3309_ (
    .I0(_0446_),
    .I1(_0867_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf8)
  ) _3310_ (
    .I0(_0445_),
    .I1(_0907_),
    .I2(_0104_),
    .I3(1'h0),
    .O(_0105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3311_ (
    .I0(\core.cpu.i_tv80_core.Auto_Wait_t1 ),
    .I1(_2106_),
    .I2(_0909_),
    .I3(1'h0),
    .O(_0907_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _3312_ (
    .I0(_2516_),
    .I1(_0219_),
    .I2(_0422_),
    .I3(_0908_),
    .O(_2106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3313_ (
    .I0(_2012_),
    .I1(_2509_),
    .I2(_2011_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0908_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _3314_ (
    .I0(_0254_),
    .I1(_0207_),
    .I2(_2538_),
    .I3(1'h0),
    .O(_2011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _3315_ (
    .I0(\core.cpu.i_tv80_core.Auto_Wait_t2 ),
    .I1(_2520_),
    .I2(_0868_),
    .I3(1'h0),
    .O(_0909_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3316_ (
    .I0(_2160_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2520_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3317_ (
    .I0(_0404_),
    .I1(_0440_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3318_ (
    .I0(_0441_),
    .I1(\core.uart0.uart0.LCR [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0404_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3319_ (
    .I0(_0410_),
    .I1(_0440_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3320_ (
    .I0(_0447_),
    .I1(\core.uart0.uart0.LCR [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0410_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3321_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(\core.cpu.i_tv80_core.A [2]),
    .I3(1'h0),
    .O(_0447_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3322_ (
    .I0(_0448_),
    .I1(_0440_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3323_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(\core.cpu.i_tv80_core.A [2]),
    .I3(1'h0),
    .O(_0448_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3324_ (
    .I0(_0483_),
    .I1(_2595_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3325_ (
    .I0(\core.cpu.rd_n ),
    .I1(_2101_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2595_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3326_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(\core.cpu.i_tv80_core.A [2]),
    .I3(1'h0),
    .O(_0483_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'he)
  ) _3327_ (
    .I0(_0055_),
    .I1(\core.uart0.uart0.MSR [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'he)
  ) _3328_ (
    .I0(_0055_),
    .I1(\core.uart0.uart0.MSR [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'he)
  ) _3329_ (
    .I0(_0055_),
    .I1(\core.uart0.uart0.MSR [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3330_ (
    .I0(_0449_),
    .I1(_0440_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3331_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(\core.cpu.i_tv80_core.A [2]),
    .I3(1'h0),
    .O(_0449_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3332_ (
    .I0(_0439_),
    .I1(_0440_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _3333_ (
    .I0(_2625_),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _3334_ (
    .I0(_0440_),
    .I1(_2620_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2625_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3335_ (
    .I0(\core.uart0.uart0.LCR [7]),
    .I1(_0447_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2620_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) _3336_ (
    .I0(_0415_),
    .I1(_0418_),
    .I2(_0416_),
    .I3(_0910_),
    .O(_0450_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3337_ (
    .I0(\core.cpu.i_tv80_core.A [1]),
    .I1(\core.cpu.i_tv80_core.A [2]),
    .I2(_0440_),
    .I3(\core.uart0.uart0.LCR [7]),
    .O(_0910_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3338_ (
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [13]),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [14]),
    .I2(\core.uart0.uart0.clk_gen.Baud_Cnt [15]),
    .I3(_0417_),
    .O(_0418_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3339_ (
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [9]),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [10]),
    .I2(\core.uart0.uart0.clk_gen.Baud_Cnt [11]),
    .I3(\core.uart0.uart0.clk_gen.Baud_Cnt [12]),
    .O(_0417_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3340_ (
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [5]),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [6]),
    .I2(\core.uart0.uart0.clk_gen.Baud_Cnt [7]),
    .I3(\core.uart0.uart0.clk_gen.Baud_Cnt [8]),
    .O(_0416_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3341_ (
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [1]),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [2]),
    .I2(\core.uart0.uart0.clk_gen.Baud_Cnt [3]),
    .I3(\core.uart0.uart0.clk_gen.Baud_Cnt [4]),
    .O(_0415_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hbf)
  ) _3342_ (
    .I0(_0450_),
    .I1(\core.reset_n ),
    .I2(\core.uart0.uart0.clk_gen.Baud_Cnt [0]),
    .I3(1'h0),
    .O(_0057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3343_ (
    .I0(_0482_),
    .I1(_2617_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0451_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3344_ (
    .I0(\core.uart0.uart0.input_filter.Samples [0]),
    .I1(_0646_),
    .I2(\core.uart0.uart0.baudout ),
    .I3(1'h0),
    .O(_0482_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) _3345_ (
    .I0(\core.uart0.uart0.LCR [6]),
    .I1(\core.uart0.uart0.TXD ),
    .I2(uart_rxd),
    .I3(\core.uart0.uart0.MCR [4]),
    .O(_0646_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3346_ (
    .I0(\core.uart0.uart0.input_filter.Samples [1]),
    .I1(\core.uart0.uart0.input_filter.Samples [0]),
    .I2(\core.uart0.uart0.baudout ),
    .I3(1'h0),
    .O(_2617_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h9f)
  ) _3347_ (
    .I0(_0482_),
    .I1(_2617_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3348_ (
    .I0(_0911_),
    .I1(_0113_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3349_ (
    .I0(_0456_),
    .I1(_0912_),
    .I2(_0060_),
    .I3(1'h0),
    .O(_0911_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3350_ (
    .I0(_0411_),
    .I1(_0452_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0912_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3351_ (
    .I0(\core.reset_n ),
    .I1(\core.uart0.uart0.baudout ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0411_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3352_ (
    .I0(\core.uart0.uart0.RX_Bit_Cnt [3]),
    .I1(_0480_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2621_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3353_ (
    .I0(\core.uart0.uart0.RX_Bit_Cnt [0]),
    .I1(\core.uart0.uart0.RX_Bit_Cnt [1]),
    .I2(\core.uart0.uart0.RX_Bit_Cnt [2]),
    .I3(1'h0),
    .O(_0480_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3354_ (
    .I0(\core.uart0.uart0.RX_Bit_Cnt [0]),
    .I1(\core.uart0.uart0.RX_Bit_Cnt [2]),
    .I2(\core.uart0.uart0.RX_Bit_Cnt [1]),
    .I3(\core.uart0.uart0.RX_Bit_Cnt [3]),
    .O(_0454_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3355_ (
    .I0(\core.uart0.uart0.Bit_Phase [0]),
    .I1(\core.uart0.uart0.Bit_Phase [3]),
    .I2(\core.uart0.uart0.Bit_Phase [1]),
    .I3(\core.uart0.uart0.Bit_Phase [2]),
    .O(_0452_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3356_ (
    .I0(_0452_),
    .I1(_0454_),
    .I2(\core.reset_n ),
    .I3(\core.uart0.uart0.baudout ),
    .O(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3357_ (
    .I0(_0915_),
    .I1(_0453_),
    .I2(_0913_),
    .I3(1'h0),
    .O(_0113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _3358_ (
    .I0(_2621_),
    .I1(_0914_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0913_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3359_ (
    .I0(_0452_),
    .I1(\core.uart0.uart0.baudout ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0914_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3360_ (
    .I0(_2621_),
    .I1(\core.uart0.uart0.baudout ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0915_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3361_ (
    .I0(\core.uart0.uart0.Bit_Phase [3]),
    .I1(\core.uart0.uart0.Bit_Phase [0]),
    .I2(\core.uart0.uart0.Bit_Phase [1]),
    .I3(\core.uart0.uart0.Bit_Phase [2]),
    .O(_0453_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3362_ (
    .I0(\core.uart0.uart0.baudout ),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3363_ (
    .I0(_0913_),
    .I1(_0911_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3364_ (
    .I0(_0914_),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) _3365_ (
    .I0(\core.uart0.uart0.RX_Filtered ),
    .I1(\core.uart0.uart0.Brk_Cnt [0]),
    .I2(_0914_),
    .I3(\core.reset_n ),
    .O(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) _3366_ (
    .I0(_0455_),
    .I1(\core.uart0.uart0.Bit_Phase [0]),
    .I2(\core.uart0.uart0.baudout ),
    .I3(\core.reset_n ),
    .O(_0117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3367_ (
    .I0(\core.uart0.uart0.RX_Filtered ),
    .I1(_0453_),
    .I2(_2621_),
    .I3(1'h0),
    .O(_0455_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3368_ (
    .I0(_0456_),
    .I1(_0912_),
    .I2(_0913_),
    .I3(1'h0),
    .O(_0118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3369_ (
    .I0(\core.uart0.uart0.TX_Tick ),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3370_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.TX_Tick ),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3371_ (
    .I0(\core.uart0.uart0.TX_Bit_Cnt [3]),
    .I1(_0479_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3372_ (
    .I0(\core.uart0.uart0.TX_Bit_Cnt [1]),
    .I1(\core.uart0.uart0.TX_Bit_Cnt [2]),
    .I2(\core.uart0.uart0.TX_Bit_Cnt [0]),
    .I3(1'h0),
    .O(_0479_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3373_ (
    .I0(_0119_),
    .I1(_2625_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3374_ (
    .I0(_0457_),
    .I1(\core.uart0.uart0.TX_Tick ),
    .I2(_0111_),
    .I3(1'h0),
    .O(_0121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3375_ (
    .I0(_0414_),
    .I1(_0476_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3376_ (
    .I0(\core.uart0.uart0.TX_Bit_Cnt [3]),
    .I1(_0478_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0414_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3377_ (
    .I0(\core.uart0.uart0.TX_Bit_Cnt [0]),
    .I1(\core.uart0.uart0.TX_Bit_Cnt [1]),
    .I2(\core.uart0.uart0.TX_Bit_Cnt [2]),
    .I3(1'h0),
    .O(_0478_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3378_ (
    .I0(\core.uart0.uart0.TX_Bit_Cnt [0]),
    .I1(\core.uart0.uart0.TX_Bit_Cnt [2]),
    .I2(\core.uart0.uart0.TX_Bit_Cnt [1]),
    .I3(\core.uart0.uart0.TX_Bit_Cnt [3]),
    .O(_0476_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hef)
  ) _3379_ (
    .I0(_2558_),
    .I1(\core.i2c0.i2c_clk_divider.count [0]),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3380_ (
    .I0(_0916_),
    .I1(_0917_),
    .I2(_0292_),
    .I3(_0918_),
    .O(_2558_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) _3381_ (
    .I0(\core.i2c0.i2c_clk_divider.count [3]),
    .I1(\core.i2c0.reg_clockdiv [3]),
    .I2(\core.i2c0.i2c_clk_divider.count [7]),
    .I3(\core.i2c0.reg_clockdiv [7]),
    .O(_0916_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) _3382_ (
    .I0(\core.i2c0.i2c_clk_divider.count [0]),
    .I1(\core.i2c0.reg_clockdiv [0]),
    .I2(\core.i2c0.i2c_clk_divider.count [6]),
    .I3(\core.i2c0.reg_clockdiv [6]),
    .O(_0917_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) _3383_ (
    .I0(\core.i2c0.i2c_clk_divider.count [4]),
    .I1(\core.i2c0.reg_clockdiv [4]),
    .I2(\core.i2c0.i2c_clk_divider.count [5]),
    .I3(\core.i2c0.reg_clockdiv [5]),
    .O(_0292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) _3384_ (
    .I0(\core.i2c0.i2c_clk_divider.count [1]),
    .I1(\core.i2c0.reg_clockdiv [1]),
    .I2(\core.i2c0.i2c_clk_divider.count [2]),
    .I3(\core.i2c0.reg_clockdiv [2]),
    .O(_0918_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) _3385_ (
    .I0(_0795_),
    .I1(_0487_),
    .I2(_0793_),
    .I3(\core.reset_n ),
    .O(_0122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3386_ (
    .I0(_0458_),
    .I1(\core.reset_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hedd4)
  ) _3387_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(\core.i2c0.master.fsm_state [3]),
    .I2(\core.i2c0.master.fsm_state [1]),
    .I3(\core.i2c0.master.fsm_state [2]),
    .O(_0458_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3388_ (
    .I0(\core.i2c0.master.bit_count [0]),
    .I1(_2042_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _3389_ (
    .I0(_0919_),
    .I1(\core.i2c0.master.fsm_state [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3390_ (
    .I0(\core.i2c0.master.fsm_state [0]),
    .I1(\core.i2c0.master.fsm_state [1]),
    .I2(\core.i2c0.master.fsm_state [2]),
    .I3(\core.reset_n ),
    .O(_0919_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3391_ (
    .I0(_0920_),
    .I1(_0797_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3392_ (
    .I0(\core.i2c0.master.bit_count [3]),
    .I1(\core.i2c0.master.bit_count [2]),
    .I2(_0459_),
    .I3(\core.reset_n ),
    .O(_0920_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3393_ (
    .I0(\core.i2c0.master.bit_count [1]),
    .I1(_0293_),
    .I2(_0920_),
    .I3(\core.i2c0.master.bit_count [0]),
    .O(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3394_ (
    .I0(\core.i2c0.master.bit_count [0]),
    .I1(_0293_),
    .I2(\core.i2c0.master.bit_count [1]),
    .I3(_0920_),
    .O(_0127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3395_ (
    .I0(_0920_),
    .I1(_0293_),
    .I2(\core.i2c0.master.bit_count [1]),
    .I3(\core.i2c0.master.bit_count [0]),
    .O(_0128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3396_ (
    .I0(_0921_),
    .I1(_0797_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3397_ (
    .I0(\core.i2c0.master.bit_count [3]),
    .I1(\core.reset_n ),
    .I2(_0459_),
    .I3(\core.i2c0.master.bit_count [2]),
    .O(_0921_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3398_ (
    .I0(\core.i2c0.master.bit_count [1]),
    .I1(_0293_),
    .I2(_0921_),
    .I3(\core.i2c0.master.bit_count [0]),
    .O(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3399_ (
    .I0(\core.i2c0.master.bit_count [0]),
    .I1(_0293_),
    .I2(\core.i2c0.master.bit_count [1]),
    .I3(_0921_),
    .O(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3400_ (
    .I0(_0921_),
    .I1(_0293_),
    .I2(\core.i2c0.master.bit_count [1]),
    .I3(\core.i2c0.master.bit_count [0]),
    .O(_0132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hef)
  ) _3401_ (
    .I0(_2586_),
    .I1(\core.spi0.spi_clk_divider.count [0]),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3402_ (
    .I0(_0922_),
    .I1(_0923_),
    .I2(_0924_),
    .I3(_0925_),
    .O(_2586_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) _3403_ (
    .I0(\core.spi0.spi_clk_divider.count [3]),
    .I1(\core.spi0.reg_clockdiv [3]),
    .I2(\core.spi0.spi_clk_divider.count [4]),
    .I3(\core.spi0.reg_clockdiv [4]),
    .O(_0922_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) _3404_ (
    .I0(\core.spi0.spi_clk_divider.count [5]),
    .I1(\core.spi0.reg_clockdiv [5]),
    .I2(\core.spi0.spi_clk_divider.count [6]),
    .I3(\core.spi0.reg_clockdiv [6]),
    .O(_0923_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) _3405_ (
    .I0(\core.spi0.spi_clk_divider.count [1]),
    .I1(\core.spi0.reg_clockdiv [1]),
    .I2(\core.spi0.spi_clk_divider.count [2]),
    .I3(\core.spi0.reg_clockdiv [2]),
    .O(_0924_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) _3406_ (
    .I0(\core.spi0.spi_clk_divider.count [0]),
    .I1(\core.spi0.reg_clockdiv [0]),
    .I2(\core.spi0.spi_clk_divider.count [7]),
    .I3(\core.spi0.reg_clockdiv [7]),
    .O(_0925_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) _3407_ (
    .I0(\core.spi0.master.fsm_state [1]),
    .I1(_2068_),
    .I2(\core.spi0.spi_clk_divider.clk_en ),
    .I3(\core.reset_n ),
    .O(_0133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) _3408_ (
    .I0(\core.spi0.master.fsm_state [2]),
    .I1(\core.spi0.master.fsm_state [1]),
    .I2(\core.spi0.master.fsm_state [0]),
    .I3(_0151_),
    .O(_0134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3409_ (
    .I0(_0151_),
    .I1(\core.spi0.master.fsm_state [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3410_ (
    .I0(\core.spi0.master.fsm_state [2]),
    .I1(\core.spi0.master.fsm_state [3]),
    .I2(_0151_),
    .I3(1'h0),
    .O(_0137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3411_ (
    .I0(\core.spi0.master.bit_count [1]),
    .I1(_0926_),
    .I2(\core.spi0.master.bit_count [0]),
    .I3(1'h0),
    .O(_0139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3412_ (
    .I0(_0648_),
    .I1(_0151_),
    .I2(\core.spi0.master.fsm_state [3]),
    .I3(1'h0),
    .O(_0926_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3413_ (
    .I0(\core.spi0.master.bit_count [0]),
    .I1(\core.spi0.master.bit_count [1]),
    .I2(_0926_),
    .I3(1'h0),
    .O(_0140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3414_ (
    .I0(_0926_),
    .I1(\core.spi0.master.bit_count [1]),
    .I2(\core.spi0.master.bit_count [0]),
    .I3(1'h0),
    .O(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3415_ (
    .I0(\core.spi0.master.bit_count [1]),
    .I1(\core.spi0.master.bit_count [0]),
    .I2(_0927_),
    .I3(1'h0),
    .O(_0142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3416_ (
    .I0(_0649_),
    .I1(_0151_),
    .I2(\core.spi0.master.fsm_state [3]),
    .I3(\core.spi0.master.bit_count [2]),
    .O(_0927_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3417_ (
    .I0(\core.spi0.master.bit_count [1]),
    .I1(_0927_),
    .I2(\core.spi0.master.bit_count [0]),
    .I3(1'h0),
    .O(_0143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3418_ (
    .I0(\core.spi0.master.bit_count [0]),
    .I1(\core.spi0.master.bit_count [1]),
    .I2(_0927_),
    .I3(1'h0),
    .O(_0144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3419_ (
    .I0(_0927_),
    .I1(\core.spi0.master.bit_count [1]),
    .I2(\core.spi0.master.bit_count [0]),
    .I3(1'h0),
    .O(_0145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3420_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(\core.cpu.i_tv80_core.mcycle [6]),
    .I2(_0928_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.Set_BusB_To [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3421_ (
    .I0(_1991_),
    .I1(_0936_),
    .I2(_1990_),
    .I3(\core.cpu.i_tv80_core.mcycle [6]),
    .O(_0928_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _3422_ (
    .I0(_1668_),
    .I1(_0932_),
    .I2(_0934_),
    .I3(_0422_),
    .O(_1991_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf0)
  ) _3423_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2498_),
    .I2(\core.cpu.i_tv80_core.IR [7]),
    .I3(\core.cpu.i_tv80_core.IR [6]),
    .O(_0929_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3424_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0663_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_0321_),
    .O(_0930_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3425_ (
    .I0(_2538_),
    .I1(_2498_),
    .I2(_0218_),
    .I3(1'h0),
    .O(_2524_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2fff)
  ) _3426_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(\core.cpu.i_tv80_core.IR [6]),
    .I2(_0291_),
    .I3(\core.cpu.i_tv80_core.mcycle [1]),
    .O(_0931_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _3427_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(_0219_),
    .I3(_0933_),
    .O(_0932_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3428_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_2516_),
    .I2(_0203_),
    .I3(1'h0),
    .O(_0933_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3d)
  ) _3429_ (
    .I0(_0935_),
    .I1(_2498_),
    .I2(_0699_),
    .I3(1'h0),
    .O(_0934_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3430_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0402_),
    .I3(1'h0),
    .O(_0935_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _3431_ (
    .I0(_0937_),
    .I1(_0397_),
    .I2(_0689_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0936_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3432_ (
    .I0(_2006_),
    .I1(_2517_),
    .I2(_2003_),
    .I3(_2528_),
    .O(_0937_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3433_ (
    .I0(_1967_),
    .I1(_0320_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3434_ (
    .I0(_2519_),
    .I1(_0224_),
    .I2(_0938_),
    .I3(1'h0),
    .O(_0397_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3435_ (
    .I0(_0668_),
    .I1(_1967_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(\core.cpu.i_tv80_core.IR [4]),
    .O(_0938_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3436_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(\core.cpu.i_tv80_core.mcycle [6]),
    .I2(_0939_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.Set_BusB_To [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3437_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(_0501_),
    .I2(_1992_),
    .I3(_0947_),
    .O(_0939_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _3438_ (
    .I0(_0369_),
    .I1(_0940_),
    .I2(_0943_),
    .I3(_0422_),
    .O(_1992_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3439_ (
    .I0(_2519_),
    .I1(_0212_),
    .I2(_0341_),
    .I3(1'h0),
    .O(_0369_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3440_ (
    .I0(_2533_),
    .I1(_0243_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0341_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _3441_ (
    .I0(_2517_),
    .I1(_0225_),
    .I2(_0941_),
    .I3(1'h0),
    .O(_0940_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _3442_ (
    .I0(_2519_),
    .I1(_0660_),
    .I2(_0942_),
    .I3(1'h0),
    .O(_0941_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3443_ (
    .I0(_2527_),
    .I1(_1968_),
    .I2(_0931_),
    .I3(1'h0),
    .O(_0942_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3444_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0204_),
    .I2(_0464_),
    .I3(1'h0),
    .O(_0225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3445_ (
    .I0(_0946_),
    .I1(_0932_),
    .I2(_0934_),
    .I3(_0944_),
    .O(_0943_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _3446_ (
    .I0(_0945_),
    .I1(_0461_),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(_0703_),
    .O(_0944_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3447_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(1'h0),
    .O(_0945_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd000)
  ) _3448_ (
    .I0(\core.cpu.i_tv80_core.IR [1]),
    .I1(\core.cpu.i_tv80_core.IR [0]),
    .I2(_0929_),
    .I3(\core.cpu.i_tv80_core.IR [2]),
    .O(_0946_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _3449_ (
    .I0(_0948_),
    .I1(_0689_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(\core.cpu.i_tv80_core.mcycle [6]),
    .O(_0947_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3450_ (
    .I0(_2005_),
    .I1(_0950_),
    .I2(_0949_),
    .I3(1'h0),
    .O(_0948_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3451_ (
    .I0(_0290_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(1'h0),
    .O(_2005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3452_ (
    .I0(_0668_),
    .I1(_1967_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3453_ (
    .I0(_2527_),
    .I1(_0223_),
    .I2(_0224_),
    .I3(_2538_),
    .O(_0949_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3454_ (
    .I0(_2006_),
    .I1(_2529_),
    .I2(_2517_),
    .I3(1'h0),
    .O(_0950_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3455_ (
    .I0(_2460_),
    .I1(_2459_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heef0)
  ) _3456_ (
    .I0(_0951_),
    .I1(_0962_),
    .I2(\core.cpu.i_tv80_core.A [11]),
    .I3(_0826_),
    .O(_2459_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _3457_ (
    .I0(_0614_),
    .I1(_2448_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_0951_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3458_ (
    .I0(_0952_),
    .I1(_0953_),
    .I2(_1672_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0614_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3459_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [3]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_0952_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _3460_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [3]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_0953_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3461_ (
    .I0(_2540_),
    .I1(_0899_),
    .I2(_2207_),
    .I3(\core.cpu.i_tv80_core.PC [11]),
    .O(_0954_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3462_ (
    .I0(_2207_),
    .I1(_2540_),
    .I2(_2541_),
    .I3(\core.cpu.i_tv80_core.SP [11]),
    .O(_1910_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _3463_ (
    .I0(_2440_),
    .I1(_0471_),
    .I2(_0490_),
    .I3(_0957_),
    .O(_0955_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3464_ (
    .I0(_2541_),
    .I1(_0899_),
    .I2(_2207_),
    .I3(_2540_),
    .O(_0471_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3465_ (
    .I0(\core.cpu.di_reg [3]),
    .I1(_0515_),
    .I2(_0582_),
    .I3(1'h0),
    .O(_2440_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3466_ (
    .I0(_0204_),
    .I1(_0422_),
    .I2(_0956_),
    .I3(_2511_),
    .O(_0582_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3467_ (
    .I0(_2018_),
    .I1(\core.cpu.i_tv80_core.ISet [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0956_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3468_ (
    .I0(_0958_),
    .I1(_0614_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_0957_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3469_ (
    .I0(\core.cpu.i_tv80_core.PC [11]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [11]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_0958_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3470_ (
    .I0(_2146_),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3471_ (
    .I0(\core.cpu.i_tv80_core.IStatus [0]),
    .I1(\core.cpu.i_tv80_core.IntCycle ),
    .I2(\core.cpu.i_tv80_core.IStatus [1]),
    .I3(1'h0),
    .O(_2146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3472_ (
    .I0(_2148_),
    .I1(_0960_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0959_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3473_ (
    .I0(_0627_),
    .I1(\core.cpu.i_tv80_core.NMICycle ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _3474_ (
    .I0(_0422_),
    .I1(_0212_),
    .I2(_2509_),
    .I3(_0819_),
    .O(_0960_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3475_ (
    .I0(_2523_),
    .I1(_0422_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0961_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3476_ (
    .I0(_0583_),
    .I1(\core.cpu.di_reg [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0962_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heef0)
  ) _3477_ (
    .I0(_0963_),
    .I1(_0975_),
    .I2(\core.cpu.i_tv80_core.A [12]),
    .I3(_0826_),
    .O(_2460_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _3478_ (
    .I0(_0615_),
    .I1(_2449_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_0963_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) _3479_ (
    .I0(_0964_),
    .I1(_0974_),
    .I2(_0959_),
    .I3(_0973_),
    .O(_2449_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _3480_ (
    .I0(_0965_),
    .I1(_0967_),
    .I2(_0970_),
    .I3(_2149_),
    .O(_0964_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3481_ (
    .I0(\core.cpu.i_tv80_core.PC [12]),
    .I1(_1904_),
    .I2(_0966_),
    .I3(\core.cpu.i_tv80_core.ACC [4]),
    .O(_0965_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3482_ (
    .I0(_2207_),
    .I1(_2541_),
    .I2(_2540_),
    .I3(1'h0),
    .O(_0966_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3483_ (
    .I0(_2540_),
    .I1(_0899_),
    .I2(_2207_),
    .I3(1'h0),
    .O(_1904_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _3484_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [12]),
    .I2(_0615_),
    .I3(_0205_),
    .O(_0967_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3485_ (
    .I0(_2207_),
    .I1(_2541_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3486_ (
    .I0(_2207_),
    .I1(_2540_),
    .I2(_2541_),
    .I3(1'h0),
    .O(_0470_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3487_ (
    .I0(_0968_),
    .I1(_0969_),
    .I2(_1674_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0615_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3488_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [4]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_0968_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _3489_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [4]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_0969_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _3490_ (
    .I0(_2441_),
    .I1(_0471_),
    .I2(_0490_),
    .I3(_0971_),
    .O(_0970_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3491_ (
    .I0(\core.cpu.di_reg [4]),
    .I1(_0516_),
    .I2(_0582_),
    .I3(1'h0),
    .O(_2441_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3492_ (
    .I0(_0972_),
    .I1(_0615_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_0971_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3493_ (
    .I0(\core.cpu.i_tv80_core.PC [12]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [12]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_0972_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3494_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [12]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0973_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3495_ (
    .I0(_2149_),
    .I1(\core.cpu.i_tv80_core.I [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0974_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3496_ (
    .I0(_0583_),
    .I1(\core.cpu.di_reg [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0975_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3497_ (
    .I0(_2459_),
    .I1(_2460_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3498_ (
    .I0(_2459_),
    .I1(_2460_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1f)
  ) _3499_ (
    .I0(_2460_),
    .I1(_2459_),
    .I2(\core.reset_n ),
    .I3(1'h0),
    .O(_0234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) _3500_ (
    .I0(_1981_),
    .I1(_1980_),
    .I2(_0422_),
    .I3(\core.cpu.i_tv80_core.NMI_s ),
    .O(_2143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3501_ (
    .I0(_0396_),
    .I1(_0677_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0976_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0e)
  ) _3502_ (
    .I0(_0584_),
    .I1(_0961_),
    .I2(_2142_),
    .I3(\core.cpu.i_tv80_core.mcycle [5]),
    .O(_2163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3503_ (
    .I0(_0315_),
    .I1(_0314_),
    .I2(_0422_),
    .I3(1'h0),
    .O(_0584_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3504_ (
    .I0(\core.cpu.i_tv80_core.Set_BusB_To [1]),
    .I1(_2142_),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .O(_2153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3505_ (
    .I0(\core.cpu.i_tv80_core.Set_BusA_To [1]),
    .I1(_2142_),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(\core.cpu.i_tv80_core.Set_BusA_To [2]),
    .O(_2152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3506_ (
    .I0(\core.cpu.i_tv80_core.No_BTR ),
    .I1(_0395_),
    .I2(_0677_),
    .I3(1'h0),
    .O(_2147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3507_ (
    .I0(_0571_),
    .I1(_0989_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3508_ (
    .I0(_0977_),
    .I1(_2018_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3509_ (
    .I0(_0329_),
    .I1(_1658_),
    .I2(_1662_),
    .I3(_0312_),
    .O(_0977_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) _3510_ (
    .I0(_1967_),
    .I1(_0671_),
    .I2(_0385_),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_0978_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) _3511_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_1968_),
    .I2(_0210_),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_1982_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3512_ (
    .I0(_0979_),
    .I1(_1681_),
    .I2(_0984_),
    .I3(_0986_),
    .O(_0210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3513_ (
    .I0(_0980_),
    .I1(_0982_),
    .I2(_0273_),
    .I3(1'h0),
    .O(_0979_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _3514_ (
    .I0(_0373_),
    .I1(_0981_),
    .I2(_0665_),
    .I3(1'h0),
    .O(_0980_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3515_ (
    .I0(_0465_),
    .I1(_0221_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0981_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3516_ (
    .I0(_0204_),
    .I1(_2028_),
    .I2(_0831_),
    .I3(1'h0),
    .O(_0982_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1f)
  ) _3517_ (
    .I0(_0320_),
    .I1(_0671_),
    .I2(_0284_),
    .I3(1'h0),
    .O(_0983_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3518_ (
    .I0(_0212_),
    .I1(_0464_),
    .I2(_0985_),
    .I3(_0286_),
    .O(_0984_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3519_ (
    .I0(_0461_),
    .I1(_2521_),
    .I2(_0460_),
    .I3(_1967_),
    .O(_0985_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _3520_ (
    .I0(_0282_),
    .I1(_0671_),
    .I2(_0373_),
    .I3(_0268_),
    .O(_0286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3521_ (
    .I0(_0285_),
    .I1(_0337_),
    .I2(_0311_),
    .I3(_0253_),
    .O(_0986_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3522_ (
    .I0(_0328_),
    .I1(_0322_),
    .I2(_0462_),
    .I3(1'h0),
    .O(_0285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3523_ (
    .I0(_0291_),
    .I1(_1977_),
    .I2(_0270_),
    .I3(1'h0),
    .O(_0337_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3524_ (
    .I0(_0988_),
    .I1(_0987_),
    .I2(_0539_),
    .I3(_0501_),
    .O(_1997_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc355)
  ) _3525_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(\core.cpu.i_tv80_core.IR [7]),
    .I2(\core.cpu.i_tv80_core.IR [6]),
    .I3(_2514_),
    .O(_0987_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h77f0)
  ) _3526_ (
    .I0(_2547_),
    .I1(_0379_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_0988_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3527_ (
    .I0(_0539_),
    .I1(_1977_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0379_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3528_ (
    .I0(_0539_),
    .I1(_1967_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2547_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3529_ (
    .I0(\core.cpu.i_tv80_core.ISet [0]),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(_0572_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0989_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _3530_ (
    .I0(_0696_),
    .I1(_0991_),
    .I2(_0990_),
    .I3(_0422_),
    .O(_1999_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) _3531_ (
    .I0(_2538_),
    .I1(_0466_),
    .I2(_0210_),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_0990_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _3532_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(_1968_),
    .I2(_2539_),
    .I3(_0992_),
    .O(_0991_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3533_ (
    .I0(_2538_),
    .I1(_0276_),
    .I2(_2498_),
    .I3(_0665_),
    .O(_0992_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcaff)
  ) _3534_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2514_),
    .I2(_0539_),
    .I3(\core.cpu.i_tv80_core.IR [5]),
    .O(_2026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3535_ (
    .I0(\core.uart0.uart0.LCR [6]),
    .I1(\core.uart0.uart0.TXD ),
    .I2(\core.uart0.uart0.MCR [4]),
    .I3(1'h0),
    .O(uart_txd)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) _3536_ (
    .I0(_0993_),
    .I1(_2106_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_1002_),
    .O(_2111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3537_ (
    .I0(_2107_),
    .I1(_2104_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0993_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3538_ (
    .I0(_2103_),
    .I1(_2105_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _3539_ (
    .I0(_0243_),
    .I1(_0225_),
    .I2(_2510_),
    .I3(1'h0),
    .O(_1956_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _3540_ (
    .I0(_0217_),
    .I1(_0660_),
    .I2(_2512_),
    .I3(1'h0),
    .O(_0994_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3541_ (
    .I0(_0278_),
    .I1(_2511_),
    .I2(_0996_),
    .I3(1'h0),
    .O(_0995_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3542_ (
    .I0(_2538_),
    .I1(_0321_),
    .I2(_0322_),
    .I3(\core.cpu.i_tv80_core.mcycle [1]),
    .O(_0996_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3543_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_2516_),
    .I3(_0501_),
    .O(_0997_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3544_ (
    .I0(_2510_),
    .I1(_2006_),
    .I2(_2007_),
    .I3(_0998_),
    .O(_2008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3545_ (
    .I0(_2511_),
    .I1(_0385_),
    .I2(_0290_),
    .I3(_2538_),
    .O(_0998_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3546_ (
    .I0(_0313_),
    .I1(_2509_),
    .I2(_0395_),
    .I3(1'h0),
    .O(_2007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _3547_ (
    .I0(\core.wait_n ),
    .I1(\core.cpu.i_tv80_core.tstate [2]),
    .I2(\core.cpu.i_tv80_core.tstate [1]),
    .I3(1'h0),
    .O(_2105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3548_ (
    .I0(_0385_),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(1'h0),
    .O(_2009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3549_ (
    .I0(_2539_),
    .I1(_1968_),
    .I2(_0422_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.Arith16 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) _3550_ (
    .I0(_1975_),
    .I1(_2516_),
    .I2(_1000_),
    .I3(_0422_),
    .O(_0999_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3551_ (
    .I0(_2509_),
    .I1(_0866_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3552_ (
    .I0(_0501_),
    .I1(_1960_),
    .I2(\core.cpu.i_tv80_core.mcycle [6]),
    .I3(1'h0),
    .O(_1001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3553_ (
    .I0(_0278_),
    .I1(_0277_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1960_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h1f)
  ) _3554_ (
    .I0(_2105_),
    .I1(\core.cpu.i_tv80_core.IntCycle ),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(1'h0),
    .O(_1002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) _3555_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2106_),
    .I2(_0993_),
    .I3(_1003_),
    .O(_2110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3556_ (
    .I0(_2105_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(\core.cpu.i_tv80_core.IntCycle ),
    .I3(1'h0),
    .O(_1003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) _3557_ (
    .I0(_2104_),
    .I1(_2103_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_1002_),
    .O(_2109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _3558_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2107_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3559_ (
    .I0(_0084_),
    .I1(\core.cpu.i_tv80_core.do [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2550_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3560_ (
    .I0(_0088_),
    .I1(\core.cpu.i_tv80_core.do [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2576_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3561_ (
    .I0(_1012_),
    .I1(_1691_),
    .I2(_1004_),
    .I3(1'h0),
    .O(_2456_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3562_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [8]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3563_ (
    .I0(_1911_),
    .I1(_1905_),
    .I2(_1009_),
    .I3(1'h0),
    .O(_1005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3564_ (
    .I0(_1008_),
    .I1(_0611_),
    .I2(_2142_),
    .I3(_0490_),
    .O(_1911_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3565_ (
    .I0(_1006_),
    .I1(_1007_),
    .I2(_1693_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0611_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3566_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [0]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _3567_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [0]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3568_ (
    .I0(\core.cpu.i_tv80_core.PC [8]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [8]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3569_ (
    .I0(\core.cpu.di_reg [0]),
    .I1(_0526_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1905_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _3570_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [8]),
    .I2(_0611_),
    .I3(_0205_),
    .O(_1009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3571_ (
    .I0(\core.cpu.i_tv80_core.PC [8]),
    .I1(_1904_),
    .I2(_0966_),
    .I3(\core.cpu.i_tv80_core.ACC [0]),
    .O(_1010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3572_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [8]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3573_ (
    .I0(_1013_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3574_ (
    .I0(_0583_),
    .I1(\core.cpu.di_reg [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _3575_ (
    .I0(_1012_),
    .I1(_1691_),
    .I2(_1004_),
    .I3(\core.reset_n ),
    .O(_2099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3576_ (
    .I0(_1022_),
    .I1(_1694_),
    .I2(_1014_),
    .I3(1'h0),
    .O(_2457_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3577_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [9]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3578_ (
    .I0(_1912_),
    .I1(_1906_),
    .I2(_1019_),
    .I3(1'h0),
    .O(_1015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3579_ (
    .I0(_1018_),
    .I1(_0612_),
    .I2(_2142_),
    .I3(_0490_),
    .O(_1912_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3580_ (
    .I0(_1016_),
    .I1(_1017_),
    .I2(_1696_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0612_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3581_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [1]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _3582_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [1]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3583_ (
    .I0(\core.cpu.i_tv80_core.PC [9]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [9]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3584_ (
    .I0(\core.cpu.di_reg [1]),
    .I1(_0527_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1906_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _3585_ (
    .I0(_0612_),
    .I1(_0205_),
    .I2(_0966_),
    .I3(\core.cpu.i_tv80_core.ACC [1]),
    .O(_1019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3586_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [9]),
    .I2(_1904_),
    .I3(\core.cpu.i_tv80_core.PC [9]),
    .O(_1020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3587_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [9]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3588_ (
    .I0(_1023_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3589_ (
    .I0(_0583_),
    .I1(\core.cpu.di_reg [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _3590_ (
    .I0(_1022_),
    .I1(_1694_),
    .I2(_1014_),
    .I3(\core.reset_n ),
    .O(_2100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3591_ (
    .I0(_1036_),
    .I1(_1025_),
    .I2(_1024_),
    .I3(1'h0),
    .O(_2458_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3592_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [10]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _3593_ (
    .I0(_0613_),
    .I1(_2447_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) _3594_ (
    .I0(_1026_),
    .I1(_1035_),
    .I2(_0959_),
    .I3(_1034_),
    .O(_2447_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _3595_ (
    .I0(_1027_),
    .I1(_1032_),
    .I2(_1033_),
    .I3(_2149_),
    .O(_1026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3596_ (
    .I0(_1028_),
    .I1(_0490_),
    .I2(_1907_),
    .I3(1'h0),
    .O(_1027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3597_ (
    .I0(\core.cpu.di_reg [2]),
    .I1(_0514_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1907_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3598_ (
    .I0(_1031_),
    .I1(_0613_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3599_ (
    .I0(_1029_),
    .I1(_1030_),
    .I2(_1698_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0613_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3600_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [2]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _3601_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [2]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3602_ (
    .I0(\core.cpu.i_tv80_core.PC [10]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [10]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3603_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [10]),
    .I2(_1904_),
    .I3(\core.cpu.i_tv80_core.PC [10]),
    .O(_1032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _3604_ (
    .I0(_0613_),
    .I1(_0205_),
    .I2(_0966_),
    .I3(\core.cpu.i_tv80_core.ACC [2]),
    .O(_1033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3605_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [10]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3606_ (
    .I0(_2149_),
    .I1(\core.cpu.i_tv80_core.I [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3607_ (
    .I0(_1037_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3608_ (
    .I0(_0583_),
    .I1(\core.cpu.di_reg [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _3609_ (
    .I0(_1036_),
    .I1(_1025_),
    .I2(_1024_),
    .I3(\core.reset_n ),
    .O(_2091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3610_ (
    .I0(\core.cpu.di_reg [5]),
    .I1(_2450_),
    .I2(_0583_),
    .I3(1'h0),
    .O(_2453_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _3611_ (
    .I0(_1045_),
    .I1(_1038_),
    .I2(_0616_),
    .I3(_0961_),
    .O(_2450_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha300)
  ) _3612_ (
    .I0(\core.cpu.i_tv80_core.I [5]),
    .I1(_1914_),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3613_ (
    .I0(_1039_),
    .I1(_1913_),
    .I2(_1043_),
    .I3(_1044_),
    .O(_1914_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3614_ (
    .I0(\core.cpu.di_reg [5]),
    .I1(_0517_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3615_ (
    .I0(_1042_),
    .I1(_0616_),
    .I2(_2142_),
    .I3(_0490_),
    .O(_1913_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3616_ (
    .I0(_1040_),
    .I1(_1041_),
    .I2(_1700_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0616_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3617_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [5]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _3618_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [5]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3619_ (
    .I0(\core.cpu.i_tv80_core.PC [13]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [13]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3620_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [13]),
    .I2(_1904_),
    .I3(\core.cpu.i_tv80_core.PC [13]),
    .O(_1043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _3621_ (
    .I0(_0616_),
    .I1(_0205_),
    .I2(_0966_),
    .I3(\core.cpu.i_tv80_core.ACC [5]),
    .O(_1044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3622_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [13]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3623_ (
    .I0(\core.cpu.di_reg [6]),
    .I1(_2451_),
    .I2(_0583_),
    .I3(1'h0),
    .O(_2454_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _3624_ (
    .I0(_1052_),
    .I1(_1703_),
    .I2(_0617_),
    .I3(_0961_),
    .O(_2451_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3625_ (
    .I0(_1047_),
    .I1(_0490_),
    .I2(_1908_),
    .I3(1'h0),
    .O(_1046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3626_ (
    .I0(\core.cpu.di_reg [6]),
    .I1(_0518_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1908_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3627_ (
    .I0(_1050_),
    .I1(_0617_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3628_ (
    .I0(_1048_),
    .I1(_1049_),
    .I2(_1705_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0617_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3629_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [6]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _3630_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [6]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3631_ (
    .I0(\core.cpu.i_tv80_core.PC [14]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [14]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3632_ (
    .I0(_1904_),
    .I1(\core.cpu.i_tv80_core.PC [14]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3633_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [14]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3634_ (
    .I0(\core.cpu.di_reg [7]),
    .I1(_2452_),
    .I2(_0583_),
    .I3(1'h0),
    .O(_2455_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _3635_ (
    .I0(_1061_),
    .I1(_1053_),
    .I2(_0618_),
    .I3(_0961_),
    .O(_2452_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha300)
  ) _3636_ (
    .I0(\core.cpu.i_tv80_core.I [7]),
    .I1(_1916_),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3637_ (
    .I0(_1054_),
    .I1(_1060_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1916_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3638_ (
    .I0(_1058_),
    .I1(_0490_),
    .I2(_1909_),
    .I3(_1055_),
    .O(_1054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3639_ (
    .I0(\core.cpu.di_reg [7]),
    .I1(_0519_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1909_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _3640_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [15]),
    .I2(_0618_),
    .I3(_0205_),
    .O(_1055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _3641_ (
    .I0(_1056_),
    .I1(_1057_),
    .I2(_1707_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0618_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3642_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [7]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _3643_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [7]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3644_ (
    .I0(_1059_),
    .I1(_0618_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3645_ (
    .I0(\core.cpu.i_tv80_core.PC [15]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [15]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3646_ (
    .I0(\core.cpu.i_tv80_core.PC [15]),
    .I1(_1904_),
    .I2(_0966_),
    .I3(\core.cpu.i_tv80_core.ACC [7]),
    .O(_1060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3647_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [15]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'he)
  ) _3648_ (
    .I0(_0807_),
    .I1(_2374_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2438_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3649_ (
    .I0(_2374_),
    .I1(_1980_),
    .I2(_0422_),
    .I3(_1981_),
    .O(_2439_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3650_ (
    .I0(_0404_),
    .I1(\core.uart0.uart0.DLM [0]),
    .I2(_1062_),
    .I3(_0644_),
    .O(_0505_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3651_ (
    .I0(\core.uart0.uart0.MSR [0]),
    .I1(_0483_),
    .I2(_1063_),
    .I3(_1065_),
    .O(_1062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _3652_ (
    .I0(_0410_),
    .I1(\core.uart0.uart0.DLL [0]),
    .I2(_0570_),
    .I3(_1064_),
    .O(_1063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3653_ (
    .I0(\core.uart0.uart0.LSR [5]),
    .I1(\core.uart0.uart0.IER [1]),
    .I2(_0645_),
    .I3(_0438_),
    .O(_1064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3654_ (
    .I0(\core.uart0.uart0.LSR [0]),
    .I1(\core.uart0.uart0.IER [0]),
    .I2(_2619_),
    .I3(1'h0),
    .O(_0645_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3655_ (
    .I0(_2622_),
    .I1(\core.uart0.uart0.IER [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2619_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3656_ (
    .I0(\core.uart0.uart0.LSR [1]),
    .I1(\core.uart0.uart0.LSR [2]),
    .I2(\core.uart0.uart0.LSR [3]),
    .I3(\core.uart0.uart0.LSR [4]),
    .O(_2622_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) _3657_ (
    .I0(_2623_),
    .I1(_2624_),
    .I2(\core.uart0.uart0.MCR [4]),
    .I3(\core.uart0.uart0.IER [3]),
    .O(_0570_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3658_ (
    .I0(\core.uart0.uart0.MCR [0]),
    .I1(\core.uart0.uart0.MCR [1]),
    .I2(\core.uart0.uart0.MCR [2]),
    .I3(\core.uart0.uart0.MCR [3]),
    .O(_2624_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3659_ (
    .I0(\core.uart0.uart0.MSR [0]),
    .I1(\core.uart0.uart0.MSR [1]),
    .I2(\core.uart0.uart0.MSR [2]),
    .I3(\core.uart0.uart0.MSR [3]),
    .O(_2623_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3660_ (
    .I0(\core.uart0.uart0.IER [0]),
    .I1(_0409_),
    .I2(_1067_),
    .I3(_1066_),
    .O(_1065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3661_ (
    .I0(\core.uart0.uart0.RBR [0]),
    .I1(_2620_),
    .I2(_0351_),
    .I3(1'h0),
    .O(_1066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3662_ (
    .I0(\core.uart0.uart0.MCR [0]),
    .I1(_0449_),
    .I2(_0439_),
    .I3(\core.uart0.uart0.LCR [0]),
    .O(_0351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3663_ (
    .I0(_0448_),
    .I1(\core.uart0.uart0.SCR [0]),
    .I2(_0437_),
    .I3(\core.uart0.uart0.LSR [0]),
    .O(_1067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3664_ (
    .I0(_2101_),
    .I1(_1068_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0644_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3665_ (
    .I0(\core.cpu.rd_n ),
    .I1(\core.cpu.wr_n ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _3666_ (
    .I0(_0636_),
    .I1(\core.ram.spram_q [0]),
    .I2(_1875_),
    .I3(_1876_),
    .O(_1069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3667_ (
    .I0(_0644_),
    .I1(_1070_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1876_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3668_ (
    .I0(_0632_),
    .I1(_0642_),
    .I2(_0636_),
    .I3(_0634_),
    .O(_1070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3669_ (
    .I0(_2102_),
    .I1(_1068_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0632_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3670_ (
    .I0(_0804_),
    .I1(_1068_),
    .I2(\core.cpu.i_tv80_core.A [5]),
    .I3(\core.cpu.i_tv80_core.A [6]),
    .O(_0642_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3671_ (
    .I0(\core.cpu.mreq_n ),
    .I1(_0042_),
    .I2(_1068_),
    .I3(\core.cpu.i_tv80_core.A [15]),
    .O(_0636_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _3672_ (
    .I0(\core.cpu.i_tv80_core.A [5]),
    .I1(_1068_),
    .I2(_0804_),
    .I3(\core.cpu.i_tv80_core.A [6]),
    .O(_0634_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3673_ (
    .I0(_0162_),
    .I1(_1873_),
    .I2(_0197_),
    .I3(1'h0),
    .O(_1875_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3674_ (
    .I0(_0160_),
    .I1(_0190_),
    .I2(_0342_),
    .I3(1'h0),
    .O(_0197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3675_ (
    .I0(_0189_),
    .I1(_0158_),
    .I2(_0188_),
    .I3(_0156_),
    .O(_0342_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3676_ (
    .I0(_0188_),
    .I1(_0189_),
    .I2(_0190_),
    .I3(1'h0),
    .O(_1873_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3677_ (
    .I0(_0421_),
    .I1(_0447_),
    .I2(_1072_),
    .I3(_0642_),
    .O(_1071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3678_ (
    .I0(\core.spi0.master.CPHA ),
    .I1(_0441_),
    .I2(_1073_),
    .I3(_1074_),
    .O(_1072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3679_ (
    .I0(_0449_),
    .I1(\core.spi0.master.data_read [0]),
    .I2(_0439_),
    .I3(\core.spi0.master.start ),
    .O(_1073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3680_ (
    .I0(_0438_),
    .I1(\core.spi0.reg_clockdiv [0]),
    .I2(_0437_),
    .I3(\core.spi0.reg_data_wr [0]),
    .O(_1074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3681_ (
    .I0(\core.i2c0.master.start ),
    .I1(_0439_),
    .I2(_0437_),
    .I3(\core.i2c0.reg_data_wr [0]),
    .O(_1075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3682_ (
    .I0(_1076_),
    .I1(\core.ioporta.out_2 [0]),
    .I2(_2052_),
    .I3(_0634_),
    .O(_0509_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) _3683_ (
    .I0(\core.ioporta.cfgreg [0]),
    .I1(\core.ioporta.out_1 [0]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(\core.cpu.i_tv80_core.A [1]),
    .O(_2052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3684_ (
    .I0(\core.cpu.i_tv80_core.A [1]),
    .I1(\core.ioporta.cfgreg [1]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(1'h0),
    .O(_1076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbffe)
  ) _3685_ (
    .I0(\core.i2c0.master.fsm_state [3]),
    .I1(\core.i2c0.master.fsm_state [1]),
    .I2(\core.i2c0.master.fsm_state [2]),
    .I3(\core.i2c0.master.fsm_state [0]),
    .O(_0629_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3686_ (
    .I0(_1077_),
    .I1(\core.cpu.di [0]),
    .I2(_1078_),
    .I3(1'h0),
    .O(_2430_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) _3687_ (
    .I0(\core.cpu.i_tv80_core.Halt_FF ),
    .I1(_2146_),
    .I2(\core.cpu.i_tv80_core.NMICycle ),
    .I3(_2374_),
    .O(_1077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3688_ (
    .I0(_2374_),
    .I1(\core.cpu.i_tv80_core.IStatus [1]),
    .I2(\core.cpu.i_tv80_core.IStatus [0]),
    .I3(\core.cpu.i_tv80_core.IntCycle ),
    .O(_1078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _3689_ (
    .I0(_1079_),
    .I1(_1085_),
    .I2(1'h0),
    .I3(1'h0),
    .O(\core.cpu.di [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3690_ (
    .I0(\core.ram.spram_q [1]),
    .I1(_0636_),
    .I2(_1080_),
    .I3(_1082_),
    .O(_1079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3691_ (
    .I0(_1873_),
    .I1(_0163_),
    .I2(_0198_),
    .I3(_1876_),
    .O(_1080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3692_ (
    .I0(_0157_),
    .I1(_0188_),
    .I2(_1081_),
    .I3(1'h0),
    .O(_0198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3693_ (
    .I0(_0190_),
    .I1(_0161_),
    .I2(_0189_),
    .I3(_0159_),
    .O(_1081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3694_ (
    .I0(_0637_),
    .I1(_0642_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3695_ (
    .I0(\core.spi0.reg_clockdiv [1]),
    .I1(_0438_),
    .I2(_1083_),
    .I3(_1084_),
    .O(_0637_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3696_ (
    .I0(\core.spi0.master.data_read [1]),
    .I1(_0449_),
    .I2(_0439_),
    .I3(\core.spi0.master.finish ),
    .O(_1083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3697_ (
    .I0(\core.spi0.master.CPOL ),
    .I1(_0441_),
    .I2(_0437_),
    .I3(\core.spi0.reg_data_wr [1]),
    .O(_1084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3698_ (
    .I0(_1086_),
    .I1(_1093_),
    .I2(_0644_),
    .I3(_1090_),
    .O(_1085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3699_ (
    .I0(\core.uart0.uart0.LCR [1]),
    .I1(_0439_),
    .I2(_1087_),
    .I3(_1089_),
    .O(_1086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3700_ (
    .I0(\core.uart0.uart0.MCR [1]),
    .I1(_0449_),
    .I2(_2088_),
    .I3(_1088_),
    .O(_1087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3701_ (
    .I0(_2649_),
    .I1(_2619_),
    .I2(_0438_),
    .I3(1'h0),
    .O(_2088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3702_ (
    .I0(\core.uart0.uart0.LSR [0]),
    .I1(\core.uart0.uart0.IER [0]),
    .I2(\core.uart0.uart0.IER [1]),
    .I3(\core.uart0.uart0.LSR [5]),
    .O(_2649_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3703_ (
    .I0(_0404_),
    .I1(\core.uart0.uart0.DLM [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3704_ (
    .I0(_2620_),
    .I1(\core.uart0.uart0.RBR [1]),
    .I2(_0409_),
    .I3(\core.uart0.uart0.IER [1]),
    .O(_1089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _3705_ (
    .I0(_0344_),
    .I1(_0343_),
    .I2(_0632_),
    .I3(_1091_),
    .O(_1090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3706_ (
    .I0(_1092_),
    .I1(\core.ioporta.out_1 [1]),
    .I2(_2048_),
    .I3(_0634_),
    .O(_1091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _3707_ (
    .I0(\core.ioporta.out_2 [1]),
    .I1(\core.ioporta.cfgreg [1]),
    .I2(\core.cpu.i_tv80_core.A [1]),
    .I3(\core.cpu.i_tv80_core.A [0]),
    .O(_2048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _3708_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(\core.ioporta.cfgreg [0]),
    .I3(1'h0),
    .O(_1092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3709_ (
    .I0(\core.i2c0.master.restart ),
    .I1(_0439_),
    .I2(_0438_),
    .I3(\core.i2c0.reg_clockdiv [1]),
    .O(_0344_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3710_ (
    .I0(_0449_),
    .I1(\core.i2c0.master.data_read [1]),
    .I2(_0437_),
    .I3(\core.i2c0.reg_data_wr [1]),
    .O(_0343_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3711_ (
    .I0(\core.uart0.uart0.DLL [1]),
    .I1(_0410_),
    .I2(_1094_),
    .I3(_0382_),
    .O(_1093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3712_ (
    .I0(\core.uart0.uart0.MSR [1]),
    .I1(_0483_),
    .I2(_0437_),
    .I3(\core.uart0.uart0.LSR [1]),
    .O(_0382_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3713_ (
    .I0(_0448_),
    .I1(\core.uart0.uart0.SCR [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3714_ (
    .I0(_1077_),
    .I1(\core.cpu.di [1]),
    .I2(_1078_),
    .I3(1'h0),
    .O(_2431_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hbf)
  ) _3715_ (
    .I0(_0506_),
    .I1(_1095_),
    .I2(_1103_),
    .I3(1'h0),
    .O(\core.cpu.di [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3716_ (
    .I0(\core.ram.spram_q [2]),
    .I1(_0636_),
    .I2(_1096_),
    .I3(_1098_),
    .O(_1095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3717_ (
    .I0(_1873_),
    .I1(_0170_),
    .I2(_0195_),
    .I3(_1876_),
    .O(_1096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3718_ (
    .I0(_0166_),
    .I1(_0189_),
    .I2(_1097_),
    .I3(1'h0),
    .O(_0195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3719_ (
    .I0(_0190_),
    .I1(_0168_),
    .I2(_0188_),
    .I3(_0164_),
    .O(_1097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _3720_ (
    .I0(_2056_),
    .I1(_1099_),
    .I2(_0374_),
    .I3(_0642_),
    .O(_1098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3721_ (
    .I0(_0441_),
    .I1(\core.spi0.reg_config [2]),
    .I2(_0439_),
    .I3(\core.spi0.reg_command [2]),
    .O(_1099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3722_ (
    .I0(_0438_),
    .I1(\core.spi0.reg_clockdiv [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3723_ (
    .I0(_0449_),
    .I1(\core.spi0.master.data_read [2]),
    .I2(_0437_),
    .I3(\core.spi0.reg_data_wr [2]),
    .O(_0374_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3724_ (
    .I0(_0448_),
    .I1(\core.uart0.uart0.SCR [2]),
    .I2(_0439_),
    .I3(\core.uart0.uart0.LCR [2]),
    .O(_1100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3725_ (
    .I0(_2620_),
    .I1(\core.uart0.uart0.RBR [2]),
    .I2(_0409_),
    .I3(\core.uart0.uart0.IER [2]),
    .O(_1101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3726_ (
    .I0(\core.uart0.uart0.MCR [2]),
    .I1(_0449_),
    .I2(_0410_),
    .I3(\core.uart0.uart0.DLL [2]),
    .O(_1102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _3727_ (
    .I0(_0346_),
    .I1(_0345_),
    .I2(_0632_),
    .I3(_0510_),
    .O(_1103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3728_ (
    .I0(_1076_),
    .I1(\core.ioporta.out_2 [2]),
    .I2(_2053_),
    .I3(_0634_),
    .O(_0510_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) _3729_ (
    .I0(\core.ioporta.cfgreg [0]),
    .I1(\core.ioporta.out_1 [2]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(\core.cpu.i_tv80_core.A [1]),
    .O(_2053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3730_ (
    .I0(\core.i2c0.master.stop ),
    .I1(_0439_),
    .I2(_0438_),
    .I3(\core.i2c0.reg_clockdiv [2]),
    .O(_0346_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3731_ (
    .I0(_0449_),
    .I1(\core.i2c0.master.data_read [2]),
    .I2(_0437_),
    .I3(\core.i2c0.reg_data_wr [2]),
    .O(_0345_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3732_ (
    .I0(_1077_),
    .I1(\core.cpu.di [2]),
    .I2(_1078_),
    .I3(1'h0),
    .O(_2432_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h4f)
  ) _3733_ (
    .I0(_1874_),
    .I1(_1876_),
    .I2(_0511_),
    .I3(1'h0),
    .O(\core.cpu.di [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _3734_ (
    .I0(_0642_),
    .I1(_0638_),
    .I2(_1104_),
    .I3(_1110_),
    .O(_0511_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _3735_ (
    .I0(_1109_),
    .I1(_1105_),
    .I2(_2089_),
    .I3(_0644_),
    .O(_1104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3736_ (
    .I0(\core.uart0.uart0.IER [3]),
    .I1(_0409_),
    .I2(_1108_),
    .I3(_1106_),
    .O(_1105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3737_ (
    .I0(\core.uart0.uart0.LSR [3]),
    .I1(_0437_),
    .I2(_1107_),
    .I3(1'h0),
    .O(_1106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3738_ (
    .I0(_0448_),
    .I1(\core.uart0.uart0.SCR [3]),
    .I2(_0439_),
    .I3(\core.uart0.uart0.LCR [3]),
    .O(_1107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3739_ (
    .I0(\core.uart0.uart0.MCR [3]),
    .I1(_0449_),
    .I2(_0483_),
    .I3(\core.uart0.uart0.MSR [3]),
    .O(_1108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3740_ (
    .I0(_0404_),
    .I1(\core.uart0.uart0.DLM [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _3741_ (
    .I0(\core.uart0.uart0.RBR [3]),
    .I1(\core.uart0.uart0.DLL [3]),
    .I2(\core.uart0.uart0.LCR [7]),
    .I3(_0447_),
    .O(_2089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3742_ (
    .I0(\core.ram.spram_q [3]),
    .I1(_0636_),
    .I2(_1111_),
    .I3(_1112_),
    .O(_1110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3743_ (
    .I0(_0347_),
    .I1(_0348_),
    .I2(_0632_),
    .I3(1'h0),
    .O(_1111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3744_ (
    .I0(\core.i2c0.master.mode_rw ),
    .I1(_0439_),
    .I2(_0438_),
    .I3(\core.i2c0.reg_clockdiv [3]),
    .O(_0348_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3745_ (
    .I0(_0449_),
    .I1(\core.i2c0.master.data_read [3]),
    .I2(_0437_),
    .I3(\core.i2c0.reg_data_wr [3]),
    .O(_0347_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3746_ (
    .I0(_1092_),
    .I1(\core.ioporta.out_1 [3]),
    .I2(_2049_),
    .I3(_0634_),
    .O(_1112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _3747_ (
    .I0(\core.ioporta.out_2 [3]),
    .I1(\core.ioporta.cfgreg [1]),
    .I2(\core.cpu.i_tv80_core.A [1]),
    .I3(\core.cpu.i_tv80_core.A [0]),
    .O(_2049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3748_ (
    .I0(\core.spi0.reg_command [3]),
    .I1(_0439_),
    .I2(_1113_),
    .I3(_1114_),
    .O(_0638_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3749_ (
    .I0(_0449_),
    .I1(\core.spi0.master.data_read [3]),
    .I2(_0438_),
    .I3(\core.spi0.reg_clockdiv [3]),
    .O(_1113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3750_ (
    .I0(_0441_),
    .I1(\core.spi0.reg_config [3]),
    .I2(_0437_),
    .I3(\core.spi0.reg_data_wr [3]),
    .O(_1114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3751_ (
    .I0(_0171_),
    .I1(_1873_),
    .I2(_0196_),
    .I3(1'h0),
    .O(_1874_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3752_ (
    .I0(_0165_),
    .I1(_0188_),
    .I2(_1115_),
    .I3(1'h0),
    .O(_0196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3753_ (
    .I0(_0190_),
    .I1(_0169_),
    .I2(_0189_),
    .I3(_0167_),
    .O(_1115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3754_ (
    .I0(_1077_),
    .I1(\core.cpu.di [3]),
    .I2(_1078_),
    .I3(1'h0),
    .O(_2433_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) _3755_ (
    .I0(\core.ram.spram_q [4]),
    .I1(_0636_),
    .I2(_1116_),
    .I3(_1117_),
    .O(\core.cpu.di [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3756_ (
    .I0(_1873_),
    .I1(_0178_),
    .I2(_0193_),
    .I3(_1876_),
    .O(_1116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3757_ (
    .I0(_0176_),
    .I1(_0190_),
    .I2(_0358_),
    .I3(1'h0),
    .O(_0193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3758_ (
    .I0(_0174_),
    .I1(_0189_),
    .I2(_0188_),
    .I3(_0172_),
    .O(_0358_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _3759_ (
    .I0(_0642_),
    .I1(_0639_),
    .I2(_0507_),
    .I3(_1124_),
    .O(_1117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3760_ (
    .I0(_1120_),
    .I1(_1118_),
    .I2(_0644_),
    .I3(1'h0),
    .O(_0507_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3761_ (
    .I0(\core.uart0.uart0.IER [4]),
    .I1(_0409_),
    .I2(_1119_),
    .I3(1'h0),
    .O(_1118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3762_ (
    .I0(\core.uart0.uart0.RBR [4]),
    .I1(_2620_),
    .I2(_0404_),
    .I3(\core.uart0.uart0.DLM [4]),
    .O(_1119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3763_ (
    .I0(\core.uart0.uart0.LSR [4]),
    .I1(_0437_),
    .I2(_1121_),
    .I3(_1123_),
    .O(_1120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3764_ (
    .I0(\core.uart0.uart0.DLL [4]),
    .I1(_0410_),
    .I2(_1122_),
    .I3(1'h0),
    .O(_1121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3765_ (
    .I0(\core.uart0.uart0.MCR [4]),
    .I1(_0449_),
    .I2(_0483_),
    .I3(\core.uart0.uart0.MSR [4]),
    .O(_1122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3766_ (
    .I0(_0448_),
    .I1(\core.uart0.uart0.SCR [4]),
    .I2(_0439_),
    .I3(\core.uart0.uart0.LCR [4]),
    .O(_1123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _3767_ (
    .I0(_0349_),
    .I1(_0350_),
    .I2(_0632_),
    .I3(_1125_),
    .O(_1124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3768_ (
    .I0(_1076_),
    .I1(\core.ioporta.out_2 [4]),
    .I2(_2054_),
    .I3(_0634_),
    .O(_1125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) _3769_ (
    .I0(\core.ioporta.out_1 [4]),
    .I1(\core.ioporta.cfgreg [0]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(\core.cpu.i_tv80_core.A [1]),
    .O(_2054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3770_ (
    .I0(_0449_),
    .I1(\core.i2c0.master.data_read [4]),
    .I2(_0437_),
    .I3(\core.i2c0.reg_data_wr [4]),
    .O(_0349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3771_ (
    .I0(_0439_),
    .I1(\core.i2c0.master.ack_sda ),
    .I2(_0438_),
    .I3(\core.i2c0.reg_clockdiv [4]),
    .O(_0350_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3772_ (
    .I0(\core.spi0.reg_command [4]),
    .I1(_0439_),
    .I2(_1126_),
    .I3(_1127_),
    .O(_0639_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3773_ (
    .I0(_0449_),
    .I1(\core.spi0.master.data_read [4]),
    .I2(_0438_),
    .I3(\core.spi0.reg_clockdiv [4]),
    .O(_1126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3774_ (
    .I0(_0441_),
    .I1(\core.spi0.reg_config [4]),
    .I2(_0437_),
    .I3(\core.spi0.reg_data_wr [4]),
    .O(_1127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3775_ (
    .I0(_1077_),
    .I1(\core.cpu.di [4]),
    .I2(_1078_),
    .I3(1'h0),
    .O(_2434_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3776_ (
    .I0(_1873_),
    .I1(_0179_),
    .I2(_0194_),
    .I3(_1876_),
    .O(_1128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3777_ (
    .I0(_0177_),
    .I1(_0190_),
    .I2(_0357_),
    .I3(1'h0),
    .O(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3778_ (
    .I0(_0175_),
    .I1(_0189_),
    .I2(_0188_),
    .I3(_0173_),
    .O(_0357_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3779_ (
    .I0(_0439_),
    .I1(\core.i2c0.reg_command [5]),
    .I2(_0437_),
    .I3(\core.i2c0.reg_data_wr [5]),
    .O(_1129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3780_ (
    .I0(_0441_),
    .I1(\core.spi0.reg_config [5]),
    .I2(_0439_),
    .I3(\core.spi0.reg_command [5]),
    .O(_1130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3781_ (
    .I0(_0449_),
    .I1(\core.spi0.master.data_read [5]),
    .I2(_0437_),
    .I3(\core.spi0.reg_data_wr [5]),
    .O(_0375_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3782_ (
    .I0(_1092_),
    .I1(\core.ioporta.out_1 [5]),
    .I2(_2050_),
    .I3(_0634_),
    .O(_1131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _3783_ (
    .I0(\core.ioporta.out_2 [5]),
    .I1(\core.ioporta.cfgreg [1]),
    .I2(\core.cpu.i_tv80_core.A [1]),
    .I3(\core.cpu.i_tv80_core.A [0]),
    .O(_2050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3784_ (
    .I0(\core.uart0.uart0.RBR [5]),
    .I1(_2620_),
    .I2(_2087_),
    .I3(_1133_),
    .O(_1132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3785_ (
    .I0(\core.uart0.uart0.IER [5]),
    .I1(_0409_),
    .I2(_1134_),
    .I3(_1135_),
    .O(_1133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3786_ (
    .I0(\core.uart0.uart0.MSR [5]),
    .I1(_0483_),
    .I2(_0410_),
    .I3(\core.uart0.uart0.DLL [5]),
    .O(_1134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3787_ (
    .I0(_0449_),
    .I1(\core.uart0.uart0.MCR [5]),
    .I2(_0404_),
    .I3(\core.uart0.uart0.DLM [5]),
    .O(_1135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3788_ (
    .I0(_0437_),
    .I1(\core.uart0.uart0.LSR [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3789_ (
    .I0(_0448_),
    .I1(\core.uart0.uart0.SCR [5]),
    .I2(_0439_),
    .I3(\core.uart0.uart0.LCR [5]),
    .O(_1136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3790_ (
    .I0(_1077_),
    .I1(\core.cpu.di [5]),
    .I2(_1078_),
    .I3(1'h0),
    .O(_2435_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3791_ (
    .I0(_0636_),
    .I1(\core.ram.spram_q [6]),
    .I2(_1137_),
    .I3(1'h0),
    .O(\core.cpu.di [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3792_ (
    .I0(_1138_),
    .I1(_0508_),
    .I2(_1145_),
    .I3(1'h0),
    .O(_1137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3793_ (
    .I0(_1873_),
    .I1(_0186_),
    .I2(_0191_),
    .I3(_1876_),
    .O(_1138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3794_ (
    .I0(_0180_),
    .I1(_0188_),
    .I2(_1139_),
    .I3(1'h0),
    .O(_0191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3795_ (
    .I0(_0190_),
    .I1(_0184_),
    .I2(_0189_),
    .I3(_0182_),
    .O(_1139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _3796_ (
    .I0(_1144_),
    .I1(_1140_),
    .I2(_1143_),
    .I3(_0644_),
    .O(_0508_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3797_ (
    .I0(\core.uart0.uart0.IER [6]),
    .I1(_0409_),
    .I2(_1142_),
    .I3(_1141_),
    .O(_1140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3798_ (
    .I0(\core.uart0.uart0.RBR [6]),
    .I1(_2620_),
    .I2(_0404_),
    .I3(\core.uart0.uart0.DLM [6]),
    .O(_1141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3799_ (
    .I0(_0448_),
    .I1(\core.uart0.uart0.SCR [6]),
    .I2(_0439_),
    .I3(\core.uart0.uart0.LCR [6]),
    .O(_1142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3800_ (
    .I0(_0437_),
    .I1(\core.uart0.uart0.LSR [6]),
    .I2(_0410_),
    .I3(\core.uart0.uart0.DLL [6]),
    .O(_1143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3801_ (
    .I0(_0449_),
    .I1(\core.uart0.uart0.MCR [6]),
    .I2(_0483_),
    .I3(\core.uart0.uart0.MSR [6]),
    .O(_1144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) _3802_ (
    .I0(_0630_),
    .I1(_0632_),
    .I2(_1146_),
    .I3(_1149_),
    .O(_1145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _3803_ (
    .I0(_2057_),
    .I1(_1147_),
    .I2(_0376_),
    .I3(_0642_),
    .O(_1146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3804_ (
    .I0(_0441_),
    .I1(\core.spi0.reg_config [6]),
    .I2(_0439_),
    .I3(\core.spi0.reg_command [6]),
    .O(_1147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3805_ (
    .I0(_0438_),
    .I1(\core.spi0.reg_clockdiv [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3806_ (
    .I0(_0449_),
    .I1(\core.spi0.master.data_read [6]),
    .I2(_0437_),
    .I3(\core.spi0.reg_data_wr [6]),
    .O(_0376_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3807_ (
    .I0(\core.i2c0.master.data_read [6]),
    .I1(_0449_),
    .I2(_2037_),
    .I3(_1148_),
    .O(_0630_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3808_ (
    .I0(_0438_),
    .I1(\core.i2c0.reg_clockdiv [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3809_ (
    .I0(_0439_),
    .I1(\core.i2c0.reg_command [6]),
    .I2(_0437_),
    .I3(\core.i2c0.reg_data_wr [6]),
    .O(_1148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3810_ (
    .I0(_1076_),
    .I1(\core.ioporta.out_2 [6]),
    .I2(_2055_),
    .I3(_0634_),
    .O(_1149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) _3811_ (
    .I0(\core.ioporta.out_1 [6]),
    .I1(\core.ioporta.cfgreg [0]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(\core.cpu.i_tv80_core.A [1]),
    .O(_2055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3812_ (
    .I0(_1077_),
    .I1(\core.cpu.di [6]),
    .I2(_1078_),
    .I3(1'h0),
    .O(_2436_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) _3813_ (
    .I0(_0644_),
    .I1(_0647_),
    .I2(_1160_),
    .I3(_1150_),
    .O(\core.cpu.di [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3814_ (
    .I0(\core.ram.spram_q [7]),
    .I1(_0636_),
    .I2(_1151_),
    .I3(_1152_),
    .O(_1150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _3815_ (
    .I0(_1873_),
    .I1(_0187_),
    .I2(_0192_),
    .I3(_1876_),
    .O(_1151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3816_ (
    .I0(_0185_),
    .I1(_0190_),
    .I2(_0352_),
    .I3(1'h0),
    .O(_0192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3817_ (
    .I0(_0189_),
    .I1(_0183_),
    .I2(_0188_),
    .I3(_0181_),
    .O(_0352_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) _3818_ (
    .I0(_0641_),
    .I1(_0642_),
    .I2(_0631_),
    .I3(_0632_),
    .O(_1152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3819_ (
    .I0(\core.spi0.reg_clockdiv [7]),
    .I1(_0438_),
    .I2(_1153_),
    .I3(_1154_),
    .O(_0641_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3820_ (
    .I0(\core.spi0.master.data_read [7]),
    .I1(_0449_),
    .I2(_0439_),
    .I3(\core.spi0.reg_command [7]),
    .O(_1153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3821_ (
    .I0(_0441_),
    .I1(\core.spi0.reg_config [7]),
    .I2(_0437_),
    .I3(\core.spi0.reg_data_wr [7]),
    .O(_1154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3822_ (
    .I0(\core.i2c0.master.data_read [7]),
    .I1(_0449_),
    .I2(_2038_),
    .I3(_1155_),
    .O(_0631_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3823_ (
    .I0(_0439_),
    .I1(\core.i2c0.reg_command [7]),
    .I2(_0437_),
    .I3(\core.i2c0.reg_data_wr [7]),
    .O(_1155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3824_ (
    .I0(_0438_),
    .I1(\core.i2c0.reg_clockdiv [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3825_ (
    .I0(\core.uart0.uart0.DLM [7]),
    .I1(_0404_),
    .I2(_1156_),
    .I3(_1159_),
    .O(_0647_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3826_ (
    .I0(\core.uart0.uart0.MSR [7]),
    .I1(_0483_),
    .I2(_1157_),
    .I3(_0366_),
    .O(_1156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3827_ (
    .I0(\core.uart0.uart0.DLL [7]),
    .I1(_0410_),
    .I2(_1158_),
    .I3(1'h0),
    .O(_1157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3828_ (
    .I0(\core.uart0.uart0.SCR [7]),
    .I1(_0448_),
    .I2(_0437_),
    .I3(\core.uart0.uart0.LSR [7]),
    .O(_1158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3829_ (
    .I0(_0449_),
    .I1(\core.uart0.uart0.MCR [7]),
    .I2(_0439_),
    .I3(\core.uart0.uart0.LCR [7]),
    .O(_0366_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3830_ (
    .I0(\core.uart0.uart0.RBR [7]),
    .I1(_2620_),
    .I2(_0409_),
    .I3(\core.uart0.uart0.IER [7]),
    .O(_1159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _3831_ (
    .I0(_1092_),
    .I1(\core.ioporta.out_1 [7]),
    .I2(_2051_),
    .I3(_0634_),
    .O(_1160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _3832_ (
    .I0(\core.ioporta.out_2 [7]),
    .I1(\core.ioporta.cfgreg [1]),
    .I2(\core.cpu.i_tv80_core.A [1]),
    .I3(\core.cpu.i_tv80_core.A [0]),
    .O(_2051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _3833_ (
    .I0(_1077_),
    .I1(\core.cpu.di [7]),
    .I2(_1078_),
    .I3(1'h0),
    .O(_2437_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fee)
  ) _3834_ (
    .I0(_1176_),
    .I1(_1161_),
    .I2(_0592_),
    .I3(_1185_),
    .O(_2429_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) _3835_ (
    .I0(_2428_),
    .I1(_0578_),
    .I2(_1162_),
    .I3(_2161_),
    .O(_1161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3836_ (
    .I0(_0445_),
    .I1(_2522_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(1'h0),
    .O(_1162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _3837_ (
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_1926_),
    .O(_0423_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3838_ (
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(\core.cpu.i_tv80_core.BusA [4]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(1'h0),
    .O(_2478_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h53)
  ) _3839_ (
    .I0(\core.cpu.i_tv80_core.BusA [6]),
    .I1(\core.cpu.i_tv80_core.BusA [4]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(1'h0),
    .O(_2479_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _3840_ (
    .I0(\core.cpu.i_tv80_core.BusA [7]),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_1925_),
    .O(_0424_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3841_ (
    .I0(\core.cpu.i_tv80_core.F [0]),
    .I1(_2495_),
    .I2(_1924_),
    .I3(_0359_),
    .O(_1925_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3842_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(_0496_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2495_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3843_ (
    .I0(_0282_),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(1'h0),
    .O(_1924_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _3844_ (
    .I0(_2529_),
    .I1(\core.cpu.i_tv80_core.BusA [7]),
    .I2(\core.cpu.i_tv80_core.BusA [6]),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_0359_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3845_ (
    .I0(_1163_),
    .I1(_1164_),
    .I2(_1166_),
    .I3(1'h0),
    .O(_1927_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3846_ (
    .I0(\core.cpu.i_tv80_core.BusB [4]),
    .I1(_2496_),
    .I2(_0537_),
    .I3(_0535_),
    .O(_1163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3847_ (
    .I0(_2495_),
    .I1(\core.cpu.i_tv80_core.BusB [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0535_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3848_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_2529_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2496_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3849_ (
    .I0(_0596_),
    .I1(\core.cpu.i_tv80_core.BusB [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0537_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3850_ (
    .I0(\core.cpu.i_tv80_core.BusB [1]),
    .I1(_2493_),
    .I2(_0536_),
    .I3(_1165_),
    .O(_1164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3851_ (
    .I0(_2497_),
    .I1(\core.cpu.i_tv80_core.BusB [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0536_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3852_ (
    .I0(_2529_),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2497_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3853_ (
    .I0(\core.cpu.i_tv80_core.BusB [6]),
    .I1(_2498_),
    .I2(_0362_),
    .I3(1'h0),
    .O(_1165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3854_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .O(_0362_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _3855_ (
    .I0(\core.cpu.i_tv80_core.BusB [0]),
    .I1(_2492_),
    .I2(_2494_),
    .I3(\core.cpu.i_tv80_core.BusB [2]),
    .O(_1166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3856_ (
    .I0(\core.cpu.i_tv80_core.F [6]),
    .I1(_1937_),
    .I2(_1168_),
    .I3(1'h0),
    .O(_1167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3857_ (
    .I0(_2499_),
    .I1(_0426_),
    .I2(_0425_),
    .I3(_0427_),
    .O(_1168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3858_ (
    .I0(_1938_),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2499_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h60)
  ) _3859_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I3(1'h0),
    .O(_1938_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) _3860_ (
    .I0(\core.cpu.i_tv80_core.BusB [2]),
    .I1(\core.cpu.i_tv80_core.BusB [6]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(_2474_),
    .O(_0426_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3861_ (
    .I0(\core.cpu.i_tv80_core.BusB [3]),
    .I1(\core.cpu.i_tv80_core.BusB [7]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(1'h0),
    .O(_2474_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) _3862_ (
    .I0(\core.cpu.i_tv80_core.BusB [0]),
    .I1(\core.cpu.i_tv80_core.BusB [4]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(_2473_),
    .O(_0425_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3863_ (
    .I0(\core.cpu.i_tv80_core.BusB [1]),
    .I1(\core.cpu.i_tv80_core.BusB [5]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(1'h0),
    .O(_2473_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3864_ (
    .I0(\core.cpu.i_tv80_core.BusA [4]),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(\core.cpu.i_tv80_core.BusA [6]),
    .I3(\core.cpu.i_tv80_core.BusA [7]),
    .O(_0427_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3865_ (
    .I0(_2472_),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1937_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _3866_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I3(1'h0),
    .O(_2472_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _3867_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .O(_0500_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3868_ (
    .I0(_2475_),
    .I1(_2480_),
    .I2(\core.cpu.i_tv80_core.F [1]),
    .I3(1'h0),
    .O(_2466_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3869_ (
    .I0(_2506_),
    .I1(_0036_),
    .I2(_2490_),
    .I3(1'h0),
    .O(_2480_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3870_ (
    .I0(_2500_),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3871_ (
    .I0(_2462_),
    .I1(\core.cpu.i_tv80_core.F [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2488_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3872_ (
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(\core.cpu.i_tv80_core.BusA [1]),
    .I2(\core.cpu.i_tv80_core.BusA [3]),
    .I3(1'h0),
    .O(_2462_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _3873_ (
    .I0(_0303_),
    .I1(_0304_),
    .I2(_0040_),
    .I3(\core.cpu.i_tv80_core.F [0]),
    .O(_2490_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3874_ (
    .I0(\core.cpu.i_tv80_core.BusA [1]),
    .I1(\core.cpu.i_tv80_core.BusA [2]),
    .I2(\core.cpu.i_tv80_core.BusA [3]),
    .I3(\core.cpu.i_tv80_core.BusA [0]),
    .O(_0304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3875_ (
    .I0(\core.cpu.i_tv80_core.BusA [5]),
    .I1(\core.cpu.i_tv80_core.BusA [6]),
    .I2(\core.cpu.i_tv80_core.BusA [4]),
    .I3(\core.cpu.i_tv80_core.BusA [7]),
    .O(_0303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3876_ (
    .I0(_2485_),
    .I1(_0027_),
    .I2(_2489_),
    .I3(1'h0),
    .O(_2475_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3877_ (
    .I0(_0528_),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_0027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3878_ (
    .I0(\core.cpu.i_tv80_core.F [0]),
    .I1(_0041_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2489_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h55c3)
  ) _3879_ (
    .I0(_2481_),
    .I1(_0003_),
    .I2(_2489_),
    .I3(\core.cpu.i_tv80_core.F [1]),
    .O(_2468_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h9)
  ) _3880_ (
    .I0(_0037_),
    .I1(_2490_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2481_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3881_ (
    .I0(_2503_),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_0037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3882_ (
    .I0(_0531_),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_0003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3883_ (
    .I0(_0530_),
    .I1(_2502_),
    .I2(\core.cpu.i_tv80_core.F [1]),
    .I3(1'h0),
    .O(_1169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3884_ (
    .I0(_2469_),
    .I1(_2470_),
    .I2(_0428_),
    .I3(_0499_),
    .O(_1170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa3c)
  ) _3885_ (
    .I0(_2482_),
    .I1(_1171_),
    .I2(_0004_),
    .I3(\core.cpu.i_tv80_core.F [1]),
    .O(_2469_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h4b)
  ) _3886_ (
    .I0(_2490_),
    .I1(_0037_),
    .I2(_0038_),
    .I3(1'h0),
    .O(_2482_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3887_ (
    .I0(_2504_),
    .I1(\core.cpu.i_tv80_core.BusA [6]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3888_ (
    .I0(_2489_),
    .I1(_0003_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3889_ (
    .I0(_0532_),
    .I1(\core.cpu.i_tv80_core.BusA [6]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3890_ (
    .I0(_2476_),
    .I1(_2483_),
    .I2(\core.cpu.i_tv80_core.F [1]),
    .I3(1'h0),
    .O(_2470_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3891_ (
    .I0(_2507_),
    .I1(_0039_),
    .I2(_2490_),
    .I3(1'h0),
    .O(_2483_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _3892_ (
    .I0(_2505_),
    .I1(\core.cpu.i_tv80_core.BusA [7]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_0039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _3893_ (
    .I0(_2486_),
    .I1(_0005_),
    .I2(_2489_),
    .I3(1'h0),
    .O(_2476_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3894_ (
    .I0(_0533_),
    .I1(\core.cpu.i_tv80_core.BusA [7]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_0005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h90)
  ) _3895_ (
    .I0(_1172_),
    .I1(\core.cpu.i_tv80_core.BusA [2]),
    .I2(_2467_),
    .I3(1'h0),
    .O(_0428_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h41)
  ) _3896_ (
    .I0(_2488_),
    .I1(\core.cpu.i_tv80_core.BusA [1]),
    .I2(\core.cpu.i_tv80_core.F [1]),
    .I3(1'h0),
    .O(_1172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3897_ (
    .I0(_1173_),
    .I1(\core.cpu.i_tv80_core.BusA [3]),
    .I2(_2488_),
    .I3(1'h0),
    .O(_2467_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3898_ (
    .I0(_0529_),
    .I1(_2501_),
    .I2(\core.cpu.i_tv80_core.F [1]),
    .I3(1'h0),
    .O(_1173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3899_ (
    .I0(_0498_),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0499_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3900_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I3(1'h0),
    .O(_0498_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3901_ (
    .I0(_1941_),
    .I1(_1942_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0429_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3902_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I3(1'h0),
    .O(_0497_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _3903_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I3(1'h0),
    .O(_1949_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3904_ (
    .I0(_1946_),
    .I1(_1945_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0431_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3905_ (
    .I0(_1943_),
    .I1(_1944_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0430_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3906_ (
    .I0(_1948_),
    .I1(_1947_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0432_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3907_ (
    .I0(_0598_),
    .I1(_1949_),
    .I2(_1729_),
    .I3(1'h0),
    .O(_1948_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _3908_ (
    .I0(\core.cpu.i_tv80_core.BusA [7]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I2(\core.cpu.i_tv80_core.BusB [7]),
    .I3(\core.cpu.i_tv80_core.i_alu.Carry7_v ),
    .O(_0598_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _3909_ (
    .I0(\core.cpu.i_tv80_core.i_alu.Q_v [6]),
    .I1(_1949_),
    .I2(_1174_),
    .I3(_1940_),
    .O(_1947_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbc00)
  ) _3910_ (
    .I0(_0497_),
    .I1(\core.cpu.i_tv80_core.BusA [6]),
    .I2(\core.cpu.i_tv80_core.BusB [6]),
    .I3(_1938_),
    .O(_1174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3911_ (
    .I0(_0498_),
    .I1(\core.cpu.i_tv80_core.BusA [6]),
    .I2(\core.cpu.i_tv80_core.BusB [6]),
    .I3(1'h0),
    .O(_1940_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3912_ (
    .I0(\core.cpu.i_tv80_core.Save_ALU_r ),
    .I1(_0865_),
    .I2(_0362_),
    .I3(1'h0),
    .O(_2161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _3913_ (
    .I0(\core.cpu.i_tv80_core.F [6]),
    .I1(\core.cpu.i_tv80_core.Fp [6]),
    .I2(_1175_),
    .I3(1'h0),
    .O(_2428_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _3914_ (
    .I0(_0822_),
    .I1(_2374_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3915_ (
    .I0(\core.cpu.di_reg [4]),
    .I1(\core.cpu.di_reg [5]),
    .I2(_1162_),
    .I3(_1177_),
    .O(_1176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3916_ (
    .I0(\core.cpu.di_reg [6]),
    .I1(\core.cpu.di_reg [7]),
    .I2(_0413_),
    .I3(1'h0),
    .O(_1177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _3917_ (
    .I0(\core.cpu.di_reg [0]),
    .I1(\core.cpu.di_reg [1]),
    .I2(\core.cpu.di_reg [2]),
    .I3(\core.cpu.di_reg [3]),
    .O(_0413_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fee)
  ) _3918_ (
    .I0(_1184_),
    .I1(_1178_),
    .I2(\core.cpu.i_tv80_core.BusB [6]),
    .I3(_0575_),
    .O(_0592_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _3919_ (
    .I0(_0499_),
    .I1(_2469_),
    .I2(_1179_),
    .I3(1'h0),
    .O(_1178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) _3920_ (
    .I0(_1923_),
    .I1(_1947_),
    .I2(_1182_),
    .I3(_1180_),
    .O(_1179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _3921_ (
    .I0(\core.cpu.i_tv80_core.BusB [6]),
    .I1(_2498_),
    .I2(_0362_),
    .I3(_1181_),
    .O(_1180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _3922_ (
    .I0(\core.cpu.i_tv80_core.BusA [6]),
    .I1(_2499_),
    .I2(_1919_),
    .I3(\core.cpu.i_tv80_core.Save_ALU_r ),
    .O(_1181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3923_ (
    .I0(\core.cpu.i_tv80_core.BusA [7]),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0500_),
    .O(_1919_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3924_ (
    .I0(_0491_),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1923_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3925_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I3(1'h0),
    .O(_0491_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3926_ (
    .I0(\core.cpu.i_tv80_core.BusB [6]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(_2498_),
    .I3(_1183_),
    .O(_1182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3927_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I3(1'h0),
    .O(_1183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _3928_ (
    .I0(_0539_),
    .I1(_2498_),
    .I2(_1967_),
    .I3(_0422_),
    .O(_0575_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _3929_ (
    .I0(\core.cpu.di_reg [6]),
    .I1(\core.cpu.i_tv80_core.Save_ALU_r ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3930_ (
    .I0(_1186_),
    .I1(\core.cpu.i_tv80_core.Read_To_Reg_r [0]),
    .I2(\core.cpu.i_tv80_core.Read_To_Reg_r [1]),
    .I3(\core.cpu.i_tv80_core.Read_To_Reg_r [4]),
    .O(_1185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3931_ (
    .I0(_2162_),
    .I1(\core.cpu.i_tv80_core.Read_To_Reg_r [2]),
    .I2(\core.cpu.i_tv80_core.Read_To_Reg_r [3]),
    .I3(1'h0),
    .O(_1186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _3932_ (
    .I0(_2151_),
    .I1(_0492_),
    .I2(\core.cpu.i_tv80_core.Save_ALU_r ),
    .I3(1'h0),
    .O(_2162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3933_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I1(_0491_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0492_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3934_ (
    .I0(\core.cpu.i_tv80_core.Auto_Wait_t1 ),
    .I1(\core.cpu.i_tv80_core.tstate [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) _3935_ (
    .I0(_1187_),
    .I1(_1201_),
    .I2(_0586_),
    .I3(_1199_),
    .O(_2420_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) _3936_ (
    .I0(_1194_),
    .I1(_1188_),
    .I2(\core.cpu.i_tv80_core.ACC [0]),
    .I3(_1190_),
    .O(_1187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3937_ (
    .I0(_0445_),
    .I1(_1189_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _3938_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(_0422_),
    .I2(_0848_),
    .I3(1'h0),
    .O(_1189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3939_ (
    .I0(\core.cpu.i_tv80_core.Ap [0]),
    .I1(_1175_),
    .I2(_1191_),
    .I3(1'h0),
    .O(_1190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3940_ (
    .I0(\core.cpu.i_tv80_core.ACC [0]),
    .I1(_2374_),
    .I2(_1192_),
    .I3(1'h0),
    .O(_1191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3941_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_1193_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3942_ (
    .I0(_2014_),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3943_ (
    .I0(_0822_),
    .I1(_2374_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h53)
  ) _3944_ (
    .I0(\core.cpu.i_tv80_core.BusB [0]),
    .I1(_2132_),
    .I2(_0575_),
    .I3(1'h0),
    .O(_0586_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h77f0)
  ) _3945_ (
    .I0(_1197_),
    .I1(_1195_),
    .I2(\core.cpu.di_reg [0]),
    .I3(\core.cpu.i_tv80_core.Save_ALU_r ),
    .O(_2132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _3946_ (
    .I0(_0499_),
    .I1(_2466_),
    .I2(_1196_),
    .I3(1'h0),
    .O(_1195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) _3947_ (
    .I0(_0500_),
    .I1(_1926_),
    .I2(_1931_),
    .I3(_1932_),
    .O(_1196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3948_ (
    .I0(\core.cpu.i_tv80_core.BusB [0]),
    .I1(\core.cpu.i_tv80_core.BusB [4]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(_2499_),
    .O(_1932_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _3949_ (
    .I0(_2492_),
    .I1(_0362_),
    .I2(\core.cpu.i_tv80_core.BusB [0]),
    .I3(1'h0),
    .O(_1931_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0e)
  ) _3950_ (
    .I0(_1923_),
    .I1(_1941_),
    .I2(_1198_),
    .I3(1'h0),
    .O(_1197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3951_ (
    .I0(\core.cpu.i_tv80_core.BusB [0]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(_2492_),
    .I3(_1183_),
    .O(_1198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _3952_ (
    .I0(_1200_),
    .I1(\core.cpu.i_tv80_core.Read_To_Reg_r [0]),
    .I2(\core.cpu.i_tv80_core.Read_To_Reg_r [1]),
    .I3(\core.cpu.i_tv80_core.Read_To_Reg_r [4]),
    .O(_1199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _3953_ (
    .I0(_2162_),
    .I1(\core.cpu.i_tv80_core.Read_To_Reg_r [3]),
    .I2(\core.cpu.i_tv80_core.Read_To_Reg_r [2]),
    .I3(1'h0),
    .O(_1200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3954_ (
    .I0(\core.cpu.i_tv80_core.I [0]),
    .I1(_1192_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _3955_ (
    .I0(_1202_),
    .I1(_1208_),
    .I2(_0587_),
    .I3(_1199_),
    .O(_2421_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) _3956_ (
    .I0(_1194_),
    .I1(_1188_),
    .I2(\core.cpu.i_tv80_core.ACC [1]),
    .I3(_1203_),
    .O(_1202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3957_ (
    .I0(\core.cpu.i_tv80_core.Ap [1]),
    .I1(_1175_),
    .I2(_1204_),
    .I3(1'h0),
    .O(_1203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3958_ (
    .I0(\core.cpu.i_tv80_core.ACC [1]),
    .I1(_2374_),
    .I2(_1192_),
    .I3(1'h0),
    .O(_1204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'ha3)
  ) _3959_ (
    .I0(\core.cpu.i_tv80_core.BusB [1]),
    .I1(_2133_),
    .I2(_0575_),
    .I3(1'h0),
    .O(_0587_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _3960_ (
    .I0(\core.cpu.di_reg [1]),
    .I1(_0573_),
    .I2(\core.cpu.i_tv80_core.Save_ALU_r ),
    .I3(1'h0),
    .O(_2133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _3961_ (
    .I0(_1923_),
    .I1(_1942_),
    .I2(_1935_),
    .I3(1'h0),
    .O(_0573_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) _3962_ (
    .I0(_0499_),
    .I1(_2488_),
    .I2(\core.cpu.i_tv80_core.BusA [1]),
    .I3(_1205_),
    .O(_1935_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _3963_ (
    .I0(_2473_),
    .I1(_2499_),
    .I2(_1207_),
    .I3(_1206_),
    .O(_1205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _3964_ (
    .I0(\core.cpu.i_tv80_core.BusB [1]),
    .I1(_2493_),
    .I2(_0362_),
    .I3(_1928_),
    .O(_1206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _3965_ (
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0500_),
    .O(_1928_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3966_ (
    .I0(\core.cpu.i_tv80_core.BusB [1]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(_2493_),
    .I3(_1183_),
    .O(_1207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3967_ (
    .I0(\core.cpu.i_tv80_core.I [1]),
    .I1(_1192_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _3968_ (
    .I0(_0822_),
    .I1(\core.cpu.i_tv80_core.Ap [2]),
    .I2(\core.cpu.i_tv80_core.ACC [2]),
    .I3(_2374_),
    .O(_1209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h60)
  ) _3969_ (
    .I0(_1172_),
    .I1(\core.cpu.i_tv80_core.BusA [2]),
    .I2(_0499_),
    .I3(1'h0),
    .O(_1934_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3970_ (
    .I0(\core.cpu.i_tv80_core.BusB [2]),
    .I1(\core.cpu.i_tv80_core.BusB [6]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(_2499_),
    .O(_1933_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3971_ (
    .I0(\core.cpu.i_tv80_core.BusA [1]),
    .I1(\core.cpu.i_tv80_core.BusA [3]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0500_),
    .O(_1929_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3972_ (
    .I0(\core.cpu.i_tv80_core.BusB [2]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(_2494_),
    .I3(_1183_),
    .O(_1210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _3973_ (
    .I0(_0822_),
    .I1(\core.cpu.i_tv80_core.Ap [3]),
    .I2(\core.cpu.i_tv80_core.ACC [3]),
    .I3(_2374_),
    .O(_1211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h53)
  ) _3974_ (
    .I0(\core.cpu.i_tv80_core.BusB [3]),
    .I1(_2135_),
    .I2(_0575_),
    .I3(1'h0),
    .O(_0589_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _3975_ (
    .I0(\core.cpu.di_reg [3]),
    .I1(_0574_),
    .I2(\core.cpu.i_tv80_core.Save_ALU_r ),
    .I3(1'h0),
    .O(_2135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _3976_ (
    .I0(_0362_),
    .I1(_0535_),
    .I2(_0361_),
    .I3(_1212_),
    .O(_0574_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) _3977_ (
    .I0(_2474_),
    .I1(_2499_),
    .I2(_2467_),
    .I3(_0499_),
    .O(_0361_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) _3978_ (
    .I0(_1923_),
    .I1(_1944_),
    .I2(_1213_),
    .I3(_1930_),
    .O(_1212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3979_ (
    .I0(\core.cpu.i_tv80_core.BusB [3]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(_2495_),
    .I3(_1183_),
    .O(_1213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3980_ (
    .I0(_2478_),
    .I1(_0500_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1930_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _3981_ (
    .I0(_0822_),
    .I1(\core.cpu.i_tv80_core.Ap [4]),
    .I2(\core.cpu.i_tv80_core.ACC [4]),
    .I3(_2374_),
    .O(_1214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc500)
  ) _3982_ (
    .I0(_1169_),
    .I1(\core.cpu.i_tv80_core.BusA [4]),
    .I2(_2488_),
    .I3(_0499_),
    .O(_1922_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3983_ (
    .I0(\core.cpu.i_tv80_core.BusB [4]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(_2496_),
    .I3(_1183_),
    .O(_1215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _3984_ (
    .I0(\core.cpu.i_tv80_core.BusA [3]),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0500_),
    .O(_1917_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _3985_ (
    .I0(_0822_),
    .I1(\core.cpu.i_tv80_core.Ap [5]),
    .I2(\core.cpu.i_tv80_core.ACC [5]),
    .I3(_2374_),
    .O(_1216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h53)
  ) _3986_ (
    .I0(\core.cpu.i_tv80_core.BusB [5]),
    .I1(_2137_),
    .I2(_0575_),
    .I3(1'h0),
    .O(_0591_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) _3987_ (
    .I0(_1918_),
    .I1(_1217_),
    .I2(\core.cpu.di_reg [5]),
    .I3(\core.cpu.i_tv80_core.Save_ALU_r ),
    .O(_2137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) _3988_ (
    .I0(_1923_),
    .I1(_1946_),
    .I2(_1218_),
    .I3(_0360_),
    .O(_1217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _3989_ (
    .I0(_2499_),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(_2468_),
    .I3(_0499_),
    .O(_0360_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _3990_ (
    .I0(_0362_),
    .I1(_0536_),
    .I2(_1219_),
    .I3(1'h0),
    .O(_1218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _3991_ (
    .I0(\core.cpu.i_tv80_core.BusB [5]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(_2497_),
    .I3(_1183_),
    .O(_1219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3992_ (
    .I0(_2479_),
    .I1(_0500_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1918_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) _3993_ (
    .I0(_1220_),
    .I1(_1223_),
    .I2(_0592_),
    .I3(_1199_),
    .O(_2426_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) _3994_ (
    .I0(_1194_),
    .I1(_1188_),
    .I2(\core.cpu.i_tv80_core.ACC [6]),
    .I3(_1221_),
    .O(_1220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _3995_ (
    .I0(\core.cpu.i_tv80_core.Ap [6]),
    .I1(_1175_),
    .I2(_1222_),
    .I3(1'h0),
    .O(_1221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _3996_ (
    .I0(\core.cpu.i_tv80_core.ACC [6]),
    .I1(_2374_),
    .I2(_1192_),
    .I3(1'h0),
    .O(_1222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _3997_ (
    .I0(\core.cpu.i_tv80_core.I [6]),
    .I1(_1192_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _3998_ (
    .I0(_0822_),
    .I1(\core.cpu.i_tv80_core.Ap [7]),
    .I2(\core.cpu.i_tv80_core.ACC [7]),
    .I3(_2374_),
    .O(_1224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fee)
  ) _3999_ (
    .I0(_1228_),
    .I1(_1225_),
    .I2(\core.cpu.i_tv80_core.BusB [7]),
    .I3(_0575_),
    .O(_0593_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) _4000_ (
    .I0(_1923_),
    .I1(_1948_),
    .I2(_0363_),
    .I3(_1226_),
    .O(_1225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _4001_ (
    .I0(_2499_),
    .I1(\core.cpu.i_tv80_core.BusA [7]),
    .I2(_2470_),
    .I3(_0499_),
    .O(_0363_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4002_ (
    .I0(_1920_),
    .I1(_1921_),
    .I2(_1227_),
    .I3(\core.cpu.i_tv80_core.Save_ALU_r ),
    .O(_1226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4003_ (
    .I0(_1925_),
    .I1(_0500_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1920_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4004_ (
    .I0(_0537_),
    .I1(_0362_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1921_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _4005_ (
    .I0(\core.cpu.i_tv80_core.BusB [7]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(_0596_),
    .I3(_1183_),
    .O(_1227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4006_ (
    .I0(\core.cpu.di_reg [7]),
    .I1(\core.cpu.i_tv80_core.Save_ALU_r ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4007_ (
    .I0(_2407_),
    .I1(_0590_),
    .I2(_1231_),
    .I3(1'h0),
    .O(_2411_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4008_ (
    .I0(\core.cpu.i_tv80_core.do [4]),
    .I1(_2404_),
    .I2(_2151_),
    .I3(1'h0),
    .O(_2407_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4009_ (
    .I0(\core.cpu.i_tv80_core.BusA [0]),
    .I1(_1229_),
    .I2(_0579_),
    .I3(1'h0),
    .O(_2404_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4010_ (
    .I0(\core.cpu.i_tv80_core.BusB [4]),
    .I1(\core.cpu.i_tv80_core.BusB [0]),
    .I2(_1230_),
    .I3(1'h0),
    .O(_1229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4011_ (
    .I0(_0385_),
    .I1(_2511_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(1'h0),
    .O(_1230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4012_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_2511_),
    .I2(_0385_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_0579_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4013_ (
    .I0(\core.cpu.i_tv80_core.Read_To_Reg_r [0]),
    .I1(_1200_),
    .I2(\core.cpu.i_tv80_core.Read_To_Reg_r [1]),
    .I3(\core.cpu.i_tv80_core.Read_To_Reg_r [4]),
    .O(_1231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4014_ (
    .I0(_2408_),
    .I1(_0591_),
    .I2(_1231_),
    .I3(1'h0),
    .O(_2412_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4015_ (
    .I0(\core.cpu.i_tv80_core.do [5]),
    .I1(_2405_),
    .I2(_2151_),
    .I3(1'h0),
    .O(_2408_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4016_ (
    .I0(\core.cpu.i_tv80_core.BusA [1]),
    .I1(_1232_),
    .I2(_0579_),
    .I3(1'h0),
    .O(_2405_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4017_ (
    .I0(\core.cpu.i_tv80_core.BusB [5]),
    .I1(\core.cpu.i_tv80_core.BusB [1]),
    .I2(_1230_),
    .I3(1'h0),
    .O(_1232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4018_ (
    .I0(_2409_),
    .I1(_0592_),
    .I2(_1231_),
    .I3(1'h0),
    .O(_2413_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4019_ (
    .I0(\core.cpu.i_tv80_core.do [6]),
    .I1(_2406_),
    .I2(_2151_),
    .I3(1'h0),
    .O(_2409_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4020_ (
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(_1233_),
    .I2(_0579_),
    .I3(1'h0),
    .O(_2406_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4021_ (
    .I0(\core.cpu.i_tv80_core.BusB [6]),
    .I1(\core.cpu.i_tv80_core.BusB [2]),
    .I2(_1230_),
    .I3(1'h0),
    .O(_1233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4022_ (
    .I0(_2410_),
    .I1(_0593_),
    .I2(_1231_),
    .I3(1'h0),
    .O(_2414_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0e)
  ) _4023_ (
    .I0(\core.cpu.i_tv80_core.do [7]),
    .I1(_2151_),
    .I2(_1234_),
    .I3(1'h0),
    .O(_2410_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5c00)
  ) _4024_ (
    .I0(\core.cpu.i_tv80_core.BusA [3]),
    .I1(_1235_),
    .I2(_0579_),
    .I3(_2151_),
    .O(_1234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4025_ (
    .I0(\core.cpu.i_tv80_core.BusB [7]),
    .I1(\core.cpu.i_tv80_core.BusB [3]),
    .I2(_1230_),
    .I3(1'h0),
    .O(_1235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4026_ (
    .I0(_1245_),
    .I1(_1237_),
    .I2(_1236_),
    .I3(1'h0),
    .O(_2396_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4027_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4028_ (
    .I0(_0619_),
    .I1(_2388_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4029_ (
    .I0(_1241_),
    .I1(_0619_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4030_ (
    .I0(_1239_),
    .I1(_1240_),
    .I2(_1743_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0619_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4031_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [0]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4032_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [0]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4033_ (
    .I0(\core.cpu.i_tv80_core.PC [0]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [0]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _4034_ (
    .I0(_0619_),
    .I1(_0205_),
    .I2(_0966_),
    .I3(\core.cpu.di_reg [0]),
    .O(_1242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4035_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [0]),
    .I2(_1904_),
    .I3(\core.cpu.i_tv80_core.PC [0]),
    .O(_1243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4036_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4037_ (
    .I0(_1246_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4038_ (
    .I0(_0583_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4039_ (
    .I0(_1245_),
    .I1(_1237_),
    .I2(_1236_),
    .I3(\core.reset_n ),
    .O(_2090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4040_ (
    .I0(_1257_),
    .I1(_1248_),
    .I2(_1247_),
    .I3(1'h0),
    .O(_2397_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4041_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4042_ (
    .I0(_0620_),
    .I1(_2389_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4043_ (
    .I0(_1251_),
    .I1(_0490_),
    .I2(_1250_),
    .I3(1'h0),
    .O(_1249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7800)
  ) _4044_ (
    .I0(_0582_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [0]),
    .I2(\core.cpu.i_tv80_core.TmpAddr [1]),
    .I3(_0471_),
    .O(_1250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4045_ (
    .I0(_1254_),
    .I1(_0620_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4046_ (
    .I0(_1252_),
    .I1(_1253_),
    .I2(_1748_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0620_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4047_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [1]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4048_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [1]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4049_ (
    .I0(\core.cpu.i_tv80_core.PC [1]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [1]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4050_ (
    .I0(_1904_),
    .I1(\core.cpu.i_tv80_core.PC [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4051_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [1]),
    .I1(_2149_),
    .I2(_2148_),
    .I3(1'h0),
    .O(_1256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4052_ (
    .I0(_1258_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4053_ (
    .I0(_0583_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4054_ (
    .I0(_1257_),
    .I1(_1248_),
    .I2(_1247_),
    .I3(\core.reset_n ),
    .O(_2092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4055_ (
    .I0(_1270_),
    .I1(_1260_),
    .I2(_1259_),
    .I3(1'h0),
    .O(_2398_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4056_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4057_ (
    .I0(_0621_),
    .I1(_2390_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h440f)
  ) _4058_ (
    .I0(_1261_),
    .I1(_1269_),
    .I2(\core.cpu.i_tv80_core.TmpAddr [2]),
    .I3(_0960_),
    .O(_2390_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _4059_ (
    .I0(_1262_),
    .I1(_1267_),
    .I2(_1268_),
    .I3(_2149_),
    .O(_1261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4060_ (
    .I0(_1263_),
    .I1(_0490_),
    .I2(_1899_),
    .I3(1'h0),
    .O(_1262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4061_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [2]),
    .I1(_0520_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1899_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4062_ (
    .I0(_1266_),
    .I1(_0621_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4063_ (
    .I0(_1264_),
    .I1(_1265_),
    .I2(_1750_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0621_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4064_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [2]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4065_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [2]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4066_ (
    .I0(\core.cpu.i_tv80_core.PC [2]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [2]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _4067_ (
    .I0(_0621_),
    .I1(_0205_),
    .I2(_0966_),
    .I3(\core.cpu.di_reg [2]),
    .O(_1267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4068_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [2]),
    .I2(_1904_),
    .I3(\core.cpu.i_tv80_core.PC [2]),
    .O(_1268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4069_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [2]),
    .I1(_2149_),
    .I2(_2148_),
    .I3(1'h0),
    .O(_1269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4070_ (
    .I0(_1271_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4071_ (
    .I0(_0583_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4072_ (
    .I0(_1270_),
    .I1(_1260_),
    .I2(_1259_),
    .I3(\core.reset_n ),
    .O(_2093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4073_ (
    .I0(_1281_),
    .I1(_1273_),
    .I2(_1272_),
    .I3(1'h0),
    .O(_2399_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4074_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4075_ (
    .I0(_0622_),
    .I1(_2391_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4076_ (
    .I0(_1277_),
    .I1(_0622_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4077_ (
    .I0(_1275_),
    .I1(_1276_),
    .I2(_1753_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0622_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4078_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [3]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4079_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [3]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4080_ (
    .I0(\core.cpu.i_tv80_core.PC [3]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [3]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _4081_ (
    .I0(_0622_),
    .I1(_0205_),
    .I2(_0966_),
    .I3(\core.cpu.di_reg [3]),
    .O(_1278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4082_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [3]),
    .I2(_1904_),
    .I3(\core.cpu.i_tv80_core.PC [3]),
    .O(_1279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4083_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4084_ (
    .I0(_1282_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4085_ (
    .I0(_0583_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4086_ (
    .I0(_1281_),
    .I1(_1273_),
    .I2(_1272_),
    .I3(\core.reset_n ),
    .O(_2094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4087_ (
    .I0(_1292_),
    .I1(_1284_),
    .I2(_1283_),
    .I3(1'h0),
    .O(_2400_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4088_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4089_ (
    .I0(_0623_),
    .I1(_2392_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4090_ (
    .I0(_1288_),
    .I1(_0623_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4091_ (
    .I0(_1286_),
    .I1(_1287_),
    .I2(_1756_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0623_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4092_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [4]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4093_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [4]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4094_ (
    .I0(\core.cpu.i_tv80_core.PC [4]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [4]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _4095_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [4]),
    .I2(_0623_),
    .I3(_0205_),
    .O(_1289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4096_ (
    .I0(_1904_),
    .I1(\core.cpu.i_tv80_core.PC [4]),
    .I2(_0966_),
    .I3(\core.cpu.di_reg [4]),
    .O(_1290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4097_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4098_ (
    .I0(_1293_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4099_ (
    .I0(_0583_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4100_ (
    .I0(_1292_),
    .I1(_1284_),
    .I2(_1283_),
    .I3(\core.reset_n ),
    .O(_2095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4101_ (
    .I0(_1304_),
    .I1(_1294_),
    .I2(_1303_),
    .I3(1'h0),
    .O(_2401_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4102_ (
    .I0(_0624_),
    .I1(_2393_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h440f)
  ) _4103_ (
    .I0(_1295_),
    .I1(_1302_),
    .I2(\core.cpu.i_tv80_core.TmpAddr [5]),
    .I3(_0960_),
    .O(_2393_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4104_ (
    .I0(_1902_),
    .I1(_1296_),
    .I2(_2149_),
    .I3(1'h0),
    .O(_1295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4105_ (
    .I0(_1900_),
    .I1(_1297_),
    .I2(_1300_),
    .I3(1'h0),
    .O(_1296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4106_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [5]),
    .I1(_0523_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1900_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _4107_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [5]),
    .I2(_0624_),
    .I3(_0205_),
    .O(_1297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4108_ (
    .I0(_1298_),
    .I1(_1299_),
    .I2(_1758_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0624_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4109_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [5]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4110_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [5]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4111_ (
    .I0(_1904_),
    .I1(\core.cpu.i_tv80_core.PC [5]),
    .I2(_0966_),
    .I3(\core.cpu.di_reg [5]),
    .O(_1300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _4112_ (
    .I0(_1301_),
    .I1(_0624_),
    .I2(_2142_),
    .I3(_0490_),
    .O(_1902_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4113_ (
    .I0(\core.cpu.i_tv80_core.PC [5]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [5]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4114_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [5]),
    .I1(_2149_),
    .I2(_2148_),
    .I3(1'h0),
    .O(_1302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4115_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4116_ (
    .I0(_1305_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4117_ (
    .I0(_0583_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4118_ (
    .I0(_1304_),
    .I1(_1294_),
    .I2(_1303_),
    .I3(\core.reset_n ),
    .O(_2096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4119_ (
    .I0(_1316_),
    .I1(_1307_),
    .I2(_1306_),
    .I3(1'h0),
    .O(_2402_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4120_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4121_ (
    .I0(_0625_),
    .I1(_2394_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h440f)
  ) _4122_ (
    .I0(_1308_),
    .I1(_1315_),
    .I2(\core.cpu.i_tv80_core.TmpAddr [6]),
    .I3(_0960_),
    .O(_2394_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4123_ (
    .I0(_1314_),
    .I1(_1309_),
    .I2(_2149_),
    .I3(1'h0),
    .O(_1308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4124_ (
    .I0(_1901_),
    .I1(_1903_),
    .I2(_1313_),
    .I3(1'h0),
    .O(_1309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4125_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [6]),
    .I1(_0524_),
    .I2(_0582_),
    .I3(_0471_),
    .O(_1901_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _4126_ (
    .I0(_1312_),
    .I1(_0625_),
    .I2(_2142_),
    .I3(_0490_),
    .O(_1903_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4127_ (
    .I0(_1310_),
    .I1(_1311_),
    .I2(_1760_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0625_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4128_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [6]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4129_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [6]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4130_ (
    .I0(\core.cpu.i_tv80_core.PC [6]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [6]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _4131_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [6]),
    .I2(_0625_),
    .I3(_0205_),
    .O(_1313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4132_ (
    .I0(_1904_),
    .I1(\core.cpu.i_tv80_core.PC [6]),
    .I2(_0966_),
    .I3(\core.cpu.di_reg [6]),
    .O(_1314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4133_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [6]),
    .I1(_2149_),
    .I2(_2148_),
    .I3(1'h0),
    .O(_1315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4134_ (
    .I0(_1317_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4135_ (
    .I0(_0583_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4136_ (
    .I0(_1316_),
    .I1(_1307_),
    .I2(_1306_),
    .I3(\core.reset_n ),
    .O(_2097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4137_ (
    .I0(_1326_),
    .I1(_1319_),
    .I2(_1318_),
    .I3(1'h0),
    .O(_2403_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4138_ (
    .I0(_0826_),
    .I1(\core.cpu.i_tv80_core.A [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4139_ (
    .I0(_0626_),
    .I1(_2395_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4140_ (
    .I0(_1323_),
    .I1(_0626_),
    .I2(_2142_),
    .I3(1'h0),
    .O(_1320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4141_ (
    .I0(_1321_),
    .I1(_1322_),
    .I2(_1763_),
    .I3(\core.cpu.i_tv80_core.RegAddrC [1]),
    .O(_0626_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4142_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [7]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [2]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [0]),
    .O(_1321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4143_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [7]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4144_ (
    .I0(\core.cpu.i_tv80_core.PC [7]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [7]),
    .I2(\core.cpu.i_tv80_core.XY_Ind ),
    .I3(1'h0),
    .O(_1323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _4145_ (
    .I0(_1904_),
    .I1(\core.cpu.i_tv80_core.PC [7]),
    .I2(_0626_),
    .I3(_0205_),
    .O(_1324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4146_ (
    .I0(_0470_),
    .I1(\core.cpu.i_tv80_core.SP [7]),
    .I2(_0966_),
    .I3(\core.cpu.di_reg [7]),
    .O(_0354_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4147_ (
    .I0(_0960_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4148_ (
    .I0(_1327_),
    .I1(_0826_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1326_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4149_ (
    .I0(_0583_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [7]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1327_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4150_ (
    .I0(_1326_),
    .I1(_1319_),
    .I2(_1318_),
    .I3(\core.reset_n ),
    .O(_2098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) _4151_ (
    .I0(_0590_),
    .I1(_1185_),
    .I2(_2378_),
    .I3(_1328_),
    .O(_2379_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _4152_ (
    .I0(_1162_),
    .I1(_1185_),
    .I2(_1329_),
    .I3(1'h0),
    .O(_1328_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4153_ (
    .I0(_0676_),
    .I1(\core.cpu.i_tv80_core.tstate [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1329_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) _4154_ (
    .I0(_2377_),
    .I1(_1194_),
    .I2(_1336_),
    .I3(_1334_),
    .O(_2378_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f1)
  ) _4155_ (
    .I0(_1333_),
    .I1(_0445_),
    .I2(\core.cpu.i_tv80_core.F [4]),
    .I3(_1330_),
    .O(_2377_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4156_ (
    .I0(_0356_),
    .I1(_0355_),
    .I2(_1331_),
    .I3(_1332_),
    .O(_1330_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4157_ (
    .I0(_0316_),
    .I1(\core.cpu.i_tv80_core.F [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1331_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4158_ (
    .I0(_0278_),
    .I1(_0661_),
    .I2(_0422_),
    .I3(1'h0),
    .O(_1332_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4159_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_1332_),
    .I2(_1189_),
    .I3(1'h0),
    .O(_1333_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) _4160_ (
    .I0(_1939_),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I2(_1335_),
    .I3(_2161_),
    .O(_1334_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _4161_ (
    .I0(\core.cpu.i_tv80_core.F [4]),
    .I1(_1937_),
    .I2(_0362_),
    .I3(_1936_),
    .O(_1335_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4162_ (
    .I0(_2463_),
    .I1(_2462_),
    .I2(\core.cpu.i_tv80_core.F [1]),
    .I3(_0499_),
    .O(_1936_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _4163_ (
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(\core.cpu.i_tv80_core.BusA [1]),
    .I2(\core.cpu.i_tv80_core.BusA [3]),
    .I3(\core.cpu.i_tv80_core.F [4]),
    .O(_2463_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdca3)
  ) _4164_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I1(\core.cpu.i_tv80_core.i_alu.HalfCarry_v ),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .O(_1939_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4165_ (
    .I0(_2161_),
    .I1(_1337_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1336_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) _4166_ (
    .I0(\core.cpu.i_tv80_core.Fp [4]),
    .I1(_0822_),
    .I2(\core.cpu.i_tv80_core.F [4]),
    .I3(_2374_),
    .O(_1337_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4167_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(_0442_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2375_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4168_ (
    .I0(_0442_),
    .I1(\core.cpu.i_tv80_core.IR [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2376_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4169_ (
    .I0(_2366_),
    .I1(_0586_),
    .I2(_1231_),
    .I3(1'h0),
    .O(_2370_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4170_ (
    .I0(\core.cpu.i_tv80_core.do [0]),
    .I1(_2362_),
    .I2(_2151_),
    .I3(1'h0),
    .O(_2366_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4171_ (
    .I0(\core.cpu.i_tv80_core.BusB [4]),
    .I1(_1338_),
    .I2(_0579_),
    .I3(1'h0),
    .O(_2362_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4172_ (
    .I0(\core.cpu.i_tv80_core.BusB [0]),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(_1230_),
    .I3(1'h0),
    .O(_1338_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4173_ (
    .I0(_2367_),
    .I1(_0587_),
    .I2(_1231_),
    .I3(1'h0),
    .O(_2371_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4174_ (
    .I0(\core.cpu.i_tv80_core.do [1]),
    .I1(_2363_),
    .I2(_2151_),
    .I3(1'h0),
    .O(_2367_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4175_ (
    .I0(\core.cpu.i_tv80_core.BusB [5]),
    .I1(_1339_),
    .I2(_0579_),
    .I3(1'h0),
    .O(_2363_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4176_ (
    .I0(\core.cpu.i_tv80_core.BusB [1]),
    .I1(\core.cpu.i_tv80_core.BusA [1]),
    .I2(_1230_),
    .I3(1'h0),
    .O(_1339_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4177_ (
    .I0(_2368_),
    .I1(_0588_),
    .I2(_1231_),
    .I3(1'h0),
    .O(_2372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4178_ (
    .I0(\core.cpu.i_tv80_core.do [2]),
    .I1(_2364_),
    .I2(_2151_),
    .I3(1'h0),
    .O(_2368_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4179_ (
    .I0(\core.cpu.i_tv80_core.BusB [6]),
    .I1(_1340_),
    .I2(_0579_),
    .I3(1'h0),
    .O(_2364_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4180_ (
    .I0(\core.cpu.i_tv80_core.BusB [2]),
    .I1(\core.cpu.i_tv80_core.BusA [2]),
    .I2(_1230_),
    .I3(1'h0),
    .O(_1340_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4181_ (
    .I0(_2369_),
    .I1(_0589_),
    .I2(_1231_),
    .I3(1'h0),
    .O(_2373_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4182_ (
    .I0(\core.cpu.i_tv80_core.do [3]),
    .I1(_2365_),
    .I2(_2151_),
    .I3(1'h0),
    .O(_2369_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4183_ (
    .I0(\core.cpu.i_tv80_core.BusB [7]),
    .I1(_1341_),
    .I2(_0579_),
    .I3(1'h0),
    .O(_2365_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4184_ (
    .I0(\core.cpu.i_tv80_core.BusB [3]),
    .I1(\core.cpu.i_tv80_core.BusA [3]),
    .I2(_1230_),
    .I3(1'h0),
    .O(_1341_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4185_ (
    .I0(_0571_),
    .I1(_1342_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2358_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4186_ (
    .I0(_0445_),
    .I1(_2374_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1342_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4187_ (
    .I0(\core.cpu.i_tv80_core.IR [7]),
    .I1(\core.cpu.i_tv80_core.IR [4]),
    .I2(_0539_),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_1343_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) _4188_ (
    .I0(_0460_),
    .I1(_0538_),
    .I2(_2514_),
    .I3(_0291_),
    .O(_1344_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _4189_ (
    .I0(_0260_),
    .I1(_0809_),
    .I2(_0259_),
    .I3(1'h0),
    .O(_0538_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfac0)
  ) _4190_ (
    .I0(_2017_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0224_),
    .I3(\core.cpu.i_tv80_core.IR [4]),
    .O(_1345_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _4191_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(_2539_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0223_),
    .O(_2024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _4192_ (
    .I0(_0383_),
    .I1(_0842_),
    .I2(_0384_),
    .I3(_0992_),
    .O(_1346_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4193_ (
    .I0(_1968_),
    .I1(_2539_),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(1'h0),
    .O(_0383_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4194_ (
    .I0(_0276_),
    .I1(_0313_),
    .I2(\core.cpu.i_tv80_core.IR [2]),
    .I3(1'h0),
    .O(_0384_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4195_ (
    .I0(_0572_),
    .I1(_1342_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2360_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) _4196_ (
    .I0(_2000_),
    .I1(_1347_),
    .I2(_1348_),
    .I3(_1342_),
    .O(_2361_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4197_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2514_),
    .I2(_0539_),
    .I3(_0501_),
    .O(_1347_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4198_ (
    .I0(_0385_),
    .I1(_2516_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(1'h0),
    .O(_1348_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _4199_ (
    .I0(_0696_),
    .I1(_0255_),
    .I2(_0422_),
    .I3(1'h0),
    .O(_2000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) _4200_ (
    .I0(_1978_),
    .I1(_0422_),
    .I2(_1349_),
    .I3(_1342_),
    .O(_2357_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4201_ (
    .I0(\core.cpu.i_tv80_core.ISet [1]),
    .I1(_2019_),
    .I2(_1988_),
    .I3(1'h0),
    .O(_1349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4202_ (
    .I0(_2542_),
    .I1(_0387_),
    .I2(_2515_),
    .I3(_0390_),
    .O(_2019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4203_ (
    .I0(_0386_),
    .I1(_2538_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2542_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4204_ (
    .I0(_0224_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0387_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4205_ (
    .I0(_2524_),
    .I1(_0930_),
    .I2(_0401_),
    .I3(_0398_),
    .O(_1978_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4206_ (
    .I0(\core.cpu.i_tv80_core.PC16 [0]),
    .I1(_2341_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4207_ (
    .I0(_1350_),
    .I1(_1246_),
    .I2(\core.cpu.i_tv80_core.PC [0]),
    .I3(_0445_),
    .O(_2341_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4208_ (
    .I0(_0619_),
    .I1(_2333_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1350_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4209_ (
    .I0(_1351_),
    .I1(_1244_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2333_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4210_ (
    .I0(\core.cpu.i_tv80_core.PC [0]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [0]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4211_ (
    .I0(_0250_),
    .I1(_0244_),
    .I2(_1353_),
    .I3(1'h0),
    .O(_1352_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4212_ (
    .I0(_0204_),
    .I1(_0203_),
    .I2(_2028_),
    .I3(1'h0),
    .O(_1353_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4213_ (
    .I0(_0269_),
    .I1(_1354_),
    .I2(_0833_),
    .I3(_0834_),
    .O(_0244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _4214_ (
    .I0(_0315_),
    .I1(_0326_),
    .I2(_0243_),
    .I3(_0464_),
    .O(_1354_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _4215_ (
    .I0(_1358_),
    .I1(_1356_),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(_1357_),
    .O(_1355_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4216_ (
    .I0(_0219_),
    .I1(_0378_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1356_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4217_ (
    .I0(_0843_),
    .I1(_0267_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0378_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4218_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_2511_),
    .I2(_0815_),
    .I3(1'h0),
    .O(_1357_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4219_ (
    .I0(_1958_),
    .I1(_0460_),
    .I2(_0463_),
    .I3(_0268_),
    .O(_1358_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _4220_ (
    .I0(_1001_),
    .I1(\core.cpu.i_tv80_core.mcycle [5]),
    .I2(\core.cpu.i_tv80_core.BTR_r ),
    .I3(1'h0),
    .O(_1359_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4221_ (
    .I0(\core.cpu.i_tv80_core.PC16 [1]),
    .I1(_2342_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2350_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4222_ (
    .I0(_1360_),
    .I1(_1258_),
    .I2(\core.cpu.i_tv80_core.PC [1]),
    .I3(_0445_),
    .O(_2342_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4223_ (
    .I0(_0620_),
    .I1(_2334_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1360_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4224_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [1]),
    .I1(_2329_),
    .I2(_0960_),
    .I3(1'h0),
    .O(_2334_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _4225_ (
    .I0(\core.cpu.i_tv80_core.PC [1]),
    .I1(_2149_),
    .I2(_1256_),
    .I3(1'h0),
    .O(_2329_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4226_ (
    .I0(\core.cpu.i_tv80_core.PC16 [2]),
    .I1(_2343_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4227_ (
    .I0(_1361_),
    .I1(_1271_),
    .I2(\core.cpu.i_tv80_core.PC [2]),
    .I3(_0445_),
    .O(_2343_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4228_ (
    .I0(_0621_),
    .I1(_2335_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1361_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4229_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [2]),
    .I1(_2330_),
    .I2(_0960_),
    .I3(1'h0),
    .O(_2335_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _4230_ (
    .I0(\core.cpu.i_tv80_core.PC [2]),
    .I1(_2149_),
    .I2(_1269_),
    .I3(1'h0),
    .O(_2330_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4231_ (
    .I0(\core.cpu.i_tv80_core.PC16 [3]),
    .I1(_2344_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2352_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4232_ (
    .I0(_1362_),
    .I1(_1282_),
    .I2(\core.cpu.i_tv80_core.PC [3]),
    .I3(_0445_),
    .O(_2344_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4233_ (
    .I0(_0622_),
    .I1(_2336_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1362_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4234_ (
    .I0(_1363_),
    .I1(_1280_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2336_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4235_ (
    .I0(\core.cpu.i_tv80_core.PC [3]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [3]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1363_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4236_ (
    .I0(\core.cpu.i_tv80_core.PC16 [4]),
    .I1(_2345_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2353_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4237_ (
    .I0(_1364_),
    .I1(_1293_),
    .I2(\core.cpu.i_tv80_core.PC [4]),
    .I3(_0445_),
    .O(_2345_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4238_ (
    .I0(_0623_),
    .I1(_2337_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1364_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4239_ (
    .I0(_1365_),
    .I1(_1291_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2337_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4240_ (
    .I0(\core.cpu.i_tv80_core.PC [4]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [4]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1365_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4241_ (
    .I0(\core.cpu.i_tv80_core.PC16 [5]),
    .I1(_2346_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2354_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4242_ (
    .I0(_1366_),
    .I1(_1305_),
    .I2(\core.cpu.i_tv80_core.PC [5]),
    .I3(_0445_),
    .O(_2346_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4243_ (
    .I0(_0624_),
    .I1(_2338_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1366_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4244_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [5]),
    .I1(_2331_),
    .I2(_0960_),
    .I3(1'h0),
    .O(_2338_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _4245_ (
    .I0(\core.cpu.i_tv80_core.PC [5]),
    .I1(_2149_),
    .I2(_1302_),
    .I3(1'h0),
    .O(_2331_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4246_ (
    .I0(\core.cpu.i_tv80_core.PC16 [6]),
    .I1(_2347_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2355_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4247_ (
    .I0(_1367_),
    .I1(_1317_),
    .I2(\core.cpu.i_tv80_core.PC [6]),
    .I3(_0445_),
    .O(_2347_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4248_ (
    .I0(_0625_),
    .I1(_2339_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1367_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4249_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [6]),
    .I1(_2332_),
    .I2(_0960_),
    .I3(1'h0),
    .O(_2339_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _4250_ (
    .I0(\core.cpu.i_tv80_core.PC [6]),
    .I1(_2149_),
    .I2(_1315_),
    .I3(1'h0),
    .O(_2332_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4251_ (
    .I0(\core.cpu.i_tv80_core.PC16 [7]),
    .I1(_2348_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2356_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4252_ (
    .I0(_1368_),
    .I1(_1327_),
    .I2(\core.cpu.i_tv80_core.PC [7]),
    .I3(_0445_),
    .O(_2348_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4253_ (
    .I0(_0626_),
    .I1(_2340_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1368_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4254_ (
    .I0(_1369_),
    .I1(_1325_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2340_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4255_ (
    .I0(\core.cpu.i_tv80_core.PC [7]),
    .I1(\core.cpu.i_tv80_core.TmpAddr [7]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1369_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4256_ (
    .I0(_2313_),
    .I1(\core.cpu.di_reg [0]),
    .I2(_1867_),
    .I3(1'h0),
    .O(_2321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4257_ (
    .I0(_0285_),
    .I1(_0287_),
    .I2(_0337_),
    .I3(_0218_),
    .O(_0288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4258_ (
    .I0(_1968_),
    .I1(_0434_),
    .I2(_0983_),
    .I3(1'h0),
    .O(_0287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4259_ (
    .I0(_0985_),
    .I1(_1980_),
    .I2(_0311_),
    .I3(_0422_),
    .O(_1370_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4260_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [8]),
    .I1(_1371_),
    .I2(_1373_),
    .I3(1'h0),
    .O(_2313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _4261_ (
    .I0(_2150_),
    .I1(_1372_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_1371_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4262_ (
    .I0(_0212_),
    .I1(_2509_),
    .I2(_0422_),
    .I3(_0436_),
    .O(_1372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4263_ (
    .I0(\core.cpu.i_tv80_core.mcycle [5]),
    .I1(\core.cpu.i_tv80_core.tstate [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4264_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [8]),
    .I3(1'h0),
    .O(_1373_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4265_ (
    .I0(_2314_),
    .I1(\core.cpu.di_reg [1]),
    .I2(_1867_),
    .I3(1'h0),
    .O(_2322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4266_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [9]),
    .I1(_1371_),
    .I2(_1374_),
    .I3(1'h0),
    .O(_2314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4267_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [9]),
    .I3(1'h0),
    .O(_1374_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4268_ (
    .I0(_2315_),
    .I1(\core.cpu.di_reg [2]),
    .I2(_1867_),
    .I3(1'h0),
    .O(_2323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4269_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [10]),
    .I1(_1371_),
    .I2(_1375_),
    .I3(1'h0),
    .O(_2315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4270_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [10]),
    .I3(1'h0),
    .O(_1375_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4271_ (
    .I0(_2316_),
    .I1(\core.cpu.di_reg [3]),
    .I2(_1867_),
    .I3(1'h0),
    .O(_2324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4272_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [11]),
    .I1(_1371_),
    .I2(_1376_),
    .I3(1'h0),
    .O(_2316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4273_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [11]),
    .I3(1'h0),
    .O(_1376_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4274_ (
    .I0(_2317_),
    .I1(\core.cpu.di_reg [4]),
    .I2(_1867_),
    .I3(1'h0),
    .O(_2325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4275_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [12]),
    .I1(_1371_),
    .I2(_1377_),
    .I3(1'h0),
    .O(_2317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4276_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [12]),
    .I3(1'h0),
    .O(_1377_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4277_ (
    .I0(_2318_),
    .I1(\core.cpu.di_reg [5]),
    .I2(_1867_),
    .I3(1'h0),
    .O(_2326_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4278_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [13]),
    .I1(_1371_),
    .I2(_1378_),
    .I3(1'h0),
    .O(_2318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4279_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [13]),
    .I3(1'h0),
    .O(_1378_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4280_ (
    .I0(_2319_),
    .I1(\core.cpu.di_reg [6]),
    .I2(_1867_),
    .I3(1'h0),
    .O(_2327_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4281_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [14]),
    .I1(_1371_),
    .I2(_1379_),
    .I3(1'h0),
    .O(_2319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4282_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [14]),
    .I3(1'h0),
    .O(_1379_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4283_ (
    .I0(_2320_),
    .I1(\core.cpu.di_reg [7]),
    .I2(_1867_),
    .I3(1'h0),
    .O(_2328_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4284_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [15]),
    .I1(_1371_),
    .I2(_1380_),
    .I3(1'h0),
    .O(_2320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4285_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [15]),
    .I3(1'h0),
    .O(_1380_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf1)
  ) _4286_ (
    .I0(_1189_),
    .I1(\core.cpu.i_tv80_core.F [3]),
    .I2(_1332_),
    .I3(\core.cpu.i_tv80_core.ACC [3]),
    .O(_2310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _4287_ (
    .I0(_1944_),
    .I1(_0491_),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I3(1'h0),
    .O(_1381_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _4288_ (
    .I0(\core.cpu.i_tv80_core.F [3]),
    .I1(_1937_),
    .I2(_1930_),
    .I3(_1383_),
    .O(_1382_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) _4289_ (
    .I0(_0539_),
    .I1(_0362_),
    .I2(_0492_),
    .I3(\core.cpu.i_tv80_core.BusB [3]),
    .O(_1383_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _4290_ (
    .I0(_0822_),
    .I1(\core.cpu.i_tv80_core.Fp [3]),
    .I2(\core.cpu.i_tv80_core.F [3]),
    .I3(_2374_),
    .O(_1384_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) _4291_ (
    .I0(_1385_),
    .I1(_1388_),
    .I2(_0588_),
    .I3(_1185_),
    .O(_2309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4292_ (
    .I0(_2308_),
    .I1(_2169_),
    .I2(_0976_),
    .I3(_1162_),
    .O(_1385_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) _4293_ (
    .I0(_2471_),
    .I1(_1172_),
    .I2(_2467_),
    .I3(\core.cpu.i_tv80_core.BusA [2]),
    .O(_1386_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) _4294_ (
    .I0(_2490_),
    .I1(_2508_),
    .I2(_2477_),
    .I3(\core.cpu.i_tv80_core.F [1]),
    .O(_2471_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4295_ (
    .I0(_2487_),
    .I1(_0010_),
    .I2(_2489_),
    .I3(1'h0),
    .O(_2477_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4296_ (
    .I0(_2488_),
    .I1(_0534_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) _4297_ (
    .I0(\core.cpu.i_tv80_core.F [2]),
    .I1(_2484_),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I3(\core.cpu.i_tv80_core.Arith16_r ),
    .O(_1954_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haac3)
  ) _4298_ (
    .I0(_0597_),
    .I1(_0302_),
    .I2(_0301_),
    .I3(_1949_),
    .O(_2484_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) _4299_ (
    .I0(_1941_),
    .I1(_1942_),
    .I2(_1943_),
    .I3(_1944_),
    .O(_0301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) _4300_ (
    .I0(_1948_),
    .I1(_1946_),
    .I2(_1947_),
    .I3(_1945_),
    .O(_0302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h9)
  ) _4301_ (
    .I0(_2491_),
    .I1(\core.cpu.i_tv80_core.i_alu.Carry7_v ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0597_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7117)
  ) _4302_ (
    .I0(\core.cpu.i_tv80_core.BusA [7]),
    .I1(\core.cpu.i_tv80_core.i_alu.Carry7_v ),
    .I2(\core.cpu.i_tv80_core.BusB [7]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .O(_2491_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3a5)
  ) _4303_ (
    .I0(\core.cpu.i_tv80_core.BusA [0]),
    .I1(\core.cpu.i_tv80_core.BusA [2]),
    .I2(_1926_),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_0295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac53)
  ) _4304_ (
    .I0(\core.cpu.i_tv80_core.BusA [3]),
    .I1(\core.cpu.i_tv80_core.BusA [1]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_2478_),
    .O(_0296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _4305_ (
    .I0(\core.cpu.i_tv80_core.F [2]),
    .I1(_1937_),
    .I2(_1927_),
    .I3(_1952_),
    .O(_1387_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9600)
  ) _4306_ (
    .I0(_0297_),
    .I1(_0298_),
    .I2(_0299_),
    .I3(_2499_),
    .O(_1952_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac53)
  ) _4307_ (
    .I0(\core.cpu.i_tv80_core.BusB [4]),
    .I1(\core.cpu.i_tv80_core.BusB [0]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(_2473_),
    .O(_0297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac53)
  ) _4308_ (
    .I0(\core.cpu.i_tv80_core.BusB [6]),
    .I1(\core.cpu.i_tv80_core.BusB [2]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I3(_2474_),
    .O(_0298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) _4309_ (
    .I0(\core.cpu.i_tv80_core.BusA [4]),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(\core.cpu.i_tv80_core.BusA [6]),
    .I3(\core.cpu.i_tv80_core.BusA [7]),
    .O(_0299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4310_ (
    .I0(\core.cpu.i_tv80_core.IntE_FF2 ),
    .I1(_2306_),
    .I2(_1193_),
    .I3(1'h0),
    .O(_2307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4311_ (
    .I0(\core.cpu.i_tv80_core.F [2]),
    .I1(\core.cpu.i_tv80_core.Fp [2]),
    .I2(_1175_),
    .I3(1'h0),
    .O(_2306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4312_ (
    .I0(_0279_),
    .I1(_0280_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) _4313_ (
    .I0(\core.cpu.di_reg [0]),
    .I1(\core.cpu.di_reg [1]),
    .I2(\core.cpu.di_reg [2]),
    .I3(\core.cpu.di_reg [3]),
    .O(_0279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) _4314_ (
    .I0(\core.cpu.di_reg [4]),
    .I1(\core.cpu.di_reg [5]),
    .I2(\core.cpu.di_reg [6]),
    .I3(\core.cpu.di_reg [7]),
    .O(_0280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4315_ (
    .I0(\core.cpu.i_tv80_core.IncDecZ ),
    .I1(_0976_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1388_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _4316_ (
    .I0(\core.cpu.i_tv80_core.F [1]),
    .I1(_1188_),
    .I2(_1390_),
    .I3(1'h0),
    .O(_1389_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _4317_ (
    .I0(_1332_),
    .I1(_0445_),
    .I2(_1194_),
    .I3(1'h0),
    .O(_1390_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb400)
  ) _4318_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I3(\core.cpu.i_tv80_core.F [1]),
    .O(_1391_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _4319_ (
    .I0(_0822_),
    .I1(\core.cpu.i_tv80_core.Fp [1]),
    .I2(\core.cpu.i_tv80_core.F [1]),
    .I3(_2374_),
    .O(_1392_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) _4320_ (
    .I0(_0822_),
    .I1(_1330_),
    .I2(_1394_),
    .I3(_1395_),
    .O(_1393_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _4321_ (
    .I0(_0445_),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(_1332_),
    .I3(\core.cpu.i_tv80_core.F [0]),
    .O(_1394_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _4322_ (
    .I0(\core.cpu.i_tv80_core.Fp [0]),
    .I1(_0822_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_1395_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) _4323_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I1(_1950_),
    .I2(_1397_),
    .I3(_1955_),
    .O(_1396_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4ffc)
  ) _4324_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I2(_2491_),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .O(_1950_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4325_ (
    .I0(\core.cpu.i_tv80_core.BusA [0]),
    .I1(\core.cpu.i_tv80_core.BusA [7]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0500_),
    .O(_1955_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) _4326_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I3(\core.cpu.i_tv80_core.F [0]),
    .O(_1397_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4327_ (
    .I0(\core.cpu.i_tv80_core.PC16 [8]),
    .I1(_2288_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4328_ (
    .I0(_1398_),
    .I1(_1013_),
    .I2(\core.cpu.i_tv80_core.PC [8]),
    .I3(_0445_),
    .O(_2288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4329_ (
    .I0(_0611_),
    .I1(_2277_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1398_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4330_ (
    .I0(_1399_),
    .I1(_1011_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4331_ (
    .I0(\core.cpu.i_tv80_core.PC [8]),
    .I1(\core.cpu.i_tv80_core.I [0]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1399_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4332_ (
    .I0(\core.cpu.i_tv80_core.PC16 [9]),
    .I1(_2289_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4333_ (
    .I0(_1400_),
    .I1(_1023_),
    .I2(\core.cpu.i_tv80_core.PC [9]),
    .I3(_0445_),
    .O(_2289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4334_ (
    .I0(_0612_),
    .I1(_2278_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1400_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4335_ (
    .I0(_1401_),
    .I1(_1021_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4336_ (
    .I0(\core.cpu.i_tv80_core.PC [9]),
    .I1(\core.cpu.i_tv80_core.I [1]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1401_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4337_ (
    .I0(\core.cpu.i_tv80_core.PC16 [10]),
    .I1(_2290_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4338_ (
    .I0(_1402_),
    .I1(_1037_),
    .I2(\core.cpu.i_tv80_core.PC [10]),
    .I3(_0445_),
    .O(_2290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4339_ (
    .I0(_0613_),
    .I1(_2279_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1402_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4340_ (
    .I0(_1403_),
    .I1(_1034_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4341_ (
    .I0(\core.cpu.i_tv80_core.PC [10]),
    .I1(\core.cpu.i_tv80_core.I [2]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1403_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4342_ (
    .I0(\core.cpu.i_tv80_core.PC16 [11]),
    .I1(_2291_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4343_ (
    .I0(_1404_),
    .I1(_0962_),
    .I2(\core.cpu.i_tv80_core.PC [11]),
    .I3(_0445_),
    .O(_2291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4344_ (
    .I0(_0614_),
    .I1(_2280_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1404_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4345_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [11]),
    .I1(_0960_),
    .I2(_1405_),
    .I3(1'h0),
    .O(_2280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4346_ (
    .I0(\core.cpu.i_tv80_core.PC [11]),
    .I1(\core.cpu.i_tv80_core.I [3]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1405_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4347_ (
    .I0(\core.cpu.i_tv80_core.PC16 [12]),
    .I1(_2292_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4348_ (
    .I0(_1406_),
    .I1(_0975_),
    .I2(\core.cpu.i_tv80_core.PC [12]),
    .I3(_0445_),
    .O(_2292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _4349_ (
    .I0(_0615_),
    .I1(_2281_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1406_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4350_ (
    .I0(_1407_),
    .I1(_0973_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4351_ (
    .I0(\core.cpu.i_tv80_core.PC [12]),
    .I1(\core.cpu.i_tv80_core.I [4]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1407_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4352_ (
    .I0(\core.cpu.i_tv80_core.PC16 [13]),
    .I1(_2293_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4353_ (
    .I0(_2285_),
    .I1(\core.cpu.i_tv80_core.PC [13]),
    .I2(_0445_),
    .I3(1'h0),
    .O(_2293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4354_ (
    .I0(\core.cpu.di_reg [5]),
    .I1(_2282_),
    .I2(_0583_),
    .I3(1'h0),
    .O(_2285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _4355_ (
    .I0(_1045_),
    .I1(_1408_),
    .I2(_0616_),
    .I3(_0961_),
    .O(_2282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4356_ (
    .I0(\core.cpu.i_tv80_core.PC [13]),
    .I1(\core.cpu.i_tv80_core.I [5]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1408_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4357_ (
    .I0(\core.cpu.i_tv80_core.PC16 [14]),
    .I1(_2294_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4358_ (
    .I0(_2286_),
    .I1(\core.cpu.i_tv80_core.PC [14]),
    .I2(_0445_),
    .I3(1'h0),
    .O(_2294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4359_ (
    .I0(\core.cpu.di_reg [6]),
    .I1(_2283_),
    .I2(_0583_),
    .I3(1'h0),
    .O(_2286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _4360_ (
    .I0(_1052_),
    .I1(_1409_),
    .I2(_0617_),
    .I3(_0961_),
    .O(_2283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4361_ (
    .I0(\core.cpu.i_tv80_core.PC [14]),
    .I1(\core.cpu.i_tv80_core.I [6]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1409_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4362_ (
    .I0(\core.cpu.i_tv80_core.PC16 [15]),
    .I1(_2295_),
    .I2(_1772_),
    .I3(1'h0),
    .O(_2303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4363_ (
    .I0(_2287_),
    .I1(\core.cpu.i_tv80_core.PC [15]),
    .I2(_0445_),
    .I3(1'h0),
    .O(_2295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4364_ (
    .I0(\core.cpu.di_reg [7]),
    .I1(_2284_),
    .I2(_0583_),
    .I3(1'h0),
    .O(_2287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _4365_ (
    .I0(_1061_),
    .I1(_1410_),
    .I2(_0618_),
    .I3(_0961_),
    .O(_2284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4366_ (
    .I0(\core.cpu.i_tv80_core.PC [15]),
    .I1(\core.cpu.i_tv80_core.I [7]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1410_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4367_ (
    .I0(_0586_),
    .I1(_2264_),
    .I2(_1413_),
    .I3(1'h0),
    .O(_2269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4368_ (
    .I0(\core.cpu.i_tv80_core.SP [8]),
    .I1(_2257_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4369_ (
    .I0(_0584_),
    .I1(_0611_),
    .I2(_1411_),
    .I3(1'h0),
    .O(_2257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4370_ (
    .I0(\core.cpu.i_tv80_core.SP [8]),
    .I1(\core.cpu.i_tv80_core.SP16 [8]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1411_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _4371_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(\core.cpu.i_tv80_core.tstate [4]),
    .I2(_0436_),
    .I3(_0475_),
    .O(_1412_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4372_ (
    .I0(_0493_),
    .I1(_0580_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0475_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4373_ (
    .I0(\core.cpu.i_tv80_core.Read_To_Reg_r [1]),
    .I1(\core.cpu.i_tv80_core.Read_To_Reg_r [0]),
    .I2(_1186_),
    .I3(\core.cpu.i_tv80_core.Read_To_Reg_r [4]),
    .O(_1413_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4374_ (
    .I0(_0587_),
    .I1(_2265_),
    .I2(_1413_),
    .I3(1'h0),
    .O(_2270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4375_ (
    .I0(\core.cpu.i_tv80_core.SP [9]),
    .I1(_2258_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4376_ (
    .I0(_0584_),
    .I1(_0612_),
    .I2(_1414_),
    .I3(1'h0),
    .O(_2258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4377_ (
    .I0(\core.cpu.i_tv80_core.SP [9]),
    .I1(\core.cpu.i_tv80_core.SP16 [9]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1414_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4378_ (
    .I0(_1413_),
    .I1(_0588_),
    .I2(_1415_),
    .I3(1'h0),
    .O(_2271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) _4379_ (
    .I0(\core.cpu.i_tv80_core.SP [10]),
    .I1(_2259_),
    .I2(_1413_),
    .I3(_2374_),
    .O(_1415_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4380_ (
    .I0(_0613_),
    .I1(_2255_),
    .I2(_0584_),
    .I3(1'h0),
    .O(_2259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4381_ (
    .I0(\core.cpu.i_tv80_core.SP [10]),
    .I1(\core.cpu.i_tv80_core.SP16 [10]),
    .I2(_1412_),
    .I3(1'h0),
    .O(_2255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4382_ (
    .I0(_0589_),
    .I1(_2266_),
    .I2(_1413_),
    .I3(1'h0),
    .O(_2272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4383_ (
    .I0(\core.cpu.i_tv80_core.SP [11]),
    .I1(_2260_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4384_ (
    .I0(_0584_),
    .I1(_0614_),
    .I2(_1416_),
    .I3(1'h0),
    .O(_2260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4385_ (
    .I0(\core.cpu.i_tv80_core.SP [11]),
    .I1(\core.cpu.i_tv80_core.SP16 [11]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1416_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fee)
  ) _4386_ (
    .I0(_1417_),
    .I1(_1419_),
    .I2(_0590_),
    .I3(_1413_),
    .O(_2273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) _4387_ (
    .I0(_0615_),
    .I1(_0584_),
    .I2(_1418_),
    .I3(_2374_),
    .O(_1417_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4388_ (
    .I0(\core.cpu.i_tv80_core.SP [12]),
    .I1(\core.cpu.i_tv80_core.SP16 [12]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1418_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4389_ (
    .I0(_2374_),
    .I1(\core.cpu.i_tv80_core.SP [12]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1419_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4390_ (
    .I0(_0591_),
    .I1(_2267_),
    .I2(_1413_),
    .I3(1'h0),
    .O(_2274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4391_ (
    .I0(\core.cpu.i_tv80_core.SP [13]),
    .I1(_2261_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4392_ (
    .I0(_0584_),
    .I1(_0616_),
    .I2(_1420_),
    .I3(1'h0),
    .O(_2261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4393_ (
    .I0(\core.cpu.i_tv80_core.SP [13]),
    .I1(\core.cpu.i_tv80_core.SP16 [13]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1420_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4394_ (
    .I0(_0592_),
    .I1(_2268_),
    .I2(_1413_),
    .I3(1'h0),
    .O(_2275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4395_ (
    .I0(\core.cpu.i_tv80_core.SP [14]),
    .I1(_2262_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4396_ (
    .I0(_0584_),
    .I1(_0617_),
    .I2(_1421_),
    .I3(1'h0),
    .O(_2262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4397_ (
    .I0(\core.cpu.i_tv80_core.SP [14]),
    .I1(\core.cpu.i_tv80_core.SP16 [14]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1421_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4398_ (
    .I0(_1413_),
    .I1(_0593_),
    .I2(_1422_),
    .I3(1'h0),
    .O(_2276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) _4399_ (
    .I0(\core.cpu.i_tv80_core.SP [15]),
    .I1(_2263_),
    .I2(_1413_),
    .I3(_2374_),
    .O(_1422_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4400_ (
    .I0(_0618_),
    .I1(_2256_),
    .I2(_0584_),
    .I3(1'h0),
    .O(_2263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4401_ (
    .I0(\core.cpu.i_tv80_core.SP [15]),
    .I1(\core.cpu.i_tv80_core.SP16 [15]),
    .I2(_1412_),
    .I3(1'h0),
    .O(_2256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4402_ (
    .I0(\core.cpu.di_reg [0]),
    .I1(_2239_),
    .I2(_1787_),
    .I3(1'h0),
    .O(_2247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _4403_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_0222_),
    .I2(_1423_),
    .I3(1'h0),
    .O(_1974_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4404_ (
    .I0(_0203_),
    .I1(_0204_),
    .I2(_0250_),
    .I3(_0244_),
    .O(_0222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) _4405_ (
    .I0(_2536_),
    .I1(_0815_),
    .I2(_0221_),
    .I3(_2538_),
    .O(_1423_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4406_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [0]),
    .I1(_1371_),
    .I2(_1424_),
    .I3(1'h0),
    .O(_2239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4407_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [0]),
    .I3(1'h0),
    .O(_1424_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4408_ (
    .I0(\core.cpu.di_reg [1]),
    .I1(_2240_),
    .I2(_1787_),
    .I3(1'h0),
    .O(_2248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4409_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [1]),
    .I1(_1371_),
    .I2(_1425_),
    .I3(1'h0),
    .O(_2240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4410_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [1]),
    .I3(1'h0),
    .O(_1425_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4411_ (
    .I0(\core.cpu.di_reg [2]),
    .I1(_2241_),
    .I2(_1787_),
    .I3(1'h0),
    .O(_2249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4412_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [2]),
    .I1(_1371_),
    .I2(_1426_),
    .I3(1'h0),
    .O(_2241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4413_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [2]),
    .I3(1'h0),
    .O(_1426_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4414_ (
    .I0(\core.cpu.di_reg [3]),
    .I1(_2242_),
    .I2(_1787_),
    .I3(1'h0),
    .O(_2250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'ha3)
  ) _4415_ (
    .I0(_1427_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [3]),
    .I2(_1371_),
    .I3(1'h0),
    .O(_2242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) _4416_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_1372_),
    .I2(\core.cpu.i_tv80_core.SP16 [3]),
    .I3(_2150_),
    .O(_1427_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4417_ (
    .I0(\core.cpu.di_reg [4]),
    .I1(_2243_),
    .I2(_1787_),
    .I3(1'h0),
    .O(_2251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'ha3)
  ) _4418_ (
    .I0(_1428_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [4]),
    .I2(_1371_),
    .I3(1'h0),
    .O(_2243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) _4419_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(_1372_),
    .I2(\core.cpu.i_tv80_core.SP16 [4]),
    .I3(_2150_),
    .O(_1428_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4420_ (
    .I0(\core.cpu.di_reg [5]),
    .I1(_2244_),
    .I2(_1787_),
    .I3(1'h0),
    .O(_2252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'ha3)
  ) _4421_ (
    .I0(_1429_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [5]),
    .I2(_1371_),
    .I3(1'h0),
    .O(_2244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) _4422_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(_1372_),
    .I2(\core.cpu.i_tv80_core.SP16 [5]),
    .I3(_2150_),
    .O(_1429_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4423_ (
    .I0(\core.cpu.di_reg [6]),
    .I1(_2245_),
    .I2(_1787_),
    .I3(1'h0),
    .O(_2253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4424_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [6]),
    .I1(_1371_),
    .I2(_1430_),
    .I3(1'h0),
    .O(_2245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4425_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [6]),
    .I3(1'h0),
    .O(_1430_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4426_ (
    .I0(\core.cpu.di_reg [7]),
    .I1(_2246_),
    .I2(_1787_),
    .I3(1'h0),
    .O(_2254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4427_ (
    .I0(\core.cpu.i_tv80_core.TmpAddr [7]),
    .I1(_1371_),
    .I2(_1431_),
    .I3(1'h0),
    .O(_2246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4428_ (
    .I0(_2374_),
    .I1(_2150_),
    .I2(\core.cpu.i_tv80_core.SP16 [7]),
    .I3(1'h0),
    .O(_1431_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf1)
  ) _4429_ (
    .I0(_1189_),
    .I1(\core.cpu.i_tv80_core.F [5]),
    .I2(_1332_),
    .I3(\core.cpu.i_tv80_core.ACC [5]),
    .O(_2236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) _4430_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I1(_1946_),
    .I2(_0491_),
    .I3(_1433_),
    .O(_1432_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _4431_ (
    .I0(\core.cpu.i_tv80_core.F [5]),
    .I1(_1937_),
    .I2(_1918_),
    .I3(_1434_),
    .O(_1433_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) _4432_ (
    .I0(_0539_),
    .I1(_0362_),
    .I2(_0492_),
    .I3(\core.cpu.i_tv80_core.BusB [5]),
    .O(_1434_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _4433_ (
    .I0(_0822_),
    .I1(\core.cpu.i_tv80_core.Fp [5]),
    .I2(\core.cpu.i_tv80_core.F [5]),
    .I3(_2374_),
    .O(_1435_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _4434_ (
    .I0(_1988_),
    .I1(_0585_),
    .I2(_1437_),
    .I3(_0445_),
    .O(_2235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _4435_ (
    .I0(_0594_),
    .I1(_0467_),
    .I2(\core.cpu.i_tv80_core.Set_BusA_To [1]),
    .I3(_1994_),
    .O(_0585_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4436_ (
    .I0(_1979_),
    .I1(_0422_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1994_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) _4437_ (
    .I0(_0203_),
    .I1(\core.cpu.i_tv80_core.mcycle [3]),
    .I2(_1436_),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_1979_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) _4438_ (
    .I0(_0219_),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(_0402_),
    .I3(\core.cpu.i_tv80_core.mcycle [1]),
    .O(_1436_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) _4439_ (
    .I0(_0691_),
    .I1(_2020_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(_1993_),
    .O(_1437_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) _4440_ (
    .I0(_2028_),
    .I1(_2539_),
    .I2(_1438_),
    .I3(_0422_),
    .O(_1993_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4441_ (
    .I0(_0700_),
    .I1(_0698_),
    .I2(_1978_),
    .I3(_0702_),
    .O(_1438_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _4442_ (
    .I0(_2498_),
    .I1(_2522_),
    .I2(_0387_),
    .I3(_0390_),
    .O(_2020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4443_ (
    .I0(_0467_),
    .I1(_0585_),
    .I2(_0445_),
    .I3(1'h0),
    .O(_2231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0e)
  ) _4444_ (
    .I0(_1994_),
    .I1(\core.cpu.i_tv80_core.Set_BusA_To [1]),
    .I2(_0445_),
    .I3(1'h0),
    .O(_2232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4445_ (
    .I0(\core.cpu.i_tv80_core.Set_BusA_To [2]),
    .I1(_0585_),
    .I2(_0445_),
    .I3(1'h0),
    .O(_2233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4446_ (
    .I0(_0445_),
    .I1(_0594_),
    .I2(_0585_),
    .I3(1'h0),
    .O(_2234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4447_ (
    .I0(_0586_),
    .I1(_2218_),
    .I2(_1440_),
    .I3(1'h0),
    .O(_2223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4448_ (
    .I0(\core.cpu.i_tv80_core.SP [0]),
    .I1(_2210_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4449_ (
    .I0(_0584_),
    .I1(_0619_),
    .I2(_1439_),
    .I3(1'h0),
    .O(_2210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4450_ (
    .I0(\core.cpu.i_tv80_core.SP [0]),
    .I1(\core.cpu.i_tv80_core.SP16 [0]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1439_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4451_ (
    .I0(\core.cpu.i_tv80_core.Read_To_Reg_r [0]),
    .I1(\core.cpu.i_tv80_core.Read_To_Reg_r [1]),
    .I2(_1186_),
    .I3(\core.cpu.i_tv80_core.Read_To_Reg_r [4]),
    .O(_1440_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4452_ (
    .I0(_0587_),
    .I1(_2219_),
    .I2(_1440_),
    .I3(1'h0),
    .O(_2224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4453_ (
    .I0(\core.cpu.i_tv80_core.SP [1]),
    .I1(_2211_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4454_ (
    .I0(_0584_),
    .I1(_0620_),
    .I2(_1441_),
    .I3(1'h0),
    .O(_2211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4455_ (
    .I0(\core.cpu.i_tv80_core.SP [1]),
    .I1(\core.cpu.i_tv80_core.SP16 [1]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1441_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4456_ (
    .I0(_1440_),
    .I1(_0588_),
    .I2(_1442_),
    .I3(1'h0),
    .O(_2225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) _4457_ (
    .I0(\core.cpu.i_tv80_core.SP [2]),
    .I1(_2212_),
    .I2(_1440_),
    .I3(_2374_),
    .O(_1442_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4458_ (
    .I0(_0584_),
    .I1(_0621_),
    .I2(_1443_),
    .I3(1'h0),
    .O(_2212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4459_ (
    .I0(\core.cpu.i_tv80_core.SP [2]),
    .I1(\core.cpu.i_tv80_core.SP16 [2]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1443_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4460_ (
    .I0(_0589_),
    .I1(_2220_),
    .I2(_1440_),
    .I3(1'h0),
    .O(_2226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4461_ (
    .I0(\core.cpu.i_tv80_core.SP [3]),
    .I1(_2213_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4462_ (
    .I0(_0584_),
    .I1(_0622_),
    .I2(_1444_),
    .I3(1'h0),
    .O(_2213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4463_ (
    .I0(\core.cpu.i_tv80_core.SP [3]),
    .I1(\core.cpu.i_tv80_core.SP16 [3]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1444_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4464_ (
    .I0(_1440_),
    .I1(_0590_),
    .I2(_1445_),
    .I3(1'h0),
    .O(_2227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) _4465_ (
    .I0(\core.cpu.i_tv80_core.SP [4]),
    .I1(_2214_),
    .I2(_1440_),
    .I3(_2374_),
    .O(_1445_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4466_ (
    .I0(_0584_),
    .I1(_0623_),
    .I2(_1446_),
    .I3(1'h0),
    .O(_2214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4467_ (
    .I0(\core.cpu.i_tv80_core.SP [4]),
    .I1(\core.cpu.i_tv80_core.SP16 [4]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1446_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4468_ (
    .I0(_1440_),
    .I1(_0591_),
    .I2(_1447_),
    .I3(1'h0),
    .O(_2228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) _4469_ (
    .I0(\core.cpu.i_tv80_core.SP [5]),
    .I1(_2215_),
    .I2(_1440_),
    .I3(_2374_),
    .O(_1447_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4470_ (
    .I0(_0584_),
    .I1(_0624_),
    .I2(_1448_),
    .I3(1'h0),
    .O(_2215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4471_ (
    .I0(\core.cpu.i_tv80_core.SP [5]),
    .I1(\core.cpu.i_tv80_core.SP16 [5]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1448_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4472_ (
    .I0(_0592_),
    .I1(_2221_),
    .I2(_1440_),
    .I3(1'h0),
    .O(_2229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4473_ (
    .I0(\core.cpu.i_tv80_core.SP [6]),
    .I1(_2216_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4474_ (
    .I0(_0584_),
    .I1(_0625_),
    .I2(_1449_),
    .I3(1'h0),
    .O(_2216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4475_ (
    .I0(\core.cpu.i_tv80_core.SP [6]),
    .I1(\core.cpu.i_tv80_core.SP16 [6]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1449_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4476_ (
    .I0(_0593_),
    .I1(_2222_),
    .I2(_1440_),
    .I3(1'h0),
    .O(_2230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4477_ (
    .I0(\core.cpu.i_tv80_core.SP [7]),
    .I1(_2217_),
    .I2(_2374_),
    .I3(1'h0),
    .O(_2222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4478_ (
    .I0(_0584_),
    .I1(_0626_),
    .I2(_1450_),
    .I3(1'h0),
    .O(_2217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4479_ (
    .I0(\core.cpu.i_tv80_core.SP [7]),
    .I1(\core.cpu.i_tv80_core.SP16 [7]),
    .I2(_0584_),
    .I3(_1412_),
    .O(_1450_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4480_ (
    .I0(_1951_),
    .I1(_2161_),
    .I2(_1452_),
    .I3(_0363_),
    .O(_1451_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a03)
  ) _4481_ (
    .I0(\core.cpu.i_tv80_core.F [7]),
    .I1(_1948_),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I3(\core.cpu.i_tv80_core.Arith16_r ),
    .O(_1951_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) _4482_ (
    .I0(_0422_),
    .I1(_1920_),
    .I2(_1453_),
    .I3(_1921_),
    .O(_1452_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _4483_ (
    .I0(_0422_),
    .I1(_0500_),
    .I2(_1937_),
    .I3(\core.cpu.i_tv80_core.F [7]),
    .O(_1453_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) _4484_ (
    .I0(\core.cpu.i_tv80_core.F [7]),
    .I1(\core.cpu.i_tv80_core.Fp [7]),
    .I2(_1175_),
    .I3(_2161_),
    .O(_1454_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4485_ (
    .I0(\core.cpu.i_tv80_core.Alternate ),
    .I1(\core.cpu.i_tv80_core.XY_State [1]),
    .I2(_2152_),
    .I3(1'h0),
    .O(_2113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4486_ (
    .I0(\core.cpu.i_tv80_core.Alternate ),
    .I1(\core.cpu.i_tv80_core.XY_State [1]),
    .I2(_2153_),
    .I3(1'h0),
    .O(_2114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4487_ (
    .I0(\core.cpu.i_tv80_core.Alternate ),
    .I1(\core.cpu.i_tv80_core.XY_State [1]),
    .I2(_2163_),
    .I3(1'h0),
    .O(_2115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _4488_ (
    .I0(_2540_),
    .I1(_0961_),
    .I2(_0899_),
    .I3(_0584_),
    .O(_2206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007d)
  ) _4489_ (
    .I0(_1459_),
    .I1(_0503_),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [0]),
    .I3(_1458_),
    .O(_2112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4490_ (
    .I0(\core.cpu.i_tv80_core.i_reg.DOAL [1]),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0503_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _4491_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_0396_),
    .O(_1455_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4492_ (
    .I0(_0341_),
    .I1(_0659_),
    .I2(_1456_),
    .I3(1'h0),
    .O(_2035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4493_ (
    .I0(_0283_),
    .I1(_0276_),
    .I2(_1457_),
    .I3(1'h0),
    .O(_1456_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4494_ (
    .I0(_1973_),
    .I1(_2518_),
    .I2(_2544_),
    .I3(1'h0),
    .O(_1457_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4495_ (
    .I0(_0863_),
    .I1(_0578_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1458_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4496_ (
    .I0(_0863_),
    .I1(_1460_),
    .I2(_1462_),
    .I3(_1463_),
    .O(_1459_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4497_ (
    .I0(\core.cpu.i_tv80_core.ID16 [13]),
    .I1(\core.cpu.i_tv80_core.ID16 [14]),
    .I2(\core.cpu.i_tv80_core.ID16 [15]),
    .I3(_1461_),
    .O(_1460_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _4498_ (
    .I0(\core.cpu.i_tv80_core.ID16 [9]),
    .I1(\core.cpu.i_tv80_core.ID16 [10]),
    .I2(\core.cpu.i_tv80_core.ID16 [11]),
    .I3(\core.cpu.i_tv80_core.ID16 [12]),
    .O(_1461_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _4499_ (
    .I0(\core.cpu.i_tv80_core.ID16 [5]),
    .I1(\core.cpu.i_tv80_core.ID16 [6]),
    .I2(\core.cpu.i_tv80_core.ID16 [7]),
    .I3(\core.cpu.i_tv80_core.ID16 [8]),
    .O(_1462_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _4500_ (
    .I0(\core.cpu.i_tv80_core.ID16 [0]),
    .I1(\core.cpu.i_tv80_core.ID16 [2]),
    .I2(\core.cpu.i_tv80_core.ID16 [3]),
    .I3(\core.cpu.i_tv80_core.ID16 [4]),
    .O(_1463_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4501_ (
    .I0(_1793_),
    .I1(_2117_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIH [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4502_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [8]),
    .I1(_2156_),
    .I2(_1464_),
    .I3(1'h0),
    .O(_2117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) _4503_ (
    .I0(\core.cpu.i_tv80_core.ID16 [8]),
    .I1(_0586_),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1464_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4504_ (
    .I0(_1465_),
    .I1(_0864_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4505_ (
    .I0(\core.cpu.i_tv80_core.mcycle [5]),
    .I1(_2539_),
    .I2(_1466_),
    .I3(1'h0),
    .O(_1465_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4506_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(\core.cpu.i_tv80_core.tstate [3]),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_2543_),
    .O(_1466_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4507_ (
    .I0(\core.cpu.i_tv80_core.RegAddrB_r [2]),
    .I1(\core.cpu.i_tv80_core.Alternate ),
    .I2(_0679_),
    .I3(1'h0),
    .O(_0601_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4508_ (
    .I0(_0679_),
    .I1(\core.cpu.i_tv80_core.RegAddrB_r [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0599_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4509_ (
    .I0(_1469_),
    .I1(_2118_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIH [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4510_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [9]),
    .I1(_2156_),
    .I2(_1467_),
    .I3(1'h0),
    .O(_2118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _4511_ (
    .I0(\core.cpu.i_tv80_core.ID16 [9]),
    .I1(_2158_),
    .I2(_1468_),
    .I3(1'h0),
    .O(_1467_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4512_ (
    .I0(_2158_),
    .I1(_0587_),
    .I2(_2156_),
    .I3(1'h0),
    .O(_1468_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) _4513_ (
    .I0(_1471_),
    .I1(_1470_),
    .I2(_0600_),
    .I3(_0599_),
    .O(_1469_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4514_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[4] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [1]),
    .I2(_0601_),
    .I3(1'h0),
    .O(_1470_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4515_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[1] [1]),
    .I2(_0601_),
    .I3(1'h0),
    .O(_1471_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4516_ (
    .I0(_0679_),
    .I1(\core.cpu.i_tv80_core.RegAddrB_r [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0600_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4517_ (
    .I0(_1795_),
    .I1(_2119_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4518_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [10]),
    .I1(_2156_),
    .I2(_1472_),
    .I3(1'h0),
    .O(_2119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) _4519_ (
    .I0(\core.cpu.i_tv80_core.ID16 [10]),
    .I1(_0588_),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1472_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4520_ (
    .I0(_1797_),
    .I1(_2120_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIH [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4521_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [11]),
    .I1(_2156_),
    .I2(_1473_),
    .I3(1'h0),
    .O(_2120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) _4522_ (
    .I0(_0589_),
    .I1(\core.cpu.i_tv80_core.ID16 [11]),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1473_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4523_ (
    .I0(_1475_),
    .I1(_2121_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIH [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4524_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [12]),
    .I1(_2156_),
    .I2(_1474_),
    .I3(1'h0),
    .O(_2121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) _4525_ (
    .I0(_0590_),
    .I1(\core.cpu.i_tv80_core.ID16 [12]),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1474_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) _4526_ (
    .I0(_1477_),
    .I1(_1476_),
    .I2(_0600_),
    .I3(_0599_),
    .O(_1475_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4527_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[4] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [4]),
    .I2(_0601_),
    .I3(1'h0),
    .O(_1476_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4528_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[1] [4]),
    .I2(_0601_),
    .I3(1'h0),
    .O(_1477_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4529_ (
    .I0(_1479_),
    .I1(_2122_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIH [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4530_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [13]),
    .I1(_2156_),
    .I2(_1478_),
    .I3(1'h0),
    .O(_2122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) _4531_ (
    .I0(\core.cpu.i_tv80_core.ID16 [13]),
    .I1(_0591_),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1478_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) _4532_ (
    .I0(_1481_),
    .I1(_1480_),
    .I2(_0600_),
    .I3(_0599_),
    .O(_1479_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4533_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[4] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [5]),
    .I2(_0601_),
    .I3(1'h0),
    .O(_1480_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4534_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[1] [5]),
    .I2(_0601_),
    .I3(1'h0),
    .O(_1481_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4535_ (
    .I0(_1799_),
    .I1(_2123_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIH [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4536_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [14]),
    .I1(_2156_),
    .I2(_1482_),
    .I3(1'h0),
    .O(_2123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) _4537_ (
    .I0(_0592_),
    .I1(\core.cpu.i_tv80_core.ID16 [14]),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1482_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4538_ (
    .I0(_1801_),
    .I1(_2124_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIH [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4539_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [15]),
    .I1(_2156_),
    .I2(_1483_),
    .I3(1'h0),
    .O(_2124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) _4540_ (
    .I0(\core.cpu.i_tv80_core.ID16 [15]),
    .I1(_0593_),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1483_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4541_ (
    .I0(_0606_),
    .I1(_2125_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIL [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4542_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [0]),
    .I1(_2156_),
    .I2(_1484_),
    .I3(1'h0),
    .O(_2125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) _4543_ (
    .I0(\core.cpu.i_tv80_core.ID16 [0]),
    .I1(_0586_),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1484_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4544_ (
    .I0(_1485_),
    .I1(_1486_),
    .I2(_1803_),
    .I3(_0600_),
    .O(_0606_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4545_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [0]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1485_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4546_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [0]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1486_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9600)
  ) _4547_ (
    .I0(\core.cpu.i_tv80_core.i_reg.DOAL [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAL [1]),
    .I2(\core.cpu.i_tv80_core.ID16_B [15]),
    .I3(_2158_),
    .O(_1487_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4548_ (
    .I0(_1488_),
    .I1(_1489_),
    .I2(_1806_),
    .I3(_0600_),
    .O(_0607_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4549_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [1]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1488_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4550_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [1]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1489_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4551_ (
    .I0(_1808_),
    .I1(_2126_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIL [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4552_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [2]),
    .I1(_2156_),
    .I2(_1490_),
    .I3(1'h0),
    .O(_2126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) _4553_ (
    .I0(\core.cpu.i_tv80_core.ID16 [2]),
    .I1(_0588_),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1490_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4554_ (
    .I0(_1810_),
    .I1(_2127_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIL [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4555_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [3]),
    .I1(_2156_),
    .I2(_1491_),
    .I3(1'h0),
    .O(_2127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) _4556_ (
    .I0(_0589_),
    .I1(\core.cpu.i_tv80_core.ID16 [3]),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1491_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4557_ (
    .I0(_1812_),
    .I1(_2128_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIL [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4558_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [4]),
    .I1(_2156_),
    .I2(_1492_),
    .I3(1'h0),
    .O(_2128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) _4559_ (
    .I0(_0590_),
    .I1(\core.cpu.i_tv80_core.ID16 [4]),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1492_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4560_ (
    .I0(_1814_),
    .I1(_2129_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIL [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4561_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [5]),
    .I1(_2156_),
    .I2(_1493_),
    .I3(1'h0),
    .O(_2129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) _4562_ (
    .I0(\core.cpu.i_tv80_core.ID16 [5]),
    .I1(_0591_),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1493_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4563_ (
    .I0(_1495_),
    .I1(_2130_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIL [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4564_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [6]),
    .I1(_2156_),
    .I2(_1494_),
    .I3(1'h0),
    .O(_2130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) _4565_ (
    .I0(_0592_),
    .I1(\core.cpu.i_tv80_core.ID16 [6]),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1494_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) _4566_ (
    .I0(_1497_),
    .I1(_1496_),
    .I2(_0600_),
    .I3(_0599_),
    .O(_1495_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4567_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[4] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [6]),
    .I2(_0601_),
    .I3(1'h0),
    .O(_1496_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4568_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[1] [6]),
    .I2(_0601_),
    .I3(1'h0),
    .O(_1497_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4569_ (
    .I0(_1816_),
    .I1(_2131_),
    .I2(_0679_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DIL [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4570_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [7]),
    .I1(_2156_),
    .I2(_1498_),
    .I3(1'h0),
    .O(_2131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) _4571_ (
    .I0(\core.cpu.i_tv80_core.ID16 [7]),
    .I1(_0593_),
    .I2(_2156_),
    .I3(_2158_),
    .O(_1498_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h7f)
  ) _4572_ (
    .I0(_0723_),
    .I1(_0725_),
    .I2(_0727_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DOAH [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h7f)
  ) _4573_ (
    .I0(_0746_),
    .I1(_0749_),
    .I2(_0750_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DOAH [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h7f)
  ) _4574_ (
    .I0(_0752_),
    .I1(_0755_),
    .I2(_0756_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DOAL [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _4575_ (
    .I0(_0772_),
    .I1(_0774_),
    .I2(1'h0),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DOAH [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _4576_ (
    .I0(_0785_),
    .I1(_0787_),
    .I2(1'h0),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DOAH [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _4577_ (
    .I0(_0760_),
    .I1(_0762_),
    .I2(1'h0),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DOAH [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h7f)
  ) _4578_ (
    .I0(_0766_),
    .I1(_0768_),
    .I2(_0770_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.i_reg.DOAL [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4579_ (
    .I0(_0445_),
    .I1(\core.cpu.i_tv80_core.tstate [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _4580_ (
    .I0(\core.cpu.i_tv80_core.tstate [0]),
    .I1(_0445_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4581_ (
    .I0(_0445_),
    .I1(\core.cpu.i_tv80_core.tstate [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4582_ (
    .I0(_0445_),
    .I1(\core.cpu.i_tv80_core.tstate [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4583_ (
    .I0(_0445_),
    .I1(\core.cpu.i_tv80_core.tstate [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4584_ (
    .I0(_0445_),
    .I1(\core.cpu.i_tv80_core.tstate [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4585_ (
    .I0(_0445_),
    .I1(\core.cpu.i_tv80_core.tstate [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0e)
  ) _4586_ (
    .I0(_1500_),
    .I1(_1499_),
    .I2(_0446_),
    .I3(1'h0),
    .O(_2182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4587_ (
    .I0(_0444_),
    .I1(\core.cpu.i_tv80_core.mcycle [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1499_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4588_ (
    .I0(_0512_),
    .I1(\core.cpu.i_tv80_core.mcycle [6]),
    .I2(_0502_),
    .I3(1'h0),
    .O(_1500_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h9)
  ) _4589_ (
    .I0(\core.cpu.i_tv80_core.Pre_XY_F_M [1]),
    .I1(\core.cpu.i_tv80_core.Pre_XY_F_M [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0502_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4590_ (
    .I0(_0446_),
    .I1(_2181_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _4591_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(_0444_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_1501_),
    .O(_2181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4592_ (
    .I0(_0502_),
    .I1(_0512_),
    .I2(_0474_),
    .I3(\core.cpu.i_tv80_core.mcycle [6]),
    .O(_1501_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _4593_ (
    .I0(_0901_),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(_1502_),
    .I3(_0446_),
    .O(_2184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4594_ (
    .I0(_0502_),
    .I1(_0512_),
    .I2(\core.cpu.i_tv80_core.mcycle [6]),
    .I3(_0474_),
    .O(_1502_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _4595_ (
    .I0(_0901_),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(_1503_),
    .I3(_0446_),
    .O(_2185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4596_ (
    .I0(_0474_),
    .I1(\core.cpu.i_tv80_core.mcycle [6]),
    .I2(_0512_),
    .I3(_0502_),
    .O(_1503_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _4597_ (
    .I0(_0901_),
    .I1(\core.cpu.i_tv80_core.mcycle [3]),
    .I2(_1504_),
    .I3(_0446_),
    .O(_2186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4598_ (
    .I0(_0502_),
    .I1(\core.cpu.i_tv80_core.mcycle [6]),
    .I2(_0512_),
    .I3(_0474_),
    .O(_1504_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) _4599_ (
    .I0(\core.cpu.i_tv80_core.mcycle [4]),
    .I1(_0901_),
    .I2(_1505_),
    .I3(_0446_),
    .O(_2187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4600_ (
    .I0(_0502_),
    .I1(_0474_),
    .I2(_0512_),
    .I3(\core.cpu.i_tv80_core.mcycle [6]),
    .O(_1505_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _4601_ (
    .I0(_0901_),
    .I1(\core.cpu.i_tv80_core.mcycle [5]),
    .I2(_1506_),
    .I3(_0446_),
    .O(_2188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4602_ (
    .I0(_0502_),
    .I1(\core.cpu.i_tv80_core.mcycle [6]),
    .I2(_0512_),
    .I3(_0474_),
    .O(_1506_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) _4603_ (
    .I0(_2143_),
    .I1(_2144_),
    .I2(_1507_),
    .I3(_2179_),
    .O(_2180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4604_ (
    .I0(_0446_),
    .I1(_0867_),
    .I2(_1499_),
    .I3(1'h0),
    .O(_1507_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) _4605_ (
    .I0(_1509_),
    .I1(\core.cpu.i_tv80_core.IntE_FF2 ),
    .I2(_1511_),
    .I3(_1508_),
    .O(_2179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4606_ (
    .I0(_0677_),
    .I1(_0199_),
    .I2(\core.cpu.i_tv80_core.tstate [2]),
    .I3(1'h0),
    .O(_1508_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4607_ (
    .I0(_1510_),
    .I1(\core.cpu.i_tv80_core.IntE_FF1 ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1509_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4608_ (
    .I0(_2525_),
    .I1(_0422_),
    .I2(\core.cpu.i_tv80_core.tstate [2]),
    .I3(1'h0),
    .O(_1510_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4609_ (
    .I0(_0320_),
    .I1(_0315_),
    .I2(_0422_),
    .I3(\core.cpu.i_tv80_core.tstate [3]),
    .O(_1511_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) _4610_ (
    .I0(_1981_),
    .I1(_1980_),
    .I2(_0422_),
    .I3(_1512_),
    .O(_2144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _4611_ (
    .I0(_0422_),
    .I1(_2525_),
    .I2(\core.cpu.i_tv80_core.IntE_FF1 ),
    .I3(\core.cpu.i_tv80_core.INT_s ),
    .O(_1512_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _4612_ (
    .I0(_2170_),
    .I1(_1507_),
    .I2(_2177_),
    .I3(1'h0),
    .O(_2178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4613_ (
    .I0(\core.cpu.i_tv80_core.NMI_s ),
    .I1(_2144_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0e)
  ) _4614_ (
    .I0(\core.cpu.i_tv80_core.IntE_FF2 ),
    .I1(_1510_),
    .I2(_1511_),
    .I3(1'h0),
    .O(_2177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf8)
  ) _4615_ (
    .I0(_2160_),
    .I1(\core.cpu.i_tv80_core.Halt_FF ),
    .I2(_1513_),
    .I3(1'h0),
    .O(_2176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4616_ (
    .I0(_0445_),
    .I1(_0818_),
    .I2(_0868_),
    .I3(1'h0),
    .O(_1513_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _4617_ (
    .I0(\core.wait_n ),
    .I1(\core.cpu.i_tv80_core.tstate [2]),
    .I2(_0445_),
    .I3(\core.cpu.i_tv80_core.BusReq_s ),
    .O(_2175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4618_ (
    .I0(_1960_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'he)
  ) _4619_ (
    .I0(_1960_),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4620_ (
    .I0(_1960_),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _4621_ (
    .I0(_2520_),
    .I1(_2106_),
    .I2(_0445_),
    .I3(1'h0),
    .O(_2171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4622_ (
    .I0(\core.cpu.i_tv80_core.BTR_r ),
    .I1(\core.cpu.di_reg [0]),
    .I2(_0999_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4623_ (
    .I0(\core.cpu.i_tv80_core.BTR_r ),
    .I1(\core.cpu.di_reg [1]),
    .I2(_0999_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4624_ (
    .I0(\core.cpu.i_tv80_core.BTR_r ),
    .I1(\core.cpu.di_reg [2]),
    .I2(_0999_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4625_ (
    .I0(\core.cpu.i_tv80_core.BTR_r ),
    .I1(\core.cpu.di_reg [3]),
    .I2(_0999_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4626_ (
    .I0(\core.cpu.i_tv80_core.BTR_r ),
    .I1(\core.cpu.di_reg [4]),
    .I2(_0999_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4627_ (
    .I0(\core.cpu.i_tv80_core.BTR_r ),
    .I1(\core.cpu.di_reg [5]),
    .I2(_0999_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4628_ (
    .I0(\core.cpu.i_tv80_core.BTR_r ),
    .I1(\core.cpu.di_reg [6]),
    .I2(_0999_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16_B [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4629_ (
    .I0(\core.cpu.i_tv80_core.BTR_r ),
    .I1(\core.cpu.di_reg [7]),
    .I2(_0999_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4630_ (
    .I0(\core.cpu.i_tv80_core.SP [0]),
    .I1(_0619_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4631_ (
    .I0(\core.cpu.i_tv80_core.SP [1]),
    .I1(_0620_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4632_ (
    .I0(\core.cpu.i_tv80_core.SP [2]),
    .I1(_0621_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4633_ (
    .I0(\core.cpu.i_tv80_core.SP [3]),
    .I1(_0622_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4634_ (
    .I0(\core.cpu.i_tv80_core.SP [4]),
    .I1(_0623_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4635_ (
    .I0(\core.cpu.i_tv80_core.SP [5]),
    .I1(_0624_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4636_ (
    .I0(\core.cpu.i_tv80_core.SP [6]),
    .I1(_0625_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4637_ (
    .I0(\core.cpu.i_tv80_core.SP [7]),
    .I1(_0626_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4638_ (
    .I0(\core.cpu.i_tv80_core.SP [8]),
    .I1(_0611_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4639_ (
    .I0(\core.cpu.i_tv80_core.SP [9]),
    .I1(_0612_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4640_ (
    .I0(\core.cpu.i_tv80_core.SP [10]),
    .I1(_0613_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4641_ (
    .I0(\core.cpu.i_tv80_core.SP [11]),
    .I1(_0614_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4642_ (
    .I0(\core.cpu.i_tv80_core.SP [12]),
    .I1(_0615_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4643_ (
    .I0(\core.cpu.i_tv80_core.SP [13]),
    .I1(_0616_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4644_ (
    .I0(\core.cpu.i_tv80_core.SP [14]),
    .I1(_0617_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _4645_ (
    .I0(\core.cpu.i_tv80_core.SP [15]),
    .I1(_0618_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_A [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _4646_ (
    .I0(\core.cpu.di_reg [0]),
    .I1(\core.cpu.i_tv80_core.tstate [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4647_ (
    .I0(\core.cpu.di_reg [1]),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4648_ (
    .I0(\core.cpu.di_reg [2]),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4649_ (
    .I0(\core.cpu.di_reg [3]),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4650_ (
    .I0(\core.cpu.di_reg [4]),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4651_ (
    .I0(\core.cpu.di_reg [5]),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4652_ (
    .I0(\core.cpu.di_reg [6]),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_B [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _4653_ (
    .I0(\core.cpu.di_reg [7]),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4654_ (
    .I0(_2650_),
    .I1(\core.uart0.uart0.DLL [0]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2601_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc5)
  ) _4655_ (
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [1]),
    .I1(\core.uart0.uart0.DLL [1]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2608_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4656_ (
    .I0(_2657_),
    .I1(\core.uart0.uart0.DLL [2]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2609_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4657_ (
    .I0(_2658_),
    .I1(\core.uart0.uart0.DLL [3]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2610_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4658_ (
    .I0(_2659_),
    .I1(\core.uart0.uart0.DLL [4]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2611_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4659_ (
    .I0(_2660_),
    .I1(\core.uart0.uart0.DLL [5]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2612_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4660_ (
    .I0(_2661_),
    .I1(\core.uart0.uart0.DLL [6]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2613_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4661_ (
    .I0(_2662_),
    .I1(\core.uart0.uart0.DLL [7]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2614_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4662_ (
    .I0(_2663_),
    .I1(\core.uart0.uart0.DLM [0]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2615_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4663_ (
    .I0(_2664_),
    .I1(\core.uart0.uart0.DLM [1]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2616_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4664_ (
    .I0(_2651_),
    .I1(\core.uart0.uart0.DLM [2]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2602_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4665_ (
    .I0(_2652_),
    .I1(\core.uart0.uart0.DLM [3]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2603_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4666_ (
    .I0(_2653_),
    .I1(\core.uart0.uart0.DLM [4]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2604_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4667_ (
    .I0(_2654_),
    .I1(\core.uart0.uart0.DLM [5]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2605_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4668_ (
    .I0(_2655_),
    .I1(\core.uart0.uart0.DLM [6]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2606_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4669_ (
    .I0(_2656_),
    .I1(\core.uart0.uart0.DLM [7]),
    .I2(_0450_),
    .I3(1'h0),
    .O(_2607_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h553c)
  ) _4670_ (
    .I0(\core.uart0.uart0.LCR [4]),
    .I1(\core.uart0.uart0.RX_Filtered ),
    .I2(\core.uart0.uart0.RX_Parity ),
    .I3(_2621_),
    .O(_2648_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4671_ (
    .I0(_0455_),
    .I1(_0556_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2644_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4672_ (
    .I0(_0455_),
    .I1(\core.uart0.uart0.Bit_Phase [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2645_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4673_ (
    .I0(_0455_),
    .I1(_0557_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2646_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4674_ (
    .I0(_0455_),
    .I1(_0558_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2647_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4675_ (
    .I0(\core.uart0.uart0.RX_Filtered ),
    .I1(_0559_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2640_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4676_ (
    .I0(\core.uart0.uart0.RX_Filtered ),
    .I1(\core.uart0.uart0.Brk_Cnt [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2641_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4677_ (
    .I0(\core.uart0.uart0.RX_Filtered ),
    .I1(_0560_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2642_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4678_ (
    .I0(\core.uart0.uart0.RX_Filtered ),
    .I1(_0561_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2643_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) _4679_ (
    .I0(_1516_),
    .I1(_1515_),
    .I2(_1514_),
    .I3(\core.uart0.uart0.LSR [2]),
    .O(_2639_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4680_ (
    .I0(_2595_),
    .I1(_0437_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1514_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4681_ (
    .I0(_0456_),
    .I1(_0914_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1515_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4682_ (
    .I0(_1517_),
    .I1(\core.uart0.uart0.LCR [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1516_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha35c)
  ) _4683_ (
    .I0(\core.uart0.uart0.LCR [4]),
    .I1(\core.uart0.uart0.RX_Parity ),
    .I2(\core.uart0.uart0.LCR [5]),
    .I3(\core.uart0.uart0.RX_Filtered ),
    .O(_1517_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4684_ (
    .I0(_0454_),
    .I1(_0456_),
    .I2(_0562_),
    .I3(1'h0),
    .O(_2635_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) _4685_ (
    .I0(\core.uart0.uart0.LCR [3]),
    .I1(_0504_),
    .I2(_0454_),
    .I3(_0456_),
    .O(_2636_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h9)
  ) _4686_ (
    .I0(\core.uart0.uart0.RX_Bit_Cnt [0]),
    .I1(\core.uart0.uart0.RX_Bit_Cnt [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0504_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4687_ (
    .I0(_0454_),
    .I1(_0456_),
    .I2(_0563_),
    .I3(1'h0),
    .O(_2637_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4688_ (
    .I0(\core.uart0.uart0.LCR [3]),
    .I1(_0564_),
    .I2(_0454_),
    .I3(_0456_),
    .O(_2638_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff70)
  ) _4689_ (
    .I0(_2595_),
    .I1(_2620_),
    .I2(\core.uart0.uart0.LSR [0]),
    .I3(_1518_),
    .O(_2634_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) _4690_ (
    .I0(_0456_),
    .I1(\core.uart0.uart0.LCR [3]),
    .I2(_0454_),
    .I3(_0914_),
    .O(_1518_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) _4691_ (
    .I0(_0481_),
    .I1(_0914_),
    .I2(_1514_),
    .I3(\core.uart0.uart0.LSR [4]),
    .O(_2633_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4692_ (
    .I0(\core.uart0.uart0.Brk_Cnt [0]),
    .I1(\core.uart0.uart0.Brk_Cnt [1]),
    .I2(\core.uart0.uart0.Brk_Cnt [2]),
    .I3(\core.uart0.uart0.Brk_Cnt [3]),
    .O(_0481_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f44)
  ) _4693_ (
    .I0(_1514_),
    .I1(\core.uart0.uart0.LSR [3]),
    .I2(\core.uart0.uart0.RX_Filtered ),
    .I3(_1518_),
    .O(_2632_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4694_ (
    .I0(\core.uart0.uart0.LSR [1]),
    .I1(\core.uart0.uart0.LSR [0]),
    .I2(_1514_),
    .I3(_1515_),
    .O(_2631_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4695_ (
    .I0(\core.uart0.uart0.RX_Filtered ),
    .I1(\core.uart0.uart0.LCR [0]),
    .I2(\core.uart0.uart0.LCR [1]),
    .I3(1'h0),
    .O(_2630_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) _4696_ (
    .I0(\core.uart0.uart0.RX_ShiftReg [7]),
    .I1(\core.uart0.uart0.RX_Filtered ),
    .I2(\core.uart0.uart0.LCR [0]),
    .I3(\core.uart0.uart0.LCR [1]),
    .O(_2629_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) _4697_ (
    .I0(\core.uart0.uart0.LCR [0]),
    .I1(\core.uart0.uart0.RX_Filtered ),
    .I2(\core.uart0.uart0.RX_ShiftReg [6]),
    .I3(\core.uart0.uart0.LCR [1]),
    .O(_2628_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _4698_ (
    .I0(\core.uart0.uart0.RX_ShiftReg [5]),
    .I1(\core.uart0.uart0.RX_Filtered ),
    .I2(_2618_),
    .I3(1'h0),
    .O(_2627_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4699_ (
    .I0(\core.uart0.uart0.LCR [0]),
    .I1(\core.uart0.uart0.LCR [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2618_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _4700_ (
    .I0(_1523_),
    .I1(_1519_),
    .I2(\core.uart0.uart0.baudout ),
    .I3(1'h0),
    .O(_2626_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) _4701_ (
    .I0(\core.uart0.uart0.TX_Stop_Bit ),
    .I1(_1522_),
    .I2(\core.uart0.uart0.LCR [2]),
    .I3(_1520_),
    .O(_1519_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4702_ (
    .I0(_1521_),
    .I1(_0489_),
    .I2(_0435_),
    .I3(1'h0),
    .O(_1520_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4703_ (
    .I0(_2618_),
    .I1(\core.uart0.uart0.LCR [2]),
    .I2(\core.uart0.uart0.TX_Stop_Bit ),
    .I3(_0566_),
    .O(_1521_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6000)
  ) _4704_ (
    .I0(\core.uart0.uart0.bit_tick.TX_Cnt [1]),
    .I1(\core.uart0.uart0.bit_tick.TX_Cnt [0]),
    .I2(_0488_),
    .I3(_0565_),
    .O(_0489_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4705_ (
    .I0(_0435_),
    .I1(_0489_),
    .I2(_2618_),
    .I3(_0566_),
    .O(_1522_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _4706_ (
    .I0(\core.uart0.uart0.TX_Stop_Bit ),
    .I1(\core.uart0.uart0.LCR [2]),
    .I2(_0489_),
    .I3(_0435_),
    .O(_1523_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hbf)
  ) _4707_ (
    .I0(_0566_),
    .I1(\core.uart0.uart0.TX_Stop_Bit ),
    .I2(\core.uart0.uart0.LCR [2]),
    .I3(1'h0),
    .O(_2600_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4708_ (
    .I0(_1519_),
    .I1(_0488_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2596_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h60)
  ) _4709_ (
    .I0(\core.uart0.uart0.bit_tick.TX_Cnt [1]),
    .I1(\core.uart0.uart0.bit_tick.TX_Cnt [0]),
    .I2(_1519_),
    .I3(1'h0),
    .O(_2597_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4710_ (
    .I0(_1519_),
    .I1(_0565_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2598_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4711_ (
    .I0(_1520_),
    .I1(_0435_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2599_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4712_ (
    .I0(_2558_),
    .I1(_2551_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2559_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4713_ (
    .I0(_2558_),
    .I1(\core.i2c0.i2c_clk_divider.count [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2560_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4714_ (
    .I0(_2558_),
    .I1(_2552_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2561_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4715_ (
    .I0(_2558_),
    .I1(_2553_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2562_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4716_ (
    .I0(_2558_),
    .I1(_2554_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2563_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4717_ (
    .I0(_2558_),
    .I1(_2555_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2564_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4718_ (
    .I0(_2558_),
    .I1(_2556_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2565_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4719_ (
    .I0(_2558_),
    .I1(_2557_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2566_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _4720_ (
    .I0(\core.i2c0.master.bit_count [0]),
    .I1(\core.i2c0.master.start ),
    .I2(_0542_),
    .I3(_2043_),
    .O(_2567_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3307)
  ) _4721_ (
    .I0(_0541_),
    .I1(_1524_),
    .I2(_1525_),
    .I3(\core.i2c0.master.bit_count [1]),
    .O(_2568_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _4722_ (
    .I0(\core.i2c0.master.start ),
    .I1(_2042_),
    .I2(_0541_),
    .I3(1'h0),
    .O(_1524_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4723_ (
    .I0(_2042_),
    .I1(\core.i2c0.master.start ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1525_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4724_ (
    .I0(\core.i2c0.master.bit_count [2]),
    .I1(_1525_),
    .I2(_1526_),
    .I3(1'h0),
    .O(_2569_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _4725_ (
    .I0(_0543_),
    .I1(_0541_),
    .I2(_1524_),
    .I3(1'h0),
    .O(_1526_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) _4726_ (
    .I0(\core.i2c0.master.bit_count [3]),
    .I1(_1525_),
    .I2(_2043_),
    .I3(_0544_),
    .O(_2570_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) _4727_ (
    .I0(\core.i2c0.master.bit_count [4]),
    .I1(_1525_),
    .I2(_2043_),
    .I3(_0545_),
    .O(_2571_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) _4728_ (
    .I0(\core.i2c0.master.bit_count [5]),
    .I1(_1525_),
    .I2(_2043_),
    .I3(_0546_),
    .O(_2572_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) _4729_ (
    .I0(\core.i2c0.master.bit_count [6]),
    .I1(_1525_),
    .I2(_2043_),
    .I3(_0547_),
    .O(_2573_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) _4730_ (
    .I0(\core.i2c0.master.bit_count [7]),
    .I1(_1525_),
    .I2(_2043_),
    .I3(_0548_),
    .O(_2574_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4731_ (
    .I0(_2586_),
    .I1(_2579_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2587_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4732_ (
    .I0(_2586_),
    .I1(\core.spi0.spi_clk_divider.count [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2588_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4733_ (
    .I0(_2586_),
    .I1(_2580_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2589_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4734_ (
    .I0(_2586_),
    .I1(_2581_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2590_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4735_ (
    .I0(_2586_),
    .I1(_2582_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2591_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4736_ (
    .I0(_2586_),
    .I1(_2583_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2592_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4737_ (
    .I0(_2586_),
    .I1(_2584_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2593_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4738_ (
    .I0(_2586_),
    .I1(_2585_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2594_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) _4739_ (
    .I0(_2068_),
    .I1(_1527_),
    .I2(\core.spi0.master.start ),
    .I3(\core.spi0.master.start_sync ),
    .O(_2578_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4740_ (
    .I0(_0412_),
    .I1(\core.spi0.spi_clk_divider.clk_en ),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1527_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h9)
  ) _4741_ (
    .I0(\core.spi0.master.sclk_o ),
    .I1(\core.spi0.master.CPOL ),
    .I2(1'h0),
    .I3(1'h0),
    .O(spi_sclk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4742_ (
    .I0(\core.cpu.i_tv80_core.A [11]),
    .I1(_1528_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4743_ (
    .I0(_1529_),
    .I1(\core.cpu.i_tv80_core.A [12]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1528_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _4744_ (
    .I0(\core.cpu.i_tv80_core.A [12]),
    .I1(_1530_),
    .I2(_1533_),
    .I3(1'h0),
    .O(_1529_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4745_ (
    .I0(\core.cpu.i_tv80_core.A [8]),
    .I1(_0806_),
    .I2(_1532_),
    .I3(_1531_),
    .O(_1530_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4746_ (
    .I0(\core.cpu.i_tv80_core.A [3]),
    .I1(\core.cpu.i_tv80_core.A [4]),
    .I2(\core.cpu.i_tv80_core.A [15]),
    .I3(_0447_),
    .O(_1531_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4747_ (
    .I0(\core.cpu.i_tv80_core.A [9]),
    .I1(\core.cpu.i_tv80_core.A [10]),
    .I2(\core.cpu.i_tv80_core.A [14]),
    .I3(\core.cpu.i_tv80_core.A [13]),
    .O(_1532_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4748_ (
    .I0(\core.cpu.mreq_n ),
    .I1(_0805_),
    .I2(_0043_),
    .I3(1'h0),
    .O(_1533_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4749_ (
    .I0(_1528_),
    .I1(\core.cpu.i_tv80_core.A [11]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4750_ (
    .I0(\core.cpu.i_tv80_core.A [12]),
    .I1(\core.cpu.i_tv80_core.A [11]),
    .I2(_1529_),
    .I3(1'h0),
    .O(_0152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4751_ (
    .I0(\core.cpu.i_tv80_core.A [12]),
    .I1(_1533_),
    .I2(\core.cpu.i_tv80_core.A [11]),
    .I3(1'h0),
    .O(_0153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4752_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [4]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4753_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [5]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4754_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [6]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4755_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [0]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4756_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [1]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4757_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h6)
  ) _4758_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [3]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _4759_ (
    .I0(_0257_),
    .I1(_0443_),
    .I2(1'h0),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.IMode [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _4760_ (
    .I0(_0443_),
    .I1(_0810_),
    .I2(1'h0),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.IMode [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4761_ (
    .I0(\core.cpu.i_tv80_core.ACC [0]),
    .I1(_1879_),
    .I2(_1535_),
    .I3(\core.cpu.i_tv80_core.PC [0]),
    .O(_1534_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4762_ (
    .I0(_1536_),
    .I1(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1535_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4763_ (
    .I0(_0472_),
    .I1(_1537_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1536_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4764_ (
    .I0(_0595_),
    .I1(_0928_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1537_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4765_ (
    .I0(_2519_),
    .I1(_0660_),
    .I2(_2032_),
    .I3(1'h0),
    .O(_1538_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _4766_ (
    .I0(_2539_),
    .I1(_2530_),
    .I2(_1968_),
    .I3(_0930_),
    .O(_1539_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) _4767_ (
    .I0(_1541_),
    .I1(_0387_),
    .I2(_1542_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1540_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4768_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_2005_),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(1'h0),
    .O(_1541_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) _4769_ (
    .I0(_2006_),
    .I1(_2517_),
    .I2(_2003_),
    .I3(_2530_),
    .O(_1542_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _4770_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(_0929_),
    .I2(_2036_),
    .I3(_0388_),
    .O(_1543_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4771_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(_2530_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(_0461_),
    .O(_2036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4772_ (
    .I0(_0434_),
    .I1(_2520_),
    .I2(_1968_),
    .I3(_2526_),
    .O(_0388_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) _4773_ (
    .I0(_0540_),
    .I1(_0243_),
    .I2(_0225_),
    .I3(_2516_),
    .O(_1544_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) _4774_ (
    .I0(_2515_),
    .I1(_1546_),
    .I2(_1547_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1545_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4775_ (
    .I0(_0668_),
    .I1(_1967_),
    .I2(\core.cpu.i_tv80_core.mcycle [0]),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_1546_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4776_ (
    .I0(_2526_),
    .I1(_0223_),
    .I2(_2006_),
    .I3(_2537_),
    .O(_1547_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0230)
  ) _4777_ (
    .I0(\core.cpu.i_tv80_core.mcycle [3]),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(\core.cpu.i_tv80_core.mcycle [2]),
    .I3(_2530_),
    .O(_2537_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4778_ (
    .I0(_1548_),
    .I1(_0472_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1879_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4779_ (
    .I0(\core.cpu.i_tv80_core.Set_BusB_To [1]),
    .I1(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1548_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4780_ (
    .I0(_1537_),
    .I1(_0472_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1549_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4781_ (
    .I0(_1551_),
    .I1(_0472_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1550_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4782_ (
    .I0(\core.cpu.i_tv80_core.Set_BusB_To [1]),
    .I1(_0595_),
    .I2(_0939_),
    .I3(1'h0),
    .O(_1551_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4783_ (
    .I0(_1549_),
    .I1(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0495_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4784_ (
    .I0(_0595_),
    .I1(_0472_),
    .I2(_1548_),
    .I3(1'h0),
    .O(_0473_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4785_ (
    .I0(_1548_),
    .I1(_0595_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _4786_ (
    .I0(_2201_),
    .I1(_0602_),
    .I2(_1551_),
    .I3(_0472_),
    .O(_1552_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heef0)
  ) _4787_ (
    .I0(_1553_),
    .I1(_1554_),
    .I2(_1793_),
    .I3(_0600_),
    .O(_0602_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4788_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [0]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1553_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4789_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [0]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1554_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _4790_ (
    .I0(_1555_),
    .I1(_1558_),
    .I2(_1560_),
    .I3(_1562_),
    .O(_1881_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4791_ (
    .I0(\core.cpu.i_tv80_core.F [1]),
    .I1(_1550_),
    .I2(_1877_),
    .I3(1'h0),
    .O(_1555_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) _4792_ (
    .I0(_0603_),
    .I1(_0607_),
    .I2(_0472_),
    .I3(_2201_),
    .O(_1877_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) _4793_ (
    .I0(_1556_),
    .I1(_1557_),
    .I2(_0600_),
    .I3(_1469_),
    .O(_0603_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4794_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [1]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1556_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4795_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [1]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1557_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4796_ (
    .I0(\core.cpu.i_tv80_core.PC [1]),
    .I1(_1535_),
    .I2(_1559_),
    .I3(\core.cpu.i_tv80_core.SP [9]),
    .O(_1558_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4797_ (
    .I0(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I1(_1549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1559_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4798_ (
    .I0(_1561_),
    .I1(\core.cpu.i_tv80_core.SP [1]),
    .I2(_0495_),
    .I3(\core.cpu.i_tv80_core.PC [9]),
    .O(_1560_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4799_ (
    .I0(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I1(_1536_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1561_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4800_ (
    .I0(_1879_),
    .I1(\core.cpu.i_tv80_core.ACC [1]),
    .I2(_0473_),
    .I3(\core.cpu.di_reg [1]),
    .O(_1562_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4801_ (
    .I0(_1879_),
    .I1(\core.cpu.i_tv80_core.ACC [2]),
    .I2(_0473_),
    .I3(\core.cpu.di_reg [2]),
    .O(_1563_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _4802_ (
    .I0(\core.cpu.i_tv80_core.SP [2]),
    .I1(\core.cpu.i_tv80_core.PC [2]),
    .I2(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I3(_1536_),
    .O(_1564_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _4803_ (
    .I0(\core.cpu.i_tv80_core.SP [10]),
    .I1(\core.cpu.i_tv80_core.PC [10]),
    .I2(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I3(_1549_),
    .O(_1565_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4804_ (
    .I0(\core.cpu.i_tv80_core.PC [11]),
    .I1(_0495_),
    .I2(_1535_),
    .I3(\core.cpu.i_tv80_core.PC [3]),
    .O(_1566_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4805_ (
    .I0(_1561_),
    .I1(\core.cpu.i_tv80_core.SP [3]),
    .I2(_1559_),
    .I3(\core.cpu.i_tv80_core.SP [11]),
    .O(_1567_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4806_ (
    .I0(_1879_),
    .I1(\core.cpu.i_tv80_core.ACC [3]),
    .I2(_0473_),
    .I3(\core.cpu.di_reg [3]),
    .O(_1568_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _4807_ (
    .I0(_1569_),
    .I1(_1570_),
    .I2(_1571_),
    .I3(_1572_),
    .O(_1884_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4808_ (
    .I0(\core.cpu.i_tv80_core.PC [4]),
    .I1(_1535_),
    .I2(_1559_),
    .I3(\core.cpu.i_tv80_core.SP [12]),
    .O(_1569_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4809_ (
    .I0(_1561_),
    .I1(\core.cpu.i_tv80_core.SP [4]),
    .I2(_0495_),
    .I3(\core.cpu.i_tv80_core.PC [12]),
    .O(_1570_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4810_ (
    .I0(_1550_),
    .I1(\core.cpu.i_tv80_core.F [4]),
    .I2(_0473_),
    .I3(\core.cpu.di_reg [4]),
    .O(_1571_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _4811_ (
    .I0(_1879_),
    .I1(\core.cpu.i_tv80_core.ACC [4]),
    .I2(_2198_),
    .I3(_2201_),
    .O(_1572_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fee)
  ) _4812_ (
    .I0(_1475_),
    .I1(_1575_),
    .I2(_0608_),
    .I3(_0472_),
    .O(_2198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) _4813_ (
    .I0(_1573_),
    .I1(_1574_),
    .I2(_1812_),
    .I3(_0600_),
    .O(_0608_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) _4814_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [4]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1573_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) _4815_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [4]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1574_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4816_ (
    .I0(_1576_),
    .I1(_1577_),
    .I2(_0600_),
    .I3(1'h0),
    .O(_1575_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4817_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[6] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [4]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1576_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4818_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[3] [4]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1577_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _4819_ (
    .I0(_1839_),
    .I1(_1580_),
    .I2(_1581_),
    .I3(_1582_),
    .O(_1885_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heef0)
  ) _4820_ (
    .I0(_1578_),
    .I1(_1579_),
    .I2(_1814_),
    .I3(_0600_),
    .O(_0609_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4821_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [5]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1578_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4822_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [5]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1579_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4823_ (
    .I0(_1561_),
    .I1(\core.cpu.i_tv80_core.SP [5]),
    .I2(_0495_),
    .I3(\core.cpu.i_tv80_core.PC [13]),
    .O(_1580_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4824_ (
    .I0(\core.cpu.i_tv80_core.PC [5]),
    .I1(_1535_),
    .I2(_1559_),
    .I3(\core.cpu.i_tv80_core.SP [13]),
    .O(_1581_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4825_ (
    .I0(_1550_),
    .I1(\core.cpu.i_tv80_core.F [5]),
    .I2(_0473_),
    .I3(\core.cpu.di_reg [5]),
    .O(_1582_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _4826_ (
    .I0(_1583_),
    .I1(_1584_),
    .I2(_1585_),
    .I3(_1590_),
    .O(_1886_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4827_ (
    .I0(_1561_),
    .I1(\core.cpu.i_tv80_core.SP [6]),
    .I2(_1559_),
    .I3(\core.cpu.i_tv80_core.SP [14]),
    .O(_1583_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4828_ (
    .I0(\core.cpu.i_tv80_core.PC [14]),
    .I1(_0495_),
    .I2(_1535_),
    .I3(\core.cpu.i_tv80_core.PC [6]),
    .O(_1584_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _4829_ (
    .I0(_1879_),
    .I1(\core.cpu.i_tv80_core.ACC [6]),
    .I2(_2199_),
    .I3(_2201_),
    .O(_1585_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h35)
  ) _4830_ (
    .I0(_0605_),
    .I1(_0610_),
    .I2(_0472_),
    .I3(1'h0),
    .O(_2199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heef0)
  ) _4831_ (
    .I0(_1586_),
    .I1(_1587_),
    .I2(_1799_),
    .I3(_0600_),
    .O(_0605_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4832_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [6]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1586_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4833_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[6] [6]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1587_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) _4834_ (
    .I0(_1588_),
    .I1(_1589_),
    .I2(_0600_),
    .I3(_1495_),
    .O(_0610_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) _4835_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[3] [6]),
    .I2(_0599_),
    .I3(_0601_),
    .O(_1588_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) _4836_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[6] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [6]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1589_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4837_ (
    .I0(_1550_),
    .I1(\core.cpu.i_tv80_core.F [6]),
    .I2(_0473_),
    .I3(\core.cpu.di_reg [6]),
    .O(_1590_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _4838_ (
    .I0(_1550_),
    .I1(\core.cpu.i_tv80_core.F [7]),
    .I2(_0473_),
    .I3(\core.cpu.di_reg [7]),
    .O(_1591_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _4839_ (
    .I0(\core.cpu.i_tv80_core.SP [15]),
    .I1(\core.cpu.i_tv80_core.PC [15]),
    .I2(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I3(_1549_),
    .O(_1592_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _4840_ (
    .I0(\core.cpu.i_tv80_core.SP [7]),
    .I1(\core.cpu.i_tv80_core.PC [7]),
    .I2(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I3(_1536_),
    .O(_1593_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h4f)
  ) _4841_ (
    .I0(_0216_),
    .I1(\core.uart0.uart0.TX_ShiftReg [0]),
    .I2(_1594_),
    .I3(1'h0),
    .O(_2071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) _4842_ (
    .I0(\core.uart0.uart0.TX_ShiftReg [1]),
    .I1(_0216_),
    .I2(\core.uart0.uart0.THR [0]),
    .I3(_2081_),
    .O(_1594_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _4843_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.THR [1]),
    .I2(_1595_),
    .I3(1'h0),
    .O(_2072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) _4844_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.TX_ShiftReg [2]),
    .I2(\core.uart0.uart0.TX_ShiftReg [1]),
    .I3(_0216_),
    .O(_1595_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _4845_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.THR [2]),
    .I2(_1596_),
    .I3(1'h0),
    .O(_2073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) _4846_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.TX_ShiftReg [3]),
    .I2(\core.uart0.uart0.TX_ShiftReg [2]),
    .I3(_0216_),
    .O(_1596_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _4847_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.THR [3]),
    .I2(_1597_),
    .I3(1'h0),
    .O(_2074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) _4848_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.TX_ShiftReg [4]),
    .I2(\core.uart0.uart0.TX_ShiftReg [3]),
    .I3(_0216_),
    .O(_1597_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _4849_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.THR [4]),
    .I2(_1598_),
    .I3(1'h0),
    .O(_2075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) _4850_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.TX_ShiftReg [5]),
    .I2(\core.uart0.uart0.TX_ShiftReg [4]),
    .I3(_0216_),
    .O(_1598_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h4f)
  ) _4851_ (
    .I0(_0216_),
    .I1(\core.uart0.uart0.TX_ShiftReg [5]),
    .I2(_1599_),
    .I3(1'h0),
    .O(_2076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) _4852_ (
    .I0(\core.uart0.uart0.TX_ShiftReg [6]),
    .I1(_0216_),
    .I2(\core.uart0.uart0.THR [5]),
    .I3(_2081_),
    .O(_1599_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _4853_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.THR [6]),
    .I2(_1600_),
    .I3(1'h0),
    .O(_2077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) _4854_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.TX_ShiftReg [7]),
    .I2(\core.uart0.uart0.TX_ShiftReg [6]),
    .I3(_0216_),
    .O(_1600_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf1)
  ) _4855_ (
    .I0(_0457_),
    .I1(\core.uart0.uart0.LCR [3]),
    .I2(_0476_),
    .I3(1'h0),
    .O(_2078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hf4)
  ) _4856_ (
    .I0(\core.uart0.uart0.LCR [4]),
    .I1(_2081_),
    .I2(_1601_),
    .I3(1'h0),
    .O(_2079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3740)
  ) _4857_ (
    .I0(_2081_),
    .I1(_0216_),
    .I2(\core.uart0.uart0.TX_ShiftReg [0]),
    .I3(\core.uart0.uart0.TX_Parity ),
    .O(_1601_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) _4858_ (
    .I0(_0567_),
    .I1(_0216_),
    .I2(_0457_),
    .I3(_2080_),
    .O(_2082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4859_ (
    .I0(\core.uart0.uart0.LSR [5]),
    .I1(_0414_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) _4860_ (
    .I0(_0457_),
    .I1(\core.uart0.uart0.TX_Bit_Cnt [0]),
    .I2(\core.uart0.uart0.TX_Bit_Cnt [1]),
    .I3(_1602_),
    .O(_2083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _4861_ (
    .I0(\core.uart0.uart0.LCR [3]),
    .I1(_0457_),
    .I2(_0216_),
    .I3(1'h0),
    .O(_1602_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4862_ (
    .I0(_0457_),
    .I1(_0216_),
    .I2(_0568_),
    .I3(1'h0),
    .O(_2084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _4863_ (
    .I0(_0457_),
    .I1(_0569_),
    .I2(_1602_),
    .I3(1'h0),
    .O(_2085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h440f)
  ) _4864_ (
    .I0(_2081_),
    .I1(\core.uart0.uart0.TX_ShiftReg [0]),
    .I2(_1603_),
    .I3(_0216_),
    .O(_2086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) _4865_ (
    .I0(\core.uart0.uart0.TX_Parity ),
    .I1(\core.uart0.uart0.LCR [4]),
    .I2(_0414_),
    .I3(\core.uart0.uart0.LCR [5]),
    .O(_1603_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) _4866_ (
    .I0(\core.cpu.i_tv80_core.ISet [0]),
    .I1(_2524_),
    .I2(_2542_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(\core.cpu.i_tv80_core.PreserveC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4867_ (
    .I0(_0201_),
    .I1(_1606_),
    .I2(_1608_),
    .I3(_0379_),
    .O(_1604_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _4868_ (
    .I0(_0832_),
    .I1(_1605_),
    .I2(_0839_),
    .I3(1'h0),
    .O(_0201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4869_ (
    .I0(_0219_),
    .I1(_1968_),
    .I2(_0289_),
    .I3(_0874_),
    .O(_1605_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4870_ (
    .I0(_1960_),
    .I1(_0271_),
    .I2(_0202_),
    .I3(_1607_),
    .O(_1606_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _4871_ (
    .I0(_0434_),
    .I1(_0274_),
    .I2(_0218_),
    .I3(1'h0),
    .O(_1607_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h01)
  ) _4872_ (
    .I0(_0204_),
    .I1(_0464_),
    .I2(_1973_),
    .I3(1'h0),
    .O(_0202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4873_ (
    .I0(_1609_),
    .I1(_0247_),
    .I2(_1613_),
    .I3(_1612_),
    .O(_1608_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0d)
  ) _4874_ (
    .I0(_1611_),
    .I1(_1610_),
    .I2(_0378_),
    .I3(1'h0),
    .O(_1609_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hc2)
  ) _4875_ (
    .I0(_0317_),
    .I1(\core.cpu.i_tv80_core.F [6]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(1'h0),
    .O(_1610_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hb0)
  ) _4876_ (
    .I0(\core.cpu.i_tv80_core.F [0]),
    .I1(_0278_),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(1'h0),
    .O(_1611_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) _4877_ (
    .I0(\core.cpu.i_tv80_core.F [0]),
    .I1(\core.cpu.i_tv80_core.mcycle [1]),
    .I2(_1958_),
    .I3(_0294_),
    .O(_1612_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4878_ (
    .I0(_0243_),
    .I1(_0890_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1613_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h1)
  ) _4879_ (
    .I0(_0395_),
    .I1(_0385_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _4880_ (
    .I0(_0336_),
    .I1(_0278_),
    .I2(_0466_),
    .I3(1'h0),
    .O(_1959_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _4881_ (
    .I0(_0501_),
    .I1(_0539_),
    .I2(_2013_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1614_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4882_ (
    .I0(_0199_),
    .I1(_0223_),
    .I2(_0207_),
    .I3(1'h0),
    .O(_2013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'hb)
  ) _4883_ (
    .I0(_0956_),
    .I1(_1615_),
    .I2(1'h0),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.mcycles_d [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) _4884_ (
    .I0(_1962_),
    .I1(_0422_),
    .I2(_0206_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1615_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _4885_ (
    .I0(_0377_),
    .I1(_0815_),
    .I2(_0203_),
    .I3(_0202_),
    .O(_1962_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _4886_ (
    .I0(_2516_),
    .I1(_0540_),
    .I2(_0243_),
    .I3(1'h0),
    .O(_0377_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4887_ (
    .I0(\core.cpu.mreq_n ),
    .I1(_0042_),
    .I2(_0805_),
    .I3(\core.cpu.i_tv80_core.A [15]),
    .O(\core.ram.write_sel )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4888_ (
    .I0(_0226_),
    .I1(_2549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _4889_ (
    .I0(_1617_),
    .I1(\core.cpu.i_tv80_core.Read_To_Reg_r [0]),
    .I2(_1616_),
    .I3(\core.cpu.i_tv80_core.BusAck ),
    .O(_2549_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) _4890_ (
    .I0(_2157_),
    .I1(_0475_),
    .I2(_0679_),
    .I3(_2156_),
    .O(_1616_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4891_ (
    .I0(_0581_),
    .I1(_2165_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _4892_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(\core.cpu.i_tv80_core.tstate [3]),
    .I2(_0436_),
    .I3(_1465_),
    .O(_2165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h4)
  ) _4893_ (
    .I0(_2162_),
    .I1(_2205_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1617_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _4894_ (
    .I0(\core.cpu.i_tv80_core.Read_To_Reg_r [1]),
    .I1(\core.cpu.i_tv80_core.Read_To_Reg_r [2]),
    .I2(\core.cpu.i_tv80_core.Read_To_Reg_r [3]),
    .I3(\core.cpu.i_tv80_core.Read_To_Reg_r [4]),
    .O(_2205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4895_ (
    .I0(_0228_),
    .I1(_2549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4896_ (
    .I0(_0229_),
    .I1(_2549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf40)
  ) _4897_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .I2(\core.cpu.i_tv80_core.F [0]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .O(_0032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4898_ (
    .I0(_0226_),
    .I1(_2548_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) _4899_ (
    .I0(\core.cpu.i_tv80_core.Read_To_Reg_r [0]),
    .I1(_1617_),
    .I2(_1616_),
    .I3(\core.cpu.i_tv80_core.BusAck ),
    .O(_2548_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4900_ (
    .I0(_0227_),
    .I1(_2548_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4901_ (
    .I0(_0229_),
    .I1(_2548_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4902_ (
    .I0(_0230_),
    .I1(_2548_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4903_ (
    .I0(_0228_),
    .I1(_2548_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4904_ (
    .I0(_0231_),
    .I1(_2548_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4905_ (
    .I0(_0233_),
    .I1(_2548_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4906_ (
    .I0(_0232_),
    .I1(_2548_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4907_ (
    .I0(_0233_),
    .I1(_2549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4908_ (
    .I0(_0232_),
    .I1(_2549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4909_ (
    .I0(_0230_),
    .I1(_2549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4910_ (
    .I0(_0227_),
    .I1(_2549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4911_ (
    .I0(_0231_),
    .I1(_2549_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4912_ (
    .I0(_0412_),
    .I1(_0551_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4913_ (
    .I0(_0412_),
    .I1(_0552_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4914_ (
    .I0(_0412_),
    .I1(_0553_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4915_ (
    .I0(_0412_),
    .I1(_0554_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h8)
  ) _4916_ (
    .I0(_0412_),
    .I1(_0555_),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4917_ (
    .I0(\core.uart0.uart0.MCR [4]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4918_ (
    .I0(\core.reset_n ),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4919_ (
    .I0(\core.cpu.i_tv80_core.A [15]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4920_ (
    .I0(\core.cpu.i_tv80_core.A [14]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4921_ (
    .I0(\core.cpu.i_tv80_core.A [12]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4922_ (
    .I0(\core.cpu.i_tv80_core.A [11]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4923_ (
    .I0(\core.cpu.i_tv80_core.A [10]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4924_ (
    .I0(\core.cpu.i_tv80_core.A [9]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4925_ (
    .I0(\core.cpu.i_tv80_core.A [8]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4926_ (
    .I0(\core.cpu.i_tv80_core.A [7]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4927_ (
    .I0(\core.cpu.i_tv80_core.A [6]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4928_ (
    .I0(\core.cpu.i_tv80_core.A [5]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4929_ (
    .I0(\core.cpu.i_tv80_core.A [4]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4930_ (
    .I0(\core.cpu.i_tv80_core.A [3]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4931_ (
    .I0(\core.cpu.i_tv80_core.A [2]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4932_ (
    .I0(\core.cpu.i_tv80_core.A [1]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4933_ (
    .I0(\core.cpu.i_tv80_core.A [0]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4934_ (
    .I0(\core.cpu.i_tv80_core.BusAck ),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4935_ (
    .I0(\core.ioporta.out_1 [0]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4936_ (
    .I0(\core.ioporta.out_1 [1]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4937_ (
    .I0(\core.ioporta.out_1 [2]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4938_ (
    .I0(\core.cpu.i_tv80_core.NMICycle ),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4939_ (
    .I0(\core.i2c0.master.i2c_sda ),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(i2c_sda_oen)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4940_ (
    .I0(_0003_),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4941_ (
    .I0(_0004_),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4942_ (
    .I0(_0005_),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4943_ (
    .I0(\core.int_n ),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4944_ (
    .I0(\core.busrq_n ),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4945_ (
    .I0(\core.cpu.i_tv80_core.Alternate ),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_2168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4946_ (
    .I0(_0010_),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4947_ (
    .I0(\core.cpu.i_tv80_core.A [13]),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _4948_ (
    .I0(\core.reset_n ),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_0045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) _4949_ (
    .I0(\core.spi0.master.latch_finish ),
    .I1(\core.spi0.master.start_sync ),
    .I2(_0421_),
    .I3(\core.spi0.spi_clk_divider.clk_en ),
    .O(_1618_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) _4950_ (
    .I0(_1618_),
    .I1(\core.spi0.master.fsm_state [3]),
    .I2(\core.reset_n ),
    .I3(_0135_),
    .O(_0149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) _4951_ (
    .I0(_0699_),
    .I1(_0218_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(\core.cpu.i_tv80_core.IR [4]),
    .O(_1619_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) _4952_ (
    .I0(_0700_),
    .I1(_1619_),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(_0701_),
    .O(_1620_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _4953_ (
    .I0(_2527_),
    .I1(_2028_),
    .I2(_0697_),
    .I3(_0398_),
    .O(_1621_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _4954_ (
    .I0(_1620_),
    .I1(_1621_),
    .I2(_0702_),
    .I3(_0422_),
    .O(_2027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h035f)
  ) _4955_ (
    .I0(_0691_),
    .I1(_0596_),
    .I2(_2529_),
    .I3(_2522_),
    .O(_1622_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _4956_ (
    .I0(_0400_),
    .I1(_1622_),
    .I2(_0390_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1623_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) _4957_ (
    .I0(_2511_),
    .I1(_0204_),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(_0460_),
    .O(_1624_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _4958_ (
    .I0(_2028_),
    .I1(_2526_),
    .I2(_0276_),
    .I3(_0706_),
    .O(_1625_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) _4959_ (
    .I0(\core.cpu.i_tv80_core.SP [1]),
    .I1(\core.cpu.i_tv80_core.SP [9]),
    .I2(_0467_),
    .I3(_0715_),
    .O(_1626_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'he0)
  ) _4960_ (
    .I0(\core.cpu.i_tv80_core.i_reg.DOAL [1]),
    .I1(_0467_),
    .I2(_2202_),
    .I3(1'h0),
    .O(_1627_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4fff)
  ) _4961_ (
    .I0(_0722_),
    .I1(_1627_),
    .I2(_1626_),
    .I3(_0728_),
    .O(_1892_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _4962_ (
    .I0(\core.cpu.i_tv80_core.ACC [3]),
    .I1(\core.cpu.di_reg [3]),
    .I2(_0467_),
    .I3(_0687_),
    .O(_1628_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _4963_ (
    .I0(\core.cpu.i_tv80_core.i_reg.DOAL [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [3]),
    .I2(_0467_),
    .I3(_2202_),
    .O(_1890_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h7f)
  ) _4964_ (
    .I0(_1628_),
    .I1(_1856_),
    .I2(_1890_),
    .I3(1'h0),
    .O(_1894_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) _4965_ (
    .I0(\core.cpu.i_tv80_core.SP [7]),
    .I1(\core.cpu.i_tv80_core.SP [15]),
    .I2(_0467_),
    .I3(_0715_),
    .O(_1629_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _4966_ (
    .I0(_0467_),
    .I1(_0760_),
    .I2(_0762_),
    .I3(_2202_),
    .O(_1630_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4fff)
  ) _4967_ (
    .I0(_0765_),
    .I1(_1630_),
    .I2(_1629_),
    .I3(_0771_),
    .O(_1898_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h77f0)
  ) _4968_ (
    .I0(_0772_),
    .I1(_0774_),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [5]),
    .I3(_0467_),
    .O(_2203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h77f0)
  ) _4969_ (
    .I0(_0785_),
    .I1(_0787_),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [6]),
    .I3(_0467_),
    .O(_2204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _4970_ (
    .I0(\core.i2c0.reg_data_wr [6]),
    .I1(\core.i2c0.reg_data_wr [7]),
    .I2(\core.i2c0.master.bit_count [1]),
    .I3(\core.i2c0.master.bit_count [0]),
    .O(_1631_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _4971_ (
    .I0(\core.i2c0.reg_data_wr [4]),
    .I1(\core.i2c0.reg_data_wr [5]),
    .I2(\core.i2c0.master.bit_count [1]),
    .I3(_1631_),
    .O(_1632_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4972_ (
    .I0(_0214_),
    .I1(\core.i2c0.master.ack_sda ),
    .I2(_0420_),
    .I3(1'h0),
    .O(_1633_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _4973_ (
    .I0(_2575_),
    .I1(_0485_),
    .I2(_1633_),
    .I3(1'h0),
    .O(_2039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _4974_ (
    .I0(\core.i2c0.reg_data_wr [2]),
    .I1(\core.i2c0.reg_data_wr [3]),
    .I2(\core.i2c0.master.bit_count [1]),
    .I3(\core.i2c0.master.bit_count [0]),
    .O(_1634_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _4975_ (
    .I0(\core.i2c0.reg_data_wr [0]),
    .I1(\core.i2c0.reg_data_wr [1]),
    .I2(\core.i2c0.master.bit_count [1]),
    .I3(_1634_),
    .O(_1635_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) _4976_ (
    .I0(\core.i2c0.master.restart ),
    .I1(_0484_),
    .I2(_0796_),
    .I3(\core.i2c0.i2c_clk_divider.clk_en ),
    .O(_1636_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) _4977_ (
    .I0(_2041_),
    .I1(_2043_),
    .I2(_1636_),
    .I3(_0798_),
    .O(_2045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _4978_ (
    .I0(_0281_),
    .I1(_0395_),
    .I2(_2517_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1637_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _4979_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0855_),
    .I2(_1637_),
    .I3(_1984_),
    .O(_1638_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _4980_ (
    .I0(_1986_),
    .I1(_1638_),
    .I2(\core.cpu.i_tv80_core.mcycle [6]),
    .I3(1'h0),
    .O(_0628_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) _4981_ (
    .I0(_0464_),
    .I1(_0842_),
    .I2(_1975_),
    .I3(_2535_),
    .O(_1639_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) _4982_ (
    .I0(_0276_),
    .I1(_2519_),
    .I2(_0315_),
    .I3(_0314_),
    .O(_1640_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _4983_ (
    .I0(_0209_),
    .I1(_0841_),
    .I2(_1971_),
    .I3(_1972_),
    .O(_1641_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4984_ (
    .I0(_1969_),
    .I1(_1640_),
    .I2(_1641_),
    .I3(_1639_),
    .O(_1642_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) _4985_ (
    .I0(\core.cpu.i_tv80_core.IR [2]),
    .I1(\core.cpu.i_tv80_core.IR [1]),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0340_),
    .O(_1643_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h4f)
  ) _4986_ (
    .I0(_0339_),
    .I1(_0845_),
    .I2(_0321_),
    .I3(1'h0),
    .O(_1644_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _4987_ (
    .I0(_0336_),
    .I1(_0317_),
    .I2(_1644_),
    .I3(1'h0),
    .O(_1645_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4dff)
  ) _4988_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(\core.cpu.i_tv80_core.IR [5]),
    .I2(_0844_),
    .I3(_1977_),
    .O(_1646_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _4989_ (
    .I0(_0289_),
    .I1(_0272_),
    .I2(_1646_),
    .I3(1'h0),
    .O(_1647_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) _4990_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(_0318_),
    .I2(_0275_),
    .I3(_0669_),
    .O(_1648_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4991_ (
    .I0(_0309_),
    .I1(_0846_),
    .I2(_1648_),
    .I3(_0258_),
    .O(_1649_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4992_ (
    .I0(_0248_),
    .I1(_0266_),
    .I2(_0246_),
    .I3(_0265_),
    .O(_1650_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) _4993_ (
    .I0(_0671_),
    .I1(_0318_),
    .I2(_0317_),
    .I3(_0466_),
    .O(_1651_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _4994_ (
    .I0(_0307_),
    .I1(_0264_),
    .I2(_0849_),
    .I3(_0850_),
    .O(_1652_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4995_ (
    .I0(_1651_),
    .I1(_0310_),
    .I2(_0306_),
    .I3(_1652_),
    .O(_1653_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c5f)
  ) _4996_ (
    .I0(_2160_),
    .I1(_0370_),
    .I2(_0434_),
    .I3(_2519_),
    .O(_1654_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h035f)
  ) _4997_ (
    .I0(_0324_),
    .I1(_0325_),
    .I2(_0284_),
    .I3(_0539_),
    .O(_1655_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _4998_ (
    .I0(_0261_),
    .I1(_1655_),
    .I2(_0263_),
    .I3(_1643_),
    .O(_1656_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _4999_ (
    .I0(_1656_),
    .I1(_1645_),
    .I2(_1647_),
    .I3(_1650_),
    .O(_1657_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h80)
  ) _5000_ (
    .I0(_1657_),
    .I1(_0308_),
    .I2(_1649_),
    .I3(1'h0),
    .O(_1658_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _5001_ (
    .I0(_0243_),
    .I1(_0249_),
    .I2(_0262_),
    .I3(_0245_),
    .O(_1659_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) _5002_ (
    .I0(_0332_),
    .I1(_0314_),
    .I2(_0284_),
    .I3(_1659_),
    .O(_1660_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5003_ (
    .I0(_0323_),
    .I1(_0324_),
    .I2(_2028_),
    .I3(_0271_),
    .O(_1661_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _5004_ (
    .I0(_1660_),
    .I1(_1661_),
    .I2(_0852_),
    .I3(_1653_),
    .O(_1662_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1008)
  ) _5005_ (
    .I0(\core.uart0.uart0.LCR [1]),
    .I1(\core.uart0.uart0.RX_Bit_Cnt [3]),
    .I2(\core.uart0.uart0.RX_Bit_Cnt [2]),
    .I3(\core.uart0.uart0.RX_Bit_Cnt [1]),
    .O(_1663_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h6f)
  ) _5006_ (
    .I0(\core.uart0.uart0.LCR [0]),
    .I1(\core.uart0.uart0.RX_Bit_Cnt [0]),
    .I2(_1663_),
    .I3(1'h0),
    .O(_0456_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1008)
  ) _5007_ (
    .I0(\core.uart0.uart0.TX_Bit_Cnt [1]),
    .I1(\core.uart0.uart0.TX_Bit_Cnt [2]),
    .I2(\core.uart0.uart0.TX_Bit_Cnt [3]),
    .I3(\core.uart0.uart0.LCR [1]),
    .O(_1664_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h6f)
  ) _5008_ (
    .I0(\core.uart0.uart0.TX_Bit_Cnt [0]),
    .I1(\core.uart0.uart0.LCR [0]),
    .I2(_1664_),
    .I3(1'h0),
    .O(_0457_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _5009_ (
    .I0(_0539_),
    .I1(_0929_),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(_0930_),
    .O(_1665_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hef)
  ) _5010_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(_2539_),
    .I2(_1968_),
    .I3(1'h0),
    .O(_1666_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) _5011_ (
    .I0(_2519_),
    .I1(_0461_),
    .I2(_1666_),
    .I3(\core.cpu.i_tv80_core.IR [4]),
    .O(_1667_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _5012_ (
    .I0(_2524_),
    .I1(_1667_),
    .I2(_1665_),
    .I3(_0931_),
    .O(_1668_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f88)
  ) _5013_ (
    .I0(_2540_),
    .I1(\core.cpu.i_tv80_core.ACC [3]),
    .I2(_0614_),
    .I3(_2541_),
    .O(_1669_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) _5014_ (
    .I0(_2207_),
    .I1(_1669_),
    .I2(_0954_),
    .I3(_1910_),
    .O(_1670_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) _5015_ (
    .I0(_1670_),
    .I1(_0955_),
    .I2(\core.cpu.i_tv80_core.I [3]),
    .I3(_2149_),
    .O(_2444_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _5016_ (
    .I0(_0959_),
    .I1(_2444_),
    .I2(_0960_),
    .I3(\core.cpu.i_tv80_core.TmpAddr [11]),
    .O(_2448_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5017_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [3]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1671_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5018_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [3]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1671_),
    .O(_1672_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5019_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [4]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1673_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5020_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [4]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1673_),
    .O(_1674_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3730)
  ) _5021_ (
    .I0(\core.cpu.i_tv80_core.IR [0]),
    .I1(\core.cpu.i_tv80_core.F [6]),
    .I2(\core.cpu.i_tv80_core.IR [1]),
    .I3(\core.cpu.i_tv80_core.F [2]),
    .O(_1675_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5022_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(_1675_),
    .I2(_0395_),
    .I3(_0677_),
    .O(_2159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _5023_ (
    .I0(_0224_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0213_),
    .I3(1'h0),
    .O(_1676_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc500)
  ) _5024_ (
    .I0(_2003_),
    .I1(_1676_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_0978_),
    .O(_1677_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f37)
  ) _5025_ (
    .I0(_2022_),
    .I1(\core.cpu.i_tv80_core.IR [3]),
    .I2(_0386_),
    .I3(_2538_),
    .O(_1678_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h0b)
  ) _5026_ (
    .I0(_1982_),
    .I1(_0422_),
    .I2(_1997_),
    .I3(1'h0),
    .O(_2001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _5027_ (
    .I0(_1677_),
    .I1(_1678_),
    .I2(\core.cpu.i_tv80_core.ISet [1]),
    .I3(_2001_),
    .O(_0571_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h01ff)
  ) _5028_ (
    .I0(_0320_),
    .I1(_0665_),
    .I2(_0671_),
    .I3(_0284_),
    .O(_1679_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) _5029_ (
    .I0(_2523_),
    .I1(_0843_),
    .I2(_0847_),
    .I3(_0848_),
    .O(_1680_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _5030_ (
    .I0(_0434_),
    .I1(_1679_),
    .I2(_0256_),
    .I3(_1680_),
    .O(_1681_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _5031_ (
    .I0(_0224_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0385_),
    .I3(_0403_),
    .O(_1682_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) _5032_ (
    .I0(_1967_),
    .I1(_0671_),
    .I2(_2539_),
    .I3(_0213_),
    .O(_1683_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) _5033_ (
    .I0(\core.cpu.i_tv80_core.IR [5]),
    .I1(_1683_),
    .I2(_1682_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1684_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _5034_ (
    .I0(_2026_),
    .I1(_0501_),
    .I2(_1999_),
    .I3(_1684_),
    .O(_0572_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) _5035_ (
    .I0(_0995_),
    .I1(_0671_),
    .I2(_1689_),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_1685_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) _5036_ (
    .I0(_0664_),
    .I1(_1956_),
    .I2(_0994_),
    .I3(_1685_),
    .O(_1957_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _5037_ (
    .I0(_2008_),
    .I1(\core.cpu.i_tv80_core.ISet [1]),
    .I2(_1957_),
    .I3(_0422_),
    .O(_1686_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _5038_ (
    .I0(_1967_),
    .I1(_0539_),
    .I2(_0997_),
    .I3(_1686_),
    .O(_2103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) _5039_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0218_),
    .I2(_2547_),
    .I3(\core.cpu.i_tv80_core.mcycle [1]),
    .O(_1687_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f30)
  ) _5040_ (
    .I0(_0460_),
    .I1(_1687_),
    .I2(_2530_),
    .I3(\core.cpu.i_tv80_core.mcycle [2]),
    .O(_1688_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc43f)
  ) _5041_ (
    .I0(_0219_),
    .I1(_1688_),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(\core.cpu.i_tv80_core.mcycle [2]),
    .O(_1689_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) _5042_ (
    .I0(_0386_),
    .I1(_2517_),
    .I2(_2511_),
    .I3(_0395_),
    .O(_1690_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff2)
  ) _5043_ (
    .I0(_1690_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_2003_),
    .I3(_2009_),
    .O(_2010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _5044_ (
    .I0(\core.cpu.i_tv80_core.ISet [1]),
    .I1(_2010_),
    .I2(\core.cpu.i_tv80_core.Arith16 ),
    .I3(_0999_),
    .O(_1983_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) _5045_ (
    .I0(\core.cpu.i_tv80_core.mcycle [6]),
    .I1(_1983_),
    .I2(_1001_),
    .I3(_2105_),
    .O(_2104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) _5046_ (
    .I0(_1005_),
    .I1(_1010_),
    .I2(\core.cpu.i_tv80_core.I [0]),
    .I3(_2149_),
    .O(_2442_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _5047_ (
    .I0(_0959_),
    .I1(_2442_),
    .I2(_1011_),
    .I3(1'h0),
    .O(_2445_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _5048_ (
    .I0(_0611_),
    .I1(_2445_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1691_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5049_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [0]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1692_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5050_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [0]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1692_),
    .O(_1693_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) _5051_ (
    .I0(_1015_),
    .I1(_1020_),
    .I2(\core.cpu.i_tv80_core.I [1]),
    .I3(_2149_),
    .O(_2443_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _5052_ (
    .I0(_0959_),
    .I1(_2443_),
    .I2(_1021_),
    .I3(1'h0),
    .O(_2446_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) _5053_ (
    .I0(_0612_),
    .I1(_2446_),
    .I2(_0961_),
    .I3(_0583_),
    .O(_1694_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5054_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [1]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1695_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5055_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [1]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1695_),
    .O(_1696_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5056_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [2]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1697_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5057_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [2]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1697_),
    .O(_1698_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5058_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [5]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1699_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5059_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [5]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1699_),
    .O(_1700_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _5060_ (
    .I0(\core.cpu.i_tv80_core.SP [14]),
    .I1(\core.cpu.i_tv80_core.ACC [6]),
    .I2(_2540_),
    .I3(1'h0),
    .O(_1701_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfaf3)
  ) _5061_ (
    .I0(_0617_),
    .I1(_1701_),
    .I2(_2207_),
    .I3(_2541_),
    .O(_1702_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _5062_ (
    .I0(_1051_),
    .I1(_1046_),
    .I2(_1702_),
    .I3(1'h0),
    .O(_1915_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc500)
  ) _5063_ (
    .I0(_1915_),
    .I1(\core.cpu.i_tv80_core.I [6]),
    .I2(_2149_),
    .I3(_0959_),
    .O(_1703_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5064_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [6]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1704_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5065_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [6]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1704_),
    .O(_1705_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5066_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[5] [7]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1706_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5067_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[0] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [7]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1706_),
    .O(_1707_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0af3)
  ) _5068_ (
    .I0(\core.i2c0.master.data_read [0]),
    .I1(_0629_),
    .I2(\core.cpu.i_tv80_core.A [1]),
    .I3(\core.cpu.i_tv80_core.A [2]),
    .O(_1708_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) _5069_ (
    .I0(\core.i2c0.reg_clockdiv [0]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(_1708_),
    .O(_1709_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _5070_ (
    .I0(_0505_),
    .I1(_1071_),
    .I2(_0509_),
    .I3(_1069_),
    .O(_1710_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) _5071_ (
    .I0(_1709_),
    .I1(_1075_),
    .I2(_0632_),
    .I3(_1710_),
    .O(\core.cpu.di [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc05)
  ) _5072_ (
    .I0(_0645_),
    .I1(\core.uart0.uart0.MSR [2]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(\core.cpu.i_tv80_core.A [2]),
    .O(_1711_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd3ff)
  ) _5073_ (
    .I0(\core.uart0.uart0.LSR [2]),
    .I1(\core.cpu.i_tv80_core.A [1]),
    .I2(\core.cpu.i_tv80_core.A [0]),
    .I3(_1711_),
    .O(_1712_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5074_ (
    .I0(_0404_),
    .I1(\core.uart0.uart0.DLM [2]),
    .I2(_1101_),
    .I3(_1102_),
    .O(_1713_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _5075_ (
    .I0(_1713_),
    .I1(_1712_),
    .I2(_1100_),
    .I3(_0644_),
    .O(_0506_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _5076_ (
    .I0(_0449_),
    .I1(\core.i2c0.master.data_read [5]),
    .I2(_1129_),
    .I3(1'h0),
    .O(_1714_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) _5077_ (
    .I0(\core.i2c0.reg_clockdiv [5]),
    .I1(_0438_),
    .I2(_1714_),
    .I3(_0632_),
    .O(_1715_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a30)
  ) _5078_ (
    .I0(_1169_),
    .I1(\core.cpu.i_tv80_core.BusA [4]),
    .I2(_2488_),
    .I3(\core.cpu.i_tv80_core.BusA [1]),
    .O(_1716_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _5079_ (
    .I0(_1716_),
    .I1(_2466_),
    .I2(_2468_),
    .I3(_1170_),
    .O(_1717_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) _5080_ (
    .I0(_2461_),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I2(_1720_),
    .I3(_1717_),
    .O(_0578_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) _5081_ (
    .I0(\core.cpu.i_tv80_core.BusA [1]),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(\core.cpu.i_tv80_core.BusA [3]),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_1718_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _5082_ (
    .I0(_1718_),
    .I1(_2478_),
    .I2(_2479_),
    .I3(_0424_),
    .O(_1719_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) _5083_ (
    .I0(_1719_),
    .I1(_0423_),
    .I2(\core.cpu.i_tv80_core.F [6]),
    .I3(_0422_),
    .O(_2465_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _5084_ (
    .I0(_0500_),
    .I1(_2465_),
    .I2(_1927_),
    .I3(_1167_),
    .O(_1720_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h05f3)
  ) _5085_ (
    .I0(\core.cpu.i_tv80_core.F [0]),
    .I1(\core.cpu.i_tv80_core.BusA [7]),
    .I2(\core.cpu.i_tv80_core.IR [5]),
    .I3(\core.cpu.i_tv80_core.IR [4]),
    .O(_1721_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5086_ (
    .I0(\core.cpu.i_tv80_core.BusA [1]),
    .I1(_1721_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(1'h0),
    .O(_1926_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _5087_ (
    .I0(_0429_),
    .I1(_0431_),
    .I2(_0430_),
    .I3(_0432_),
    .O(_0433_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f5d)
  ) _5088_ (
    .I0(_0433_),
    .I1(\core.cpu.i_tv80_core.Z16_r ),
    .I2(\core.cpu.i_tv80_core.F [6]),
    .I3(\core.cpu.i_tv80_core.Arith16_r ),
    .O(_2461_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h14e8)
  ) _5089_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(\core.cpu.i_tv80_core.BusB [0]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .O(_1722_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5090_ (
    .I0(\core.cpu.i_tv80_core.i_alu.Q_v [0]),
    .I1(_1949_),
    .I2(_1722_),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .O(_1941_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h14e8)
  ) _5091_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [1]),
    .I2(\core.cpu.i_tv80_core.BusA [1]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .O(_1723_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5092_ (
    .I0(\core.cpu.i_tv80_core.i_alu.Q_v [1]),
    .I1(_1949_),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I3(_1723_),
    .O(_1942_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h14e8)
  ) _5093_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(\core.cpu.i_tv80_core.BusB [5]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .O(_1724_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5094_ (
    .I0(\core.cpu.i_tv80_core.i_alu.Q_v [5]),
    .I1(_1949_),
    .I2(_1724_),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .O(_1946_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h14e8)
  ) _5095_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusA [4]),
    .I2(\core.cpu.i_tv80_core.BusB [4]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .O(_1725_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5096_ (
    .I0(\core.cpu.i_tv80_core.i_alu.Q_v [4]),
    .I1(_1949_),
    .I2(_1725_),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .O(_1945_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h14e8)
  ) _5097_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusB [2]),
    .I2(\core.cpu.i_tv80_core.BusA [2]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .O(_1726_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5098_ (
    .I0(\core.cpu.i_tv80_core.i_alu.Q_v [2]),
    .I1(_1949_),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I3(_1726_),
    .O(_1943_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h14e8)
  ) _5099_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusA [3]),
    .I2(\core.cpu.i_tv80_core.BusB [3]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .O(_1727_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5100_ (
    .I0(\core.cpu.i_tv80_core.i_alu.Q_v [3]),
    .I1(_1949_),
    .I2(_1727_),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .O(_1944_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h14e8)
  ) _5101_ (
    .I0(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .I1(\core.cpu.i_tv80_core.BusA [7]),
    .I2(\core.cpu.i_tv80_core.BusB [7]),
    .I3(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .O(_1728_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:44" *)
  SB_LUT4 #(
    .LUT_INIT(4'h7)
  ) _5102_ (
    .I0(_1728_),
    .I1(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .I2(1'h0),
    .I3(1'h0),
    .O(_1729_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5103_ (
    .I0(_0588_),
    .I1(\core.cpu.i_tv80_core.I [2]),
    .I2(_1199_),
    .I3(1'h0),
    .O(_1730_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) _5104_ (
    .I0(_1194_),
    .I1(_1188_),
    .I2(\core.cpu.i_tv80_core.ACC [2]),
    .I3(_1209_),
    .O(_2415_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc5)
  ) _5105_ (
    .I0(_2415_),
    .I1(_1730_),
    .I2(_1192_),
    .I3(_1199_),
    .O(_2422_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) _5106_ (
    .I0(_2494_),
    .I1(_0362_),
    .I2(\core.cpu.di_reg [2]),
    .I3(\core.cpu.i_tv80_core.Save_ALU_r ),
    .O(_1731_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) _5107_ (
    .I0(_1943_),
    .I1(_1923_),
    .I2(_1210_),
    .I3(_1929_),
    .O(_1732_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h10)
  ) _5108_ (
    .I0(_1934_),
    .I1(_1933_),
    .I2(_1732_),
    .I3(1'h0),
    .O(_1733_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7303)
  ) _5109_ (
    .I0(\core.cpu.i_tv80_core.BusB [2]),
    .I1(_1731_),
    .I2(\core.cpu.i_tv80_core.Save_ALU_r ),
    .I3(_1733_),
    .O(_2134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5110_ (
    .I0(\core.cpu.i_tv80_core.BusB [2]),
    .I1(_2134_),
    .I2(_0575_),
    .I3(1'h0),
    .O(_0588_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5111_ (
    .I0(_0589_),
    .I1(\core.cpu.i_tv80_core.I [3]),
    .I2(_1199_),
    .I3(1'h0),
    .O(_1734_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) _5112_ (
    .I0(_1194_),
    .I1(_1188_),
    .I2(\core.cpu.i_tv80_core.ACC [3]),
    .I3(_1211_),
    .O(_2416_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc5)
  ) _5113_ (
    .I0(_2416_),
    .I1(_1734_),
    .I2(_1192_),
    .I3(_1199_),
    .O(_2423_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5114_ (
    .I0(_0590_),
    .I1(\core.cpu.i_tv80_core.I [4]),
    .I2(_1199_),
    .I3(1'h0),
    .O(_1735_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) _5115_ (
    .I0(_1194_),
    .I1(_1188_),
    .I2(\core.cpu.i_tv80_core.ACC [4]),
    .I3(_1214_),
    .O(_2417_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc5)
  ) _5116_ (
    .I0(_2417_),
    .I1(_1735_),
    .I2(_1192_),
    .I3(_1199_),
    .O(_2424_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) _5117_ (
    .I0(_2496_),
    .I1(_0362_),
    .I2(\core.cpu.di_reg [4]),
    .I3(\core.cpu.i_tv80_core.Save_ALU_r ),
    .O(_1736_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eee)
  ) _5118_ (
    .I0(_1923_),
    .I1(_1945_),
    .I2(\core.cpu.i_tv80_core.BusA [4]),
    .I3(_2499_),
    .O(_1737_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _5119_ (
    .I0(_1922_),
    .I1(_1215_),
    .I2(_1917_),
    .I3(_1737_),
    .O(_1738_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7033)
  ) _5120_ (
    .I0(\core.cpu.i_tv80_core.BusB [4]),
    .I1(_1736_),
    .I2(_1738_),
    .I3(\core.cpu.i_tv80_core.Save_ALU_r ),
    .O(_2136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5121_ (
    .I0(\core.cpu.i_tv80_core.BusB [4]),
    .I1(_2136_),
    .I2(_0575_),
    .I3(1'h0),
    .O(_0590_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5122_ (
    .I0(_0591_),
    .I1(\core.cpu.i_tv80_core.I [5]),
    .I2(_1199_),
    .I3(1'h0),
    .O(_1739_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) _5123_ (
    .I0(_1194_),
    .I1(_1188_),
    .I2(\core.cpu.i_tv80_core.ACC [5]),
    .I3(_1216_),
    .O(_2418_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc5)
  ) _5124_ (
    .I0(_2418_),
    .I1(_1739_),
    .I2(_1192_),
    .I3(_1199_),
    .O(_2425_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5125_ (
    .I0(_0593_),
    .I1(\core.cpu.i_tv80_core.I [7]),
    .I2(_1199_),
    .I3(1'h0),
    .O(_1740_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) _5126_ (
    .I0(_1194_),
    .I1(_1188_),
    .I2(\core.cpu.i_tv80_core.ACC [7]),
    .I3(_1224_),
    .O(_2419_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc5)
  ) _5127_ (
    .I0(_2419_),
    .I1(_1740_),
    .I2(_1192_),
    .I3(_1199_),
    .O(_2427_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) _5128_ (
    .I0(_0513_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [0]),
    .I2(_2149_),
    .I3(_0582_),
    .O(_2380_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5129_ (
    .I0(_1238_),
    .I1(_0490_),
    .I2(_1242_),
    .I3(_1243_),
    .O(_1741_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0d5)
  ) _5130_ (
    .I0(_1741_),
    .I1(_0471_),
    .I2(_2380_),
    .I3(_2149_),
    .O(_2384_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _5131_ (
    .I0(_0959_),
    .I1(_2384_),
    .I2(_1244_),
    .I3(1'h0),
    .O(_2388_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5132_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [0]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1742_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5133_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [0]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1742_),
    .O(_1743_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _5134_ (
    .I0(\core.cpu.i_tv80_core.SP [1]),
    .I1(\core.cpu.di_reg [1]),
    .I2(_2540_),
    .I3(1'h0),
    .O(_1744_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfaf3)
  ) _5135_ (
    .I0(_0620_),
    .I1(_1744_),
    .I2(_2207_),
    .I3(_2541_),
    .O(_1745_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) _5136_ (
    .I0(_1255_),
    .I1(_1249_),
    .I2(_1745_),
    .I3(_2149_),
    .O(_1746_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h880f)
  ) _5137_ (
    .I0(_1746_),
    .I1(_1256_),
    .I2(\core.cpu.i_tv80_core.TmpAddr [1]),
    .I3(_0960_),
    .O(_2389_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5138_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [1]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1747_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5139_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [1]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1747_),
    .O(_1748_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5140_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [2]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1749_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5141_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [2]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1749_),
    .O(_1750_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) _5142_ (
    .I0(_0521_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [3]),
    .I2(_2149_),
    .I3(_0582_),
    .O(_2381_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5143_ (
    .I0(_1274_),
    .I1(_0490_),
    .I2(_1278_),
    .I3(_1279_),
    .O(_1751_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0d5)
  ) _5144_ (
    .I0(_1751_),
    .I1(_0471_),
    .I2(_2381_),
    .I3(_2149_),
    .O(_2385_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _5145_ (
    .I0(_0959_),
    .I1(_2385_),
    .I2(_1280_),
    .I3(1'h0),
    .O(_2391_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5146_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [3]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1752_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5147_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [3]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1752_),
    .O(_1753_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) _5148_ (
    .I0(_0522_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [4]),
    .I2(_2149_),
    .I3(_0582_),
    .O(_2382_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5149_ (
    .I0(_1285_),
    .I1(_0490_),
    .I2(_1289_),
    .I3(_1290_),
    .O(_1754_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0d5)
  ) _5150_ (
    .I0(_1754_),
    .I1(_0471_),
    .I2(_2382_),
    .I3(_2149_),
    .O(_2386_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _5151_ (
    .I0(_0959_),
    .I1(_2386_),
    .I2(_1291_),
    .I3(1'h0),
    .O(_2392_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5152_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [4]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1755_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5153_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [4]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1755_),
    .O(_1756_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5154_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [5]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1757_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5155_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [5]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1757_),
    .O(_1758_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5156_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [6]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1759_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5157_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [6]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1759_),
    .O(_1760_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) _5158_ (
    .I0(_0525_),
    .I1(\core.cpu.i_tv80_core.TmpAddr [7]),
    .I2(_2149_),
    .I3(_0582_),
    .O(_2383_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5159_ (
    .I0(_1320_),
    .I1(_0490_),
    .I2(_1324_),
    .I3(_0354_),
    .O(_1761_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0d5)
  ) _5160_ (
    .I0(_1761_),
    .I1(_0471_),
    .I2(_2383_),
    .I3(_2149_),
    .O(_2387_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _5161_ (
    .I0(_0959_),
    .I1(_2387_),
    .I2(_1325_),
    .I3(1'h0),
    .O(_2395_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5162_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[5] [7]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(\core.cpu.i_tv80_core.RegAddrC [2]),
    .O(_1762_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5163_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[0] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [7]),
    .I2(\core.cpu.i_tv80_core.RegAddrC [0]),
    .I3(_1762_),
    .O(_1763_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcdf0)
  ) _5164_ (
    .I0(_2514_),
    .I1(_1344_),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(\core.cpu.i_tv80_core.ISet [0]),
    .O(_1764_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcaff)
  ) _5165_ (
    .I0(_0210_),
    .I1(_1343_),
    .I2(\core.cpu.i_tv80_core.ISet [0]),
    .I3(_1764_),
    .O(_1765_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc700)
  ) _5166_ (
    .I0(_1346_),
    .I1(_1765_),
    .I2(\core.cpu.i_tv80_core.ISet [0]),
    .I3(_1342_),
    .O(_1766_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f0)
  ) _5167_ (
    .I0(_2025_),
    .I1(_1342_),
    .I2(_1766_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_2359_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) _5168_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0385_),
    .I2(_2516_),
    .I3(_2515_),
    .O(_1767_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _5169_ (
    .I0(_1967_),
    .I1(_0326_),
    .I2(_2539_),
    .I3(_0213_),
    .O(_1768_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03af)
  ) _5170_ (
    .I0(_1768_),
    .I1(_2538_),
    .I2(\core.cpu.i_tv80_core.IR [4]),
    .I3(_0386_),
    .O(_1769_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _5171_ (
    .I0(_1345_),
    .I1(_2024_),
    .I2(_1767_),
    .I3(_1769_),
    .O(_2025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _5172_ (
    .I0(_0842_),
    .I1(_2538_),
    .I2(_1355_),
    .I3(1'h0),
    .O(_1770_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) _5173_ (
    .I0(_2539_),
    .I1(_1352_),
    .I2(_1770_),
    .I3(_0422_),
    .O(_1996_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) _5174_ (
    .I0(_0956_),
    .I1(_2539_),
    .I2(_0999_),
    .I3(_1359_),
    .O(_1771_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _5175_ (
    .I0(_1996_),
    .I1(_1771_),
    .I2(_0436_),
    .I3(_2374_),
    .O(_1772_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) _5176_ (
    .I0(_0695_),
    .I1(_0675_),
    .I2(_0327_),
    .I3(_0306_),
    .O(_1773_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _5177_ (
    .I0(_0831_),
    .I1(_0310_),
    .I2(_0288_),
    .I3(_1370_),
    .O(_1774_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) _5178_ (
    .I0(_2310_),
    .I1(\core.cpu.i_tv80_core.F [3]),
    .I2(_0445_),
    .I3(_1194_),
    .O(_1775_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h40)
  ) _5179_ (
    .I0(_1381_),
    .I1(_0361_),
    .I2(_1382_),
    .I3(1'h0),
    .O(_0577_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _5180_ (
    .I0(_1775_),
    .I1(_1384_),
    .I2(_0577_),
    .I3(_2161_),
    .O(_2311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ac)
  ) _5181_ (
    .I0(\core.cpu.i_tv80_core.BusA [4]),
    .I1(_1169_),
    .I2(_2488_),
    .I3(\core.cpu.i_tv80_core.BusA [1]),
    .O(_1776_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5182_ (
    .I0(_2466_),
    .I1(_2468_),
    .I2(_2469_),
    .I3(_2470_),
    .O(_1777_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h69ff)
  ) _5183_ (
    .I0(_1776_),
    .I1(_1777_),
    .I2(_1386_),
    .I3(_0499_),
    .O(_1953_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) _5184_ (
    .I0(_1780_),
    .I1(_1953_),
    .I2(_2307_),
    .I3(_2161_),
    .O(_2308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5a3c)
  ) _5185_ (
    .I0(\core.cpu.i_tv80_core.BusA [7]),
    .I1(\core.cpu.i_tv80_core.BusA [3]),
    .I2(\core.cpu.i_tv80_core.BusA [5]),
    .I3(\core.cpu.i_tv80_core.IR [3]),
    .O(_1778_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5186_ (
    .I0(_2479_),
    .I1(_1925_),
    .I2(_0295_),
    .I3(_0296_),
    .O(_1779_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haac3)
  ) _5187_ (
    .I0(\core.cpu.i_tv80_core.F [2]),
    .I1(_1778_),
    .I2(_1779_),
    .I3(_0422_),
    .O(_2464_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) _5188_ (
    .I0(_0500_),
    .I1(_2464_),
    .I2(_1954_),
    .I3(_1387_),
    .O(_1780_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hca)
  ) _5189_ (
    .I0(_2472_),
    .I1(_1391_),
    .I2(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .I3(1'h0),
    .O(_0576_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0afc)
  ) _5190_ (
    .I0(_1392_),
    .I1(_0576_),
    .I2(_1185_),
    .I3(_2161_),
    .O(_1781_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _5191_ (
    .I0(_1162_),
    .I1(_1329_),
    .I2(_0587_),
    .I3(_1185_),
    .O(_1782_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbc00)
  ) _5192_ (
    .I0(_1389_),
    .I1(_1781_),
    .I2(_2161_),
    .I3(_1782_),
    .O(_2305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) _5193_ (
    .I0(_2161_),
    .I1(\core.cpu.i_tv80_core.PreserveC_r ),
    .I2(_0586_),
    .I3(_1185_),
    .O(_1783_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3bf0)
  ) _5194_ (
    .I0(_2471_),
    .I1(_0499_),
    .I2(\core.cpu.i_tv80_core.F [0]),
    .I3(_1783_),
    .O(_1784_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0cf)
  ) _5195_ (
    .I0(_1396_),
    .I1(_2374_),
    .I2(_1784_),
    .I3(_1783_),
    .O(_1785_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf03b)
  ) _5196_ (
    .I0(_1393_),
    .I1(_1785_),
    .I2(_1783_),
    .I3(_1185_),
    .O(_2304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4fff)
  ) _5197_ (
    .I0(_0882_),
    .I1(_2018_),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1786_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) _5198_ (
    .I0(_1974_),
    .I1(_0422_),
    .I2(_1786_),
    .I3(\core.cpu.i_tv80_core.tstate [3]),
    .O(_1787_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) _5199_ (
    .I0(_2236_),
    .I1(\core.cpu.i_tv80_core.F [5]),
    .I2(_0445_),
    .I3(_1194_),
    .O(_1788_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) _5200_ (
    .I0(_0360_),
    .I1(_1432_),
    .I2(_1435_),
    .I3(_2161_),
    .O(_1789_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _5201_ (
    .I0(_2161_),
    .I1(_1788_),
    .I2(_1789_),
    .I3(1'h0),
    .O(_2237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _5202_ (
    .I0(_0573_),
    .I1(_0591_),
    .I2(_1185_),
    .I3(1'h0),
    .O(_1790_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) _5203_ (
    .I0(_2237_),
    .I1(_1790_),
    .I2(_1329_),
    .I3(_1185_),
    .O(_2238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) _5204_ (
    .I0(_1451_),
    .I1(_1454_),
    .I2(\core.cpu.di_reg [7]),
    .I3(_1162_),
    .O(_2208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h5c)
  ) _5205_ (
    .I0(_0593_),
    .I1(_2208_),
    .I2(_1185_),
    .I3(1'h0),
    .O(_2209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) _5206_ (
    .I0(\core.cpu.i_tv80_core.mcycle [0]),
    .I1(_0254_),
    .I2(_2022_),
    .I3(_2516_),
    .O(_1791_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) _5207_ (
    .I0(_2021_),
    .I1(_1791_),
    .I2(\core.cpu.i_tv80_core.IR [3]),
    .I3(_1455_),
    .O(_2023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) _5208_ (
    .I0(\core.cpu.i_tv80_core.ISet [0]),
    .I1(_2035_),
    .I2(_2023_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(\core.cpu.i_tv80_core.ID16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5209_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [0]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1792_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5210_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [0]),
    .I2(_0601_),
    .I3(_1792_),
    .O(_1793_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5211_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [2]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1794_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5212_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [2]),
    .I2(_0601_),
    .I3(_1794_),
    .O(_1795_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5213_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [3]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1796_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5214_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [3]),
    .I2(_0601_),
    .I3(_1796_),
    .O(_1797_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5215_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [6]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1798_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5216_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [6]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [6]),
    .I2(_0601_),
    .I3(_1798_),
    .O(_1799_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5217_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[1] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[0] [7]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1800_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5218_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[5] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[4] [7]),
    .I2(_0601_),
    .I3(_1800_),
    .O(_1801_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5219_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [0]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1802_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5220_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [0]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [0]),
    .I2(_0601_),
    .I3(_1802_),
    .O(_1803_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) _5221_ (
    .I0(\core.cpu.i_tv80_core.RegBusA_r [1]),
    .I1(_2156_),
    .I2(_0607_),
    .I3(_0679_),
    .O(_1804_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) _5222_ (
    .I0(_0679_),
    .I1(_1487_),
    .I2(_1468_),
    .I3(_1804_),
    .O(\core.cpu.i_tv80_core.i_reg.DIL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5223_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [1]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1805_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5224_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [1]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [1]),
    .I2(_0601_),
    .I3(_1805_),
    .O(_1806_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5225_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [2]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1807_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5226_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [2]),
    .I2(_0601_),
    .I3(_1807_),
    .O(_1808_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5227_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [3]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1809_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5228_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [3]),
    .I2(_0601_),
    .I3(_1809_),
    .O(_1810_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5229_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [4]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1811_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5230_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [4]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [4]),
    .I2(_0601_),
    .I3(_1811_),
    .O(_1812_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5231_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [5]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1813_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5232_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [5]),
    .I2(_0601_),
    .I3(_1813_),
    .O(_1814_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5233_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[1] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[0] [7]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1815_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5234_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[5] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[4] [7]),
    .I2(_0601_),
    .I3(_1815_),
    .O(_1816_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) _5235_ (
    .I0(_1536_),
    .I1(\core.cpu.i_tv80_core.SP [0]),
    .I2(\core.cpu.i_tv80_core.SP [8]),
    .I3(_1549_),
    .O(_1817_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) _5236_ (
    .I0(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .I1(_1817_),
    .I2(\core.cpu.i_tv80_core.F [0]),
    .I3(_1550_),
    .O(_1818_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbfff)
  ) _5237_ (
    .I0(_1552_),
    .I1(_1534_),
    .I2(_1824_),
    .I3(_1818_),
    .O(_1880_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _5238_ (
    .I0(\core.cpu.i_tv80_core.IR [4]),
    .I1(_0313_),
    .I2(_0835_),
    .I3(_0275_),
    .O(_1819_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0a)
  ) _5239_ (
    .I0(_2498_),
    .I1(_1819_),
    .I2(_2538_),
    .I3(_0218_),
    .O(_0399_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _5240_ (
    .I0(_0399_),
    .I1(_0369_),
    .I2(_1538_),
    .I3(_1539_),
    .O(_2033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _5241_ (
    .I0(_2033_),
    .I1(_0422_),
    .I2(_1540_),
    .I3(\core.cpu.i_tv80_core.mcycle [6]),
    .O(_0595_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) _5242_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_0402_),
    .I2(_0212_),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_1820_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _5243_ (
    .I0(_0708_),
    .I1(_1544_),
    .I2(_0932_),
    .I3(_1820_),
    .O(_1821_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) _5244_ (
    .I0(_1821_),
    .I1(_1543_),
    .I2(_0422_),
    .I3(_1545_),
    .O(_1822_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0bb)
  ) _5245_ (
    .I0(_1989_),
    .I1(_1822_),
    .I2(\core.cpu.i_tv80_core.IR [0]),
    .I3(\core.cpu.i_tv80_core.mcycle [6]),
    .O(_0472_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h05c0)
  ) _5246_ (
    .I0(_0606_),
    .I1(\core.cpu.di_reg [0]),
    .I2(_1548_),
    .I3(_0472_),
    .O(_1823_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) _5247_ (
    .I0(_0495_),
    .I1(\core.cpu.i_tv80_core.PC [8]),
    .I2(_0595_),
    .I3(_1823_),
    .O(_1824_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5248_ (
    .I0(_1550_),
    .I1(\core.cpu.i_tv80_core.F [2]),
    .I2(_1564_),
    .I3(_1565_),
    .O(_1825_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fa0)
  ) _5249_ (
    .I0(_1828_),
    .I1(_1830_),
    .I2(_0600_),
    .I3(_0472_),
    .O(_1826_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5250_ (
    .I0(_1795_),
    .I1(_1808_),
    .I2(_0600_),
    .I3(_1826_),
    .O(_2196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) _5251_ (
    .I0(_2201_),
    .I1(_2196_),
    .I2(_1825_),
    .I3(_1563_),
    .O(_1882_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5252_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [2]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1827_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5253_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[6] [2]),
    .I2(_0601_),
    .I3(_1827_),
    .O(_1828_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5254_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[3] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [2]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1829_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5255_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[6] [2]),
    .I2(_0601_),
    .I3(_1829_),
    .O(_1830_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5256_ (
    .I0(_1550_),
    .I1(\core.cpu.i_tv80_core.F [3]),
    .I2(_1567_),
    .I3(_1568_),
    .O(_1831_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5257_ (
    .I0(_1834_),
    .I1(_1836_),
    .I2(_0600_),
    .I3(_0472_),
    .O(_1832_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5258_ (
    .I0(_1797_),
    .I1(_1810_),
    .I2(_0600_),
    .I3(_1832_),
    .O(_2197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) _5259_ (
    .I0(_2201_),
    .I1(_2197_),
    .I2(_1831_),
    .I3(_1566_),
    .O(_1883_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5260_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [3]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1833_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5261_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[6] [3]),
    .I2(_0601_),
    .I3(_1833_),
    .O(_1834_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5262_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[3] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [3]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1835_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5263_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [3]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[6] [3]),
    .I2(_0601_),
    .I3(_1835_),
    .O(_1836_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5264_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [5]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1837_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5265_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [5]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[6] [5]),
    .I2(_0601_),
    .I3(_1837_),
    .O(_1838_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h07)
  ) _5266_ (
    .I0(_0600_),
    .I1(_1838_),
    .I2(_1479_),
    .I3(1'h0),
    .O(_0604_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) _5267_ (
    .I0(_0609_),
    .I1(_0604_),
    .I2(_0472_),
    .I3(_2201_),
    .O(_1878_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h70)
  ) _5268_ (
    .I0(_1879_),
    .I1(\core.cpu.i_tv80_core.ACC [5]),
    .I2(_1878_),
    .I3(1'h0),
    .O(_1839_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5269_ (
    .I0(_1879_),
    .I1(\core.cpu.i_tv80_core.ACC [7]),
    .I2(_1592_),
    .I3(_1593_),
    .O(_1840_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5270_ (
    .I0(_1843_),
    .I1(_1845_),
    .I2(_0600_),
    .I3(_0472_),
    .O(_1841_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5271_ (
    .I0(_1801_),
    .I1(_1816_),
    .I2(_0600_),
    .I3(_1841_),
    .O(_2200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) _5272_ (
    .I0(_2201_),
    .I1(_2200_),
    .I2(_1840_),
    .I3(_1591_),
    .O(_1887_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5273_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[3] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[2] [7]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1842_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5274_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsH[7] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsH[6] [7]),
    .I2(_0601_),
    .I3(_1842_),
    .O(_1843_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) _5275_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[3] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[2] [7]),
    .I2(_0601_),
    .I3(_0599_),
    .O(_1844_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) _5276_ (
    .I0(\core.cpu.i_tv80_core.i_reg.RegsL[7] [7]),
    .I1(\core.cpu.i_tv80_core.i_reg.RegsL[6] [7]),
    .I2(_0601_),
    .I3(_1844_),
    .O(_1845_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5277_ (
    .I0(\core.spi0.reg_data_wr [3]),
    .I1(\core.spi0.reg_data_wr [7]),
    .I2(\core.spi0.master.bit_count [1]),
    .I3(\core.spi0.master.bit_count [2]),
    .O(_1846_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) _5278_ (
    .I0(_0331_),
    .I1(_1604_),
    .I2(_0538_),
    .I3(\core.cpu.i_tv80_core.ISet [0]),
    .O(_1847_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) _5279_ (
    .I0(_0207_),
    .I1(_0206_),
    .I2(_1847_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(\core.cpu.i_tv80_core.mcycles_d [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) _5280_ (
    .I0(_2516_),
    .I1(_0243_),
    .I2(_0540_),
    .I3(_1872_),
    .O(_1848_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) _5281_ (
    .I0(_0540_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0247_),
    .I3(_1848_),
    .O(_1961_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h8f)
  ) _5282_ (
    .I0(_0422_),
    .I1(_1961_),
    .I2(_1614_),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.mcycles_d [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) _5283_ (
    .I0(\core.cpu.i_tv80_core.mcycle [2]),
    .I1(_2530_),
    .I2(\core.cpu.i_tv80_core.mcycle [1]),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_2513_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5284_ (
    .I0(\core.cpu.i_tv80_core.IR [3]),
    .I1(_1624_),
    .I2(_2513_),
    .I3(_0462_),
    .O(_1849_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _5285_ (
    .I0(_1849_),
    .I1(_0694_),
    .I2(_0707_),
    .I3(_1625_),
    .O(_2030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) _5286_ (
    .I0(_0422_),
    .I1(_2030_),
    .I2(_0710_),
    .I3(_1989_),
    .O(_0467_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) _5287_ (
    .I0(_0396_),
    .I1(_2515_),
    .I2(_0305_),
    .I3(_2018_),
    .O(_1850_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _5288_ (
    .I0(_1850_),
    .I1(_0308_),
    .I2(_1649_),
    .I3(_1657_),
    .O(_1851_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) _5289_ (
    .I0(_1851_),
    .I1(_0329_),
    .I2(_1662_),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_1852_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) _5290_ (
    .I0(_0861_),
    .I1(_1852_),
    .I2(_0862_),
    .I3(\core.cpu.i_tv80_core.ISet [1]),
    .O(_1853_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) _5291_ (
    .I0(_0438_),
    .I1(\core.spi0.reg_clockdiv [5]),
    .I2(_1130_),
    .I3(_0375_),
    .O(_0640_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5292_ (
    .I0(\core.ram.spram_q [5]),
    .I1(_0636_),
    .I2(_0640_),
    .I3(_0642_),
    .O(_0367_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) _5293_ (
    .I0(_1132_),
    .I1(_1136_),
    .I2(_0644_),
    .I3(_1715_),
    .O(_0368_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) _5294_ (
    .I0(_1128_),
    .I1(_1131_),
    .I2(_0367_),
    .I3(_0368_),
    .O(\core.cpu.di [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _5295_ (
    .I0(\core.cpu.i_tv80_core.ACC [2]),
    .I1(\core.cpu.di_reg [2]),
    .I2(_0467_),
    .I3(_0687_),
    .O(_1854_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) _5296_ (
    .I0(\core.cpu.i_tv80_core.SP [2]),
    .I1(\core.cpu.i_tv80_core.SP [10]),
    .I2(_0467_),
    .I3(_0715_),
    .O(_1855_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) _5297_ (
    .I0(\core.cpu.i_tv80_core.i_reg.DOAL [2]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [2]),
    .I2(_0467_),
    .I3(_2202_),
    .O(_1889_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h7f)
  ) _5298_ (
    .I0(_1854_),
    .I1(_1855_),
    .I2(_1889_),
    .I3(1'h0),
    .O(_1893_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) _5299_ (
    .I0(\core.cpu.i_tv80_core.SP [3]),
    .I1(\core.cpu.i_tv80_core.SP [11]),
    .I2(_0467_),
    .I3(_0715_),
    .O(_1856_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) _5300_ (
    .I0(\core.cpu.i_tv80_core.ACC [5]),
    .I1(_0477_),
    .I2(\core.cpu.di_reg [5]),
    .I3(_0468_),
    .O(_1857_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) _5301_ (
    .I0(\core.cpu.i_tv80_core.SP [5]),
    .I1(\core.cpu.i_tv80_core.SP [13]),
    .I2(_0467_),
    .I3(_0715_),
    .O(_1858_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) _5302_ (
    .I0(_2203_),
    .I1(_2202_),
    .I2(_1857_),
    .I3(_1858_),
    .O(_1896_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) _5303_ (
    .I0(\core.cpu.i_tv80_core.SP [6]),
    .I1(\core.cpu.i_tv80_core.SP [14]),
    .I2(_0467_),
    .I3(_0715_),
    .O(_1859_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) _5304_ (
    .I0(_2204_),
    .I1(_2202_),
    .I2(_0790_),
    .I3(_1859_),
    .O(_1897_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) _5305_ (
    .I0(_1635_),
    .I1(_1632_),
    .I2(\core.i2c0.master.mode_rw ),
    .I3(\core.i2c0.master.bit_count [2]),
    .O(_2575_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) _5306_ (
    .I0(\core.cpu.i_tv80_core.mcycle [1]),
    .I1(\core.cpu.i_tv80_core.mcycle [2]),
    .I2(\core.cpu.i_tv80_core.mcycle [3]),
    .I3(_1973_),
    .O(_1860_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) _5307_ (
    .I0(_0540_),
    .I1(_0247_),
    .I2(_1860_),
    .I3(\core.cpu.i_tv80_core.mcycle [0]),
    .O(_1861_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) _5308_ (
    .I0(_2517_),
    .I1(_0464_),
    .I2(_1963_),
    .I3(_0877_),
    .O(_1862_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) _5309_ (
    .I0(_1861_),
    .I1(_1862_),
    .I2(_0353_),
    .I3(_1654_),
    .O(_1863_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2c00)
  ) _5310_ (
    .I0(_2514_),
    .I1(\core.cpu.i_tv80_core.mcycle [0]),
    .I2(_0539_),
    .I3(_0501_),
    .O(_1998_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hd0)
  ) _5311_ (
    .I0(\core.cpu.i_tv80_core.IR [6]),
    .I1(\core.cpu.i_tv80_core.IR [7]),
    .I2(_1998_),
    .I3(1'h0),
    .O(_1988_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) _5312_ (
    .I0(_0284_),
    .I1(_0373_),
    .I2(_0661_),
    .I3(_0843_),
    .O(_1864_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _5313_ (
    .I0(_0842_),
    .I1(_1864_),
    .I2(_0273_),
    .I3(_0286_),
    .O(_1865_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) _5314_ (
    .I0(_1865_),
    .I1(_0981_),
    .I2(_1773_),
    .I3(_1774_),
    .O(_1866_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) _5315_ (
    .I0(_0956_),
    .I1(_1866_),
    .I2(\core.cpu.i_tv80_core.tstate [3]),
    .I3(_2516_),
    .O(_1867_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'h3a)
  ) _5316_ (
    .I0(_0574_),
    .I1(_0589_),
    .I2(_1185_),
    .I3(1'h0),
    .O(_1868_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc3a)
  ) _5317_ (
    .I0(_2311_),
    .I1(_1868_),
    .I2(_1329_),
    .I3(_1185_),
    .O(_2312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) _5318_ (
    .I0(\core.spi0.reg_data_wr [2]),
    .I1(\core.spi0.reg_data_wr [6]),
    .I2(\core.spi0.master.bit_count [1]),
    .I3(\core.spi0.master.bit_count [2]),
    .O(_1869_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5319_ (
    .I0(\core.spi0.reg_data_wr [0]),
    .I1(\core.spi0.reg_data_wr [4]),
    .I2(\core.spi0.master.bit_count [1]),
    .I3(_1869_),
    .O(_2070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) _5320_ (
    .I0(\core.spi0.reg_data_wr [1]),
    .I1(\core.spi0.reg_data_wr [5]),
    .I2(\core.spi0.master.bit_count [1]),
    .I3(_1846_),
    .O(_2069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:48" *)
  SB_LUT4 #(
    .LUT_INIT(8'hac)
  ) _5321_ (
    .I0(_2069_),
    .I1(_2070_),
    .I2(\core.spi0.master.bit_count [0]),
    .I3(1'h0),
    .O(_2577_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0807)
  ) _5322_ (
    .I0(_2498_),
    .I1(_1967_),
    .I2(_1958_),
    .I3(_0539_),
    .O(_1870_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) _5323_ (
    .I0(_0402_),
    .I1(_1870_),
    .I2(_0378_),
    .I3(_1959_),
    .O(_1871_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) _5324_ (
    .I0(_0434_),
    .I1(\core.cpu.i_tv80_core.NMICycle ),
    .I2(_1871_),
    .I3(_0201_),
    .O(_1872_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5325_ (
    .CI(\core.cpu.i_tv80_core.BusA [0]),
    .CO(_2665_[2]),
    .I0(\core.cpu.i_tv80_core.BusA [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5326_ (
    .CI(_2665_[2]),
    .CO(_2665_[3]),
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5327_ (
    .CI(_2665_[3]),
    .CO(_2665_[4]),
    .I0(\core.cpu.i_tv80_core.BusA [3]),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5328_ (
    .CI(_2665_[4]),
    .CO(_2665_[5]),
    .I0(\core.cpu.i_tv80_core.BusA [4]),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5329_ (
    .CI(_2665_[5]),
    .CO(_2665_[6]),
    .I0(\core.cpu.i_tv80_core.BusA [5]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5330_ (
    .CI(_2665_[6]),
    .CO(_2665_[7]),
    .I0(\core.cpu.i_tv80_core.BusA [6]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5331_ (
    .CI(_2665_[7]),
    .CO(_0040_),
    .I0(\core.cpu.i_tv80_core.BusA [7]),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5332_ (
    .CI(_0003_),
    .CO(_2666_[3]),
    .I0(1'h0),
    .I1(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5333_ (
    .CI(_2666_[3]),
    .CO(_2666_[4]),
    .I0(1'h1),
    .I1(_0005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5334_ (
    .CI(_2666_[4]),
    .CO(_0041_),
    .I0(1'h0),
    .I1(_0006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:93|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5335_ (
    .CI(\core.cpu.i_tv80_core.A [13]),
    .CO(_2667_[15]),
    .I0(\core.cpu.i_tv80_core.A [14]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:93|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5336_ (
    .CI(_2667_[15]),
    .CO(_0042_),
    .I0(\core.cpu.i_tv80_core.A [15]),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5337_ (
    .CI(_2668_[10]),
    .CO(_2668_[11]),
    .I0(1'h0),
    .I1(_0012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5338_ (
    .CI(_2668_[11]),
    .CO(_2668_[12]),
    .I0(1'h0),
    .I1(_0013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5339_ (
    .CI(_2668_[12]),
    .CO(_2668_[13]),
    .I0(1'h0),
    .I1(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5340_ (
    .CI(_2668_[13]),
    .CO(_2668_[14]),
    .I0(1'h1),
    .I1(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5341_ (
    .CI(_2668_[14]),
    .CO(_2668_[15]),
    .I0(1'h0),
    .I1(_0016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5342_ (
    .CI(_2668_[15]),
    .CO(_0043_),
    .I0(1'h0),
    .I1(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5343_ (
    .CI(_0011_),
    .CO(_2668_[2]),
    .I0(1'h0),
    .I1(_0018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5344_ (
    .CI(_2668_[2]),
    .CO(_2668_[3]),
    .I0(1'h0),
    .I1(_0019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5345_ (
    .CI(_2668_[3]),
    .CO(_2668_[4]),
    .I0(1'h0),
    .I1(_0020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5346_ (
    .CI(_2668_[4]),
    .CO(_2668_[5]),
    .I0(1'h0),
    .I1(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5347_ (
    .CI(_2668_[5]),
    .CO(_2668_[6]),
    .I0(1'h0),
    .I1(_0022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5348_ (
    .CI(_2668_[6]),
    .CO(_2668_[7]),
    .I0(1'h0),
    .I1(_0023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5349_ (
    .CI(_2668_[7]),
    .CO(_2668_[8]),
    .I0(1'h0),
    .I1(_0024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5350_ (
    .CI(_2668_[8]),
    .CO(_2668_[9]),
    .I0(1'h0),
    .I1(_0025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5351_ (
    .CI(_2668_[9]),
    .CO(_2668_[10]),
    .I0(1'h0),
    .I1(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1250|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5352_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.cpu.i_tv80_core.Pre_XY_F_M [0]),
    .I3(1'h0),
    .O(_0474_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1250|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5353_ (
    .CI(\core.cpu.i_tv80_core.Pre_XY_F_M [0]),
    .CO(_2669_[2]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.Pre_XY_F_M [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1250|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5354_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.Pre_XY_F_M [2]),
    .I3(_2669_[2]),
    .O(_0512_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5355_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [0]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.ID16 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5356_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAH [2]),
    .I3(_2670_[10]),
    .O(\core.cpu.i_tv80_core.ID16 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5357_ (
    .CI(_2670_[10]),
    .CO(_2670_[11]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5358_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAH [3]),
    .I3(_2670_[11]),
    .O(\core.cpu.i_tv80_core.ID16 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5359_ (
    .CI(_2670_[11]),
    .CO(_2670_[12]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5360_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAH [4]),
    .I3(_2670_[12]),
    .O(\core.cpu.i_tv80_core.ID16 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5361_ (
    .CI(_2670_[12]),
    .CO(_2670_[13]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5362_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAH [5]),
    .I3(_2670_[13]),
    .O(\core.cpu.i_tv80_core.ID16 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5363_ (
    .CI(_2670_[13]),
    .CO(_2670_[14]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5364_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAH [6]),
    .I3(_2670_[14]),
    .O(\core.cpu.i_tv80_core.ID16 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5365_ (
    .CI(_2670_[14]),
    .CO(_2670_[15]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5366_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAH [7]),
    .I3(_2670_[15]),
    .O(\core.cpu.i_tv80_core.ID16 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5367_ (
    .CI(\core.cpu.i_tv80_core.i_reg.DOAL [0]),
    .CO(_2670_[2]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5368_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [2]),
    .I3(_2670_[2]),
    .O(\core.cpu.i_tv80_core.ID16 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5369_ (
    .CI(_2670_[2]),
    .CO(_2670_[3]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAL [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5370_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [3]),
    .I3(_2670_[3]),
    .O(\core.cpu.i_tv80_core.ID16 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5371_ (
    .CI(_2670_[3]),
    .CO(_2670_[4]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAL [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5372_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [4]),
    .I3(_2670_[4]),
    .O(\core.cpu.i_tv80_core.ID16 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5373_ (
    .CI(_2670_[4]),
    .CO(_2670_[5]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAL [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5374_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [5]),
    .I3(_2670_[5]),
    .O(\core.cpu.i_tv80_core.ID16 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5375_ (
    .CI(_2670_[5]),
    .CO(_2670_[6]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAL [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5376_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [6]),
    .I3(_2670_[6]),
    .O(\core.cpu.i_tv80_core.ID16 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5377_ (
    .CI(_2670_[6]),
    .CO(_2670_[7]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAL [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5378_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAL [7]),
    .I3(_2670_[7]),
    .O(\core.cpu.i_tv80_core.ID16 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5379_ (
    .CI(_2670_[7]),
    .CO(_2670_[8]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAL [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5380_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAH [0]),
    .I3(_2670_[8]),
    .O(\core.cpu.i_tv80_core.ID16 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5381_ (
    .CI(_2670_[8]),
    .CO(_2670_[9]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5382_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.ID16_B [15]),
    .I2(\core.cpu.i_tv80_core.i_reg.DOAH [1]),
    .I3(_2670_[9]),
    .O(\core.cpu.i_tv80_core.ID16 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5383_ (
    .CI(_2670_[9]),
    .CO(_2670_[10]),
    .I0(\core.cpu.i_tv80_core.ID16_B [15]),
    .I1(\core.cpu.i_tv80_core.i_reg.DOAH [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5384_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [0]),
    .I2(\core.cpu.i_tv80_core.PC16_B [0]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.PC16 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5385_ (
    .CI(1'h0),
    .CO(_2671_[1]),
    .I0(\core.cpu.i_tv80_core.PC [0]),
    .I1(\core.cpu.i_tv80_core.PC16_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5386_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [10]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[10]),
    .O(\core.cpu.i_tv80_core.PC16 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5387_ (
    .CI(_2671_[10]),
    .CO(_2671_[11]),
    .I0(\core.cpu.i_tv80_core.PC [10]),
    .I1(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5388_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [11]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[11]),
    .O(\core.cpu.i_tv80_core.PC16 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5389_ (
    .CI(_2671_[11]),
    .CO(_2671_[12]),
    .I0(\core.cpu.i_tv80_core.PC [11]),
    .I1(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5390_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [12]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[12]),
    .O(\core.cpu.i_tv80_core.PC16 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5391_ (
    .CI(_2671_[12]),
    .CO(_2671_[13]),
    .I0(\core.cpu.i_tv80_core.PC [12]),
    .I1(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5392_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [13]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[13]),
    .O(\core.cpu.i_tv80_core.PC16 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5393_ (
    .CI(_2671_[13]),
    .CO(_2671_[14]),
    .I0(\core.cpu.i_tv80_core.PC [13]),
    .I1(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5394_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [14]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[14]),
    .O(\core.cpu.i_tv80_core.PC16 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5395_ (
    .CI(_2671_[14]),
    .CO(_2671_[15]),
    .I0(\core.cpu.i_tv80_core.PC [14]),
    .I1(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5396_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [15]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[15]),
    .O(\core.cpu.i_tv80_core.PC16 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5397_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [1]),
    .I2(\core.cpu.i_tv80_core.PC16_B [1]),
    .I3(_2671_[1]),
    .O(\core.cpu.i_tv80_core.PC16 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5398_ (
    .CI(_2671_[1]),
    .CO(_2671_[2]),
    .I0(\core.cpu.i_tv80_core.PC [1]),
    .I1(\core.cpu.i_tv80_core.PC16_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5399_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [2]),
    .I2(\core.cpu.i_tv80_core.PC16_B [2]),
    .I3(_2671_[2]),
    .O(\core.cpu.i_tv80_core.PC16 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5400_ (
    .CI(_2671_[2]),
    .CO(_2671_[3]),
    .I0(\core.cpu.i_tv80_core.PC [2]),
    .I1(\core.cpu.i_tv80_core.PC16_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5401_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [3]),
    .I2(\core.cpu.i_tv80_core.PC16_B [3]),
    .I3(_2671_[3]),
    .O(\core.cpu.i_tv80_core.PC16 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5402_ (
    .CI(_2671_[3]),
    .CO(_2671_[4]),
    .I0(\core.cpu.i_tv80_core.PC [3]),
    .I1(\core.cpu.i_tv80_core.PC16_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5403_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [4]),
    .I2(\core.cpu.i_tv80_core.PC16_B [4]),
    .I3(_2671_[4]),
    .O(\core.cpu.i_tv80_core.PC16 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5404_ (
    .CI(_2671_[4]),
    .CO(_2671_[5]),
    .I0(\core.cpu.i_tv80_core.PC [4]),
    .I1(\core.cpu.i_tv80_core.PC16_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5405_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [5]),
    .I2(\core.cpu.i_tv80_core.PC16_B [5]),
    .I3(_2671_[5]),
    .O(\core.cpu.i_tv80_core.PC16 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5406_ (
    .CI(_2671_[5]),
    .CO(_2671_[6]),
    .I0(\core.cpu.i_tv80_core.PC [5]),
    .I1(\core.cpu.i_tv80_core.PC16_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5407_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [6]),
    .I2(\core.cpu.i_tv80_core.PC16_B [6]),
    .I3(_2671_[6]),
    .O(\core.cpu.i_tv80_core.PC16 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5408_ (
    .CI(_2671_[6]),
    .CO(_2671_[7]),
    .I0(\core.cpu.i_tv80_core.PC [6]),
    .I1(\core.cpu.i_tv80_core.PC16_B [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5409_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [7]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[7]),
    .O(\core.cpu.i_tv80_core.PC16 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5410_ (
    .CI(_2671_[7]),
    .CO(_2671_[8]),
    .I0(\core.cpu.i_tv80_core.PC [7]),
    .I1(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5411_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [8]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[8]),
    .O(\core.cpu.i_tv80_core.PC16 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5412_ (
    .CI(_2671_[8]),
    .CO(_2671_[9]),
    .I0(\core.cpu.i_tv80_core.PC [8]),
    .I1(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5413_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.PC [9]),
    .I2(\core.cpu.i_tv80_core.PC16_B [15]),
    .I3(_2671_[9]),
    .O(\core.cpu.i_tv80_core.PC16 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5414_ (
    .CI(_2671_[9]),
    .CO(_2671_[10]),
    .I0(\core.cpu.i_tv80_core.PC [9]),
    .I1(\core.cpu.i_tv80_core.PC16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5415_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [0]),
    .I2(\core.cpu.i_tv80_core.SP16_B [0]),
    .I3(1'h0),
    .O(\core.cpu.i_tv80_core.SP16 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5416_ (
    .CI(1'h0),
    .CO(_2672_[1]),
    .I0(\core.cpu.i_tv80_core.SP16_A [0]),
    .I1(\core.cpu.i_tv80_core.SP16_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5417_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [10]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[10]),
    .O(\core.cpu.i_tv80_core.SP16 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5418_ (
    .CI(_2672_[10]),
    .CO(_2672_[11]),
    .I0(\core.cpu.i_tv80_core.SP16_A [10]),
    .I1(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5419_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [11]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[11]),
    .O(\core.cpu.i_tv80_core.SP16 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5420_ (
    .CI(_2672_[11]),
    .CO(_2672_[12]),
    .I0(\core.cpu.i_tv80_core.SP16_A [11]),
    .I1(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5421_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [12]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[12]),
    .O(\core.cpu.i_tv80_core.SP16 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5422_ (
    .CI(_2672_[12]),
    .CO(_2672_[13]),
    .I0(\core.cpu.i_tv80_core.SP16_A [12]),
    .I1(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5423_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [13]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[13]),
    .O(\core.cpu.i_tv80_core.SP16 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5424_ (
    .CI(_2672_[13]),
    .CO(_2672_[14]),
    .I0(\core.cpu.i_tv80_core.SP16_A [13]),
    .I1(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5425_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [14]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[14]),
    .O(\core.cpu.i_tv80_core.SP16 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5426_ (
    .CI(_2672_[14]),
    .CO(_2672_[15]),
    .I0(\core.cpu.i_tv80_core.SP16_A [14]),
    .I1(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5427_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [15]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[15]),
    .O(\core.cpu.i_tv80_core.SP16 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5428_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [1]),
    .I2(\core.cpu.i_tv80_core.SP16_B [1]),
    .I3(_2672_[1]),
    .O(\core.cpu.i_tv80_core.SP16 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5429_ (
    .CI(_2672_[1]),
    .CO(_2672_[2]),
    .I0(\core.cpu.i_tv80_core.SP16_A [1]),
    .I1(\core.cpu.i_tv80_core.SP16_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5430_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [2]),
    .I2(\core.cpu.i_tv80_core.SP16_B [2]),
    .I3(_2672_[2]),
    .O(\core.cpu.i_tv80_core.SP16 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5431_ (
    .CI(_2672_[2]),
    .CO(_2672_[3]),
    .I0(\core.cpu.i_tv80_core.SP16_A [2]),
    .I1(\core.cpu.i_tv80_core.SP16_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5432_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [3]),
    .I2(\core.cpu.i_tv80_core.SP16_B [3]),
    .I3(_2672_[3]),
    .O(\core.cpu.i_tv80_core.SP16 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5433_ (
    .CI(_2672_[3]),
    .CO(_2672_[4]),
    .I0(\core.cpu.i_tv80_core.SP16_A [3]),
    .I1(\core.cpu.i_tv80_core.SP16_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5434_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [4]),
    .I2(\core.cpu.i_tv80_core.SP16_B [4]),
    .I3(_2672_[4]),
    .O(\core.cpu.i_tv80_core.SP16 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5435_ (
    .CI(_2672_[4]),
    .CO(_2672_[5]),
    .I0(\core.cpu.i_tv80_core.SP16_A [4]),
    .I1(\core.cpu.i_tv80_core.SP16_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5436_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [5]),
    .I2(\core.cpu.i_tv80_core.SP16_B [5]),
    .I3(_2672_[5]),
    .O(\core.cpu.i_tv80_core.SP16 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5437_ (
    .CI(_2672_[5]),
    .CO(_2672_[6]),
    .I0(\core.cpu.i_tv80_core.SP16_A [5]),
    .I1(\core.cpu.i_tv80_core.SP16_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5438_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [6]),
    .I2(\core.cpu.i_tv80_core.SP16_B [6]),
    .I3(_2672_[6]),
    .O(\core.cpu.i_tv80_core.SP16 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5439_ (
    .CI(_2672_[6]),
    .CO(_2672_[7]),
    .I0(\core.cpu.i_tv80_core.SP16_A [6]),
    .I1(\core.cpu.i_tv80_core.SP16_B [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5440_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [7]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[7]),
    .O(\core.cpu.i_tv80_core.SP16 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5441_ (
    .CI(_2672_[7]),
    .CO(_2672_[8]),
    .I0(\core.cpu.i_tv80_core.SP16_A [7]),
    .I1(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5442_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [8]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[8]),
    .O(\core.cpu.i_tv80_core.SP16 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5443_ (
    .CI(_2672_[8]),
    .CO(_2672_[9]),
    .I0(\core.cpu.i_tv80_core.SP16_A [8]),
    .I1(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5444_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.SP16_A [9]),
    .I2(\core.cpu.i_tv80_core.SP16_B [15]),
    .I3(_2672_[9]),
    .O(\core.cpu.i_tv80_core.SP16 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5445_ (
    .CI(_2672_[9]),
    .CO(_2672_[10]),
    .I0(\core.cpu.i_tv80_core.SP16_A [9]),
    .I1(\core.cpu.i_tv80_core.SP16_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5446_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.cpu.i_tv80_core.TmpAddr [0]),
    .I3(1'h0),
    .O(_0513_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5447_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [10]),
    .I3(_2673_[10]),
    .O(_0514_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5448_ (
    .CI(_2673_[10]),
    .CO(_2673_[11]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5449_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [11]),
    .I3(_2673_[11]),
    .O(_0515_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5450_ (
    .CI(_2673_[11]),
    .CO(_2673_[12]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5451_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [12]),
    .I3(_2673_[12]),
    .O(_0516_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5452_ (
    .CI(_2673_[12]),
    .CO(_2673_[13]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5453_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [13]),
    .I3(_2673_[13]),
    .O(_0517_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5454_ (
    .CI(_2673_[13]),
    .CO(_2673_[14]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5455_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [14]),
    .I3(_2673_[14]),
    .O(_0518_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5456_ (
    .CI(_2673_[14]),
    .CO(_2673_[15]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5457_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [15]),
    .I3(_2673_[15]),
    .O(_0519_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5458_ (
    .CI(\core.cpu.i_tv80_core.TmpAddr [0]),
    .CO(_2673_[2]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5459_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [2]),
    .I3(_2673_[2]),
    .O(_0520_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5460_ (
    .CI(_2673_[2]),
    .CO(_2673_[3]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5461_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [3]),
    .I3(_2673_[3]),
    .O(_0521_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5462_ (
    .CI(_2673_[3]),
    .CO(_2673_[4]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5463_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [4]),
    .I3(_2673_[4]),
    .O(_0522_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5464_ (
    .CI(_2673_[4]),
    .CO(_2673_[5]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5465_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [5]),
    .I3(_2673_[5]),
    .O(_0523_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5466_ (
    .CI(_2673_[5]),
    .CO(_2673_[6]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5467_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [6]),
    .I3(_2673_[6]),
    .O(_0524_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5468_ (
    .CI(_2673_[6]),
    .CO(_2673_[7]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5469_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [7]),
    .I3(_2673_[7]),
    .O(_0525_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5470_ (
    .CI(_2673_[7]),
    .CO(_2673_[8]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5471_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [8]),
    .I3(_2673_[8]),
    .O(_0526_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5472_ (
    .CI(_2673_[8]),
    .CO(_2673_[9]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5473_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.TmpAddr [9]),
    .I3(_2673_[9]),
    .O(_0527_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5474_ (
    .CI(_2673_[9]),
    .CO(_2673_[10]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.TmpAddr [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5475_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.BusA [0]),
    .I3(1'h0),
    .O(_0528_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5476_ (
    .CI(\core.cpu.i_tv80_core.BusA [1]),
    .CO(_2674_[3]),
    .I0(1'h1),
    .I1(\core.cpu.i_tv80_core.BusA [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5477_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.BusA [3]),
    .I3(_2674_[3]),
    .O(_0529_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5478_ (
    .CI(_2674_[3]),
    .CO(_2674_[4]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5479_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.BusA [4]),
    .I3(_2674_[4]),
    .O(_0530_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5480_ (
    .CI(_2674_[4]),
    .CO(_2674_[5]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5481_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.BusA [5]),
    .I3(_2674_[5]),
    .O(_0531_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5482_ (
    .CI(_2674_[5]),
    .CO(_2674_[6]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5483_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.BusA [6]),
    .I3(_2674_[6]),
    .O(_0532_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5484_ (
    .CI(_2674_[6]),
    .CO(_2674_[7]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5485_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.cpu.i_tv80_core.BusA [7]),
    .I3(_2674_[7]),
    .O(_0533_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5486_ (
    .CI(_2674_[7]),
    .CO(_2674_[8]),
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5487_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(_2674_[8]),
    .O(_0534_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5488_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(_0027_),
    .I3(1'h0),
    .O(_2485_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5489_ (
    .CI(_0007_),
    .CO(_2675_[7]),
    .I0(1'h1),
    .I1(_0008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5490_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(_0009_),
    .I3(_2675_[7]),
    .O(_2486_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5491_ (
    .CI(_2675_[7]),
    .CO(_2675_[8]),
    .I0(1'h0),
    .I1(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5492_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(_0010_),
    .I3(_2675_[8]),
    .O(_2487_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5493_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [0]),
    .I2(1'h0),
    .I3(1'h1),
    .O(_2650_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5494_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [10]),
    .I2(1'h1),
    .I3(_2676_[10]),
    .O(_2651_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5495_ (
    .CI(_2676_[10]),
    .CO(_2676_[11]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [10]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5496_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [11]),
    .I2(1'h1),
    .I3(_2676_[11]),
    .O(_2652_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5497_ (
    .CI(_2676_[11]),
    .CO(_2676_[12]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [11]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5498_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [12]),
    .I2(1'h1),
    .I3(_2676_[12]),
    .O(_2653_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5499_ (
    .CI(_2676_[12]),
    .CO(_2676_[13]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [12]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5500_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [13]),
    .I2(1'h1),
    .I3(_2676_[13]),
    .O(_2654_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5501_ (
    .CI(_2676_[13]),
    .CO(_2676_[14]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [13]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5502_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [14]),
    .I2(1'h1),
    .I3(_2676_[14]),
    .O(_2655_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5503_ (
    .CI(_2676_[14]),
    .CO(_2676_[15]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [14]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5504_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [15]),
    .I2(1'h1),
    .I3(_2676_[15]),
    .O(_2656_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5505_ (
    .CI(\core.uart0.uart0.clk_gen.Baud_Cnt [0]),
    .CO(_2676_[2]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5506_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [2]),
    .I2(1'h1),
    .I3(_2676_[2]),
    .O(_2657_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5507_ (
    .CI(_2676_[2]),
    .CO(_2676_[3]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [2]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5508_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [3]),
    .I2(1'h1),
    .I3(_2676_[3]),
    .O(_2658_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5509_ (
    .CI(_2676_[3]),
    .CO(_2676_[4]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [3]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5510_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [4]),
    .I2(1'h1),
    .I3(_2676_[4]),
    .O(_2659_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5511_ (
    .CI(_2676_[4]),
    .CO(_2676_[5]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [4]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5512_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [5]),
    .I2(1'h1),
    .I3(_2676_[5]),
    .O(_2660_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5513_ (
    .CI(_2676_[5]),
    .CO(_2676_[6]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [5]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5514_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [6]),
    .I2(1'h1),
    .I3(_2676_[6]),
    .O(_2661_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5515_ (
    .CI(_2676_[6]),
    .CO(_2676_[7]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [6]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5516_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [7]),
    .I2(1'h1),
    .I3(_2676_[7]),
    .O(_2662_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5517_ (
    .CI(_2676_[7]),
    .CO(_2676_[8]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [7]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5518_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [8]),
    .I2(1'h1),
    .I3(_2676_[8]),
    .O(_2663_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5519_ (
    .CI(_2676_[8]),
    .CO(_2676_[9]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [8]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5520_ (
    .I0(1'h0),
    .I1(\core.uart0.uart0.clk_gen.Baud_Cnt [9]),
    .I2(1'h1),
    .I3(_2676_[9]),
    .O(_2664_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5521_ (
    .CI(_2676_[9]),
    .CO(_2676_[10]),
    .I0(\core.uart0.uart0.clk_gen.Baud_Cnt [9]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5522_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(_0028_),
    .I3(_0032_),
    .O(\core.cpu.i_tv80_core.i_alu.Q_v [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5523_ (
    .CI(_0032_),
    .CO(_2677_[1]),
    .I0(\core.cpu.i_tv80_core.BusA [0]),
    .I1(_0028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5524_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [1]),
    .I2(_0029_),
    .I3(_2677_[1]),
    .O(\core.cpu.i_tv80_core.i_alu.Q_v [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5525_ (
    .CI(_2677_[1]),
    .CO(_2677_[2]),
    .I0(\core.cpu.i_tv80_core.BusA [1]),
    .I1(_0029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5526_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [2]),
    .I2(_0030_),
    .I3(_2677_[2]),
    .O(\core.cpu.i_tv80_core.i_alu.Q_v [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5527_ (
    .CI(_2677_[2]),
    .CO(_2677_[3]),
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(_0030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5528_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [3]),
    .I2(_0031_),
    .I3(_2677_[3]),
    .O(\core.cpu.i_tv80_core.i_alu.Q_v [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5529_ (
    .CI(_2677_[3]),
    .CO(_2677_[4]),
    .I0(\core.cpu.i_tv80_core.BusA [3]),
    .I1(_0031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5530_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(_2677_[4]),
    .O(\core.cpu.i_tv80_core.i_alu.HalfCarry_v )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5531_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.uart0.uart0.TX_Bit_Cnt [0]),
    .I3(1'h0),
    .O(_0567_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5532_ (
    .CI(\core.uart0.uart0.TX_Bit_Cnt [0]),
    .CO(_2678_[2]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.TX_Bit_Cnt [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5533_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.TX_Bit_Cnt [2]),
    .I3(_2678_[2]),
    .O(_0568_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5534_ (
    .CI(_2678_[2]),
    .CO(_2678_[3]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.TX_Bit_Cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5535_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.TX_Bit_Cnt [3]),
    .I3(_2678_[3]),
    .O(_0569_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5536_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [4]),
    .I2(_0033_),
    .I3(\core.cpu.i_tv80_core.i_alu.HalfCarry_v ),
    .O(\core.cpu.i_tv80_core.i_alu.Q_v [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5537_ (
    .CI(\core.cpu.i_tv80_core.i_alu.HalfCarry_v ),
    .CO(_2679_[1]),
    .I0(\core.cpu.i_tv80_core.BusA [4]),
    .I1(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5538_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(_0034_),
    .I3(_2679_[1]),
    .O(\core.cpu.i_tv80_core.i_alu.Q_v [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5539_ (
    .CI(_2679_[1]),
    .CO(_2679_[2]),
    .I0(\core.cpu.i_tv80_core.BusA [5]),
    .I1(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5540_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [6]),
    .I2(_0035_),
    .I3(_2679_[2]),
    .O(\core.cpu.i_tv80_core.i_alu.Q_v [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5541_ (
    .CI(_2679_[2]),
    .CO(_2679_[3]),
    .I0(\core.cpu.i_tv80_core.BusA [6]),
    .I1(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5542_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(_2679_[3]),
    .O(\core.cpu.i_tv80_core.i_alu.Carry7_v )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5543_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.uart0.uart0.bit_tick.TX_Cnt [0]),
    .I3(1'h0),
    .O(_0488_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5544_ (
    .CI(\core.uart0.uart0.bit_tick.TX_Cnt [0]),
    .CO(_2680_[2]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.bit_tick.TX_Cnt [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5545_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.bit_tick.TX_Cnt [2]),
    .I3(_2680_[2]),
    .O(_0565_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5546_ (
    .CI(_2680_[2]),
    .CO(_2680_[3]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.bit_tick.TX_Cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5547_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.bit_tick.TX_Cnt [3]),
    .I3(_2680_[3]),
    .O(_0435_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5548_ (
    .CI(_2680_[3]),
    .CO(_2680_[4]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.bit_tick.TX_Cnt [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5549_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.bit_tick.TX_Cnt [4]),
    .I3(_2680_[4]),
    .O(_0566_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5550_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [0]),
    .I2(1'h1),
    .I3(1'h1),
    .O(_2500_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5551_ (
    .CI(\core.cpu.i_tv80_core.BusA [1]),
    .CO(_2681_[3]),
    .I0(\core.cpu.i_tv80_core.BusA [2]),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5552_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [3]),
    .I2(1'h1),
    .I3(_2681_[3]),
    .O(_2501_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5553_ (
    .CI(_2681_[3]),
    .CO(_2681_[4]),
    .I0(\core.cpu.i_tv80_core.BusA [3]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5554_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [4]),
    .I2(1'h1),
    .I3(_2681_[4]),
    .O(_2502_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5555_ (
    .CI(_2681_[4]),
    .CO(_2681_[5]),
    .I0(\core.cpu.i_tv80_core.BusA [4]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5556_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [5]),
    .I2(1'h1),
    .I3(_2681_[5]),
    .O(_2503_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5557_ (
    .CI(_2681_[5]),
    .CO(_2681_[6]),
    .I0(\core.cpu.i_tv80_core.BusA [5]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5558_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [6]),
    .I2(1'h1),
    .I3(_2681_[6]),
    .O(_2504_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5559_ (
    .CI(_2681_[6]),
    .CO(_2681_[7]),
    .I0(\core.cpu.i_tv80_core.BusA [6]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5560_ (
    .I0(1'h0),
    .I1(\core.cpu.i_tv80_core.BusA [7]),
    .I2(1'h1),
    .I3(_2681_[7]),
    .O(_2505_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5561_ (
    .I0(1'h0),
    .I1(_0036_),
    .I2(1'h1),
    .I3(1'h1),
    .O(_2506_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5562_ (
    .CI(_0037_),
    .CO(_2682_[7]),
    .I0(_0038_),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5563_ (
    .I0(1'h0),
    .I1(_0039_),
    .I2(1'h1),
    .I3(_2682_[7]),
    .O(_2507_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5564_ (
    .CI(_2682_[7]),
    .CO(_2682_[8]),
    .I0(_0039_),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5565_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(_2682_[8]),
    .O(_2508_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5566_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.i2c0.i2c_clk_divider.count [0]),
    .I3(1'h0),
    .O(_2551_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5567_ (
    .CI(\core.i2c0.i2c_clk_divider.count [0]),
    .CO(_2683_[2]),
    .I0(1'h0),
    .I1(\core.i2c0.i2c_clk_divider.count [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5568_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.i2c0.i2c_clk_divider.count [2]),
    .I3(_2683_[2]),
    .O(_2552_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5569_ (
    .CI(_2683_[2]),
    .CO(_2683_[3]),
    .I0(1'h0),
    .I1(\core.i2c0.i2c_clk_divider.count [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5570_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.i2c0.i2c_clk_divider.count [3]),
    .I3(_2683_[3]),
    .O(_2553_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5571_ (
    .CI(_2683_[3]),
    .CO(_2683_[4]),
    .I0(1'h0),
    .I1(\core.i2c0.i2c_clk_divider.count [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5572_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.i2c0.i2c_clk_divider.count [4]),
    .I3(_2683_[4]),
    .O(_2554_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5573_ (
    .CI(_2683_[4]),
    .CO(_2683_[5]),
    .I0(1'h0),
    .I1(\core.i2c0.i2c_clk_divider.count [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5574_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.i2c0.i2c_clk_divider.count [5]),
    .I3(_2683_[5]),
    .O(_2555_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5575_ (
    .CI(_2683_[5]),
    .CO(_2683_[6]),
    .I0(1'h0),
    .I1(\core.i2c0.i2c_clk_divider.count [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5576_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.i2c0.i2c_clk_divider.count [6]),
    .I3(_2683_[6]),
    .O(_2556_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5577_ (
    .CI(_2683_[6]),
    .CO(_2683_[7]),
    .I0(1'h0),
    .I1(\core.i2c0.i2c_clk_divider.count [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5578_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.i2c0.i2c_clk_divider.count [7]),
    .I3(_2683_[7]),
    .O(_2557_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5579_ (
    .I0(1'h0),
    .I1(\core.i2c0.master.bit_count [0]),
    .I2(1'h0),
    .I3(1'h1),
    .O(_0542_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5580_ (
    .CI(\core.i2c0.master.bit_count [0]),
    .CO(_2684_[2]),
    .I0(\core.i2c0.master.bit_count [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5581_ (
    .I0(1'h0),
    .I1(\core.i2c0.master.bit_count [2]),
    .I2(1'h1),
    .I3(_2684_[2]),
    .O(_0543_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5582_ (
    .CI(_2684_[2]),
    .CO(_2684_[3]),
    .I0(\core.i2c0.master.bit_count [2]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5583_ (
    .I0(1'h0),
    .I1(\core.i2c0.master.bit_count [3]),
    .I2(1'h1),
    .I3(_2684_[3]),
    .O(_0544_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5584_ (
    .CI(_2684_[3]),
    .CO(_2684_[4]),
    .I0(\core.i2c0.master.bit_count [3]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5585_ (
    .I0(1'h0),
    .I1(\core.i2c0.master.bit_count [4]),
    .I2(1'h1),
    .I3(_2684_[4]),
    .O(_0545_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5586_ (
    .CI(_2684_[4]),
    .CO(_2684_[5]),
    .I0(\core.i2c0.master.bit_count [4]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5587_ (
    .I0(1'h0),
    .I1(\core.i2c0.master.bit_count [5]),
    .I2(1'h1),
    .I3(_2684_[5]),
    .O(_0546_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5588_ (
    .CI(_2684_[5]),
    .CO(_2684_[6]),
    .I0(\core.i2c0.master.bit_count [5]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5589_ (
    .I0(1'h0),
    .I1(\core.i2c0.master.bit_count [6]),
    .I2(1'h1),
    .I3(_2684_[6]),
    .O(_0547_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5590_ (
    .CI(_2684_[6]),
    .CO(_2684_[7]),
    .I0(\core.i2c0.master.bit_count [6]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5591_ (
    .I0(1'h0),
    .I1(\core.i2c0.master.bit_count [7]),
    .I2(1'h1),
    .I3(_2684_[7]),
    .O(_0548_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5592_ (
    .I0(1'h0),
    .I1(\core.spi0.master.bit_count [0]),
    .I2(1'h0),
    .I3(1'h1),
    .O(_0549_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5593_ (
    .CI(\core.spi0.master.bit_count [0]),
    .CO(_2685_[2]),
    .I0(\core.spi0.master.bit_count [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5594_ (
    .I0(1'h0),
    .I1(\core.spi0.master.bit_count [2]),
    .I2(1'h1),
    .I3(_2685_[2]),
    .O(_0550_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5595_ (
    .CI(_2685_[2]),
    .CO(_2685_[3]),
    .I0(\core.spi0.master.bit_count [2]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5596_ (
    .I0(1'h0),
    .I1(\core.spi0.master.bit_count [3]),
    .I2(1'h1),
    .I3(_2685_[3]),
    .O(_0551_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5597_ (
    .CI(_2685_[3]),
    .CO(_2685_[4]),
    .I0(\core.spi0.master.bit_count [3]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5598_ (
    .I0(1'h0),
    .I1(\core.spi0.master.bit_count [4]),
    .I2(1'h1),
    .I3(_2685_[4]),
    .O(_0552_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5599_ (
    .CI(_2685_[4]),
    .CO(_2685_[5]),
    .I0(\core.spi0.master.bit_count [4]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5600_ (
    .I0(1'h0),
    .I1(\core.spi0.master.bit_count [5]),
    .I2(1'h1),
    .I3(_2685_[5]),
    .O(_0553_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5601_ (
    .CI(_2685_[5]),
    .CO(_2685_[6]),
    .I0(\core.spi0.master.bit_count [5]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5602_ (
    .I0(1'h0),
    .I1(\core.spi0.master.bit_count [6]),
    .I2(1'h1),
    .I3(_2685_[6]),
    .O(_0554_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5603_ (
    .CI(_2685_[6]),
    .CO(_2685_[7]),
    .I0(\core.spi0.master.bit_count [6]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5604_ (
    .I0(1'h0),
    .I1(\core.spi0.master.bit_count [7]),
    .I2(1'h1),
    .I3(_2685_[7]),
    .O(_0555_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5605_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.spi0.spi_clk_divider.count [0]),
    .I3(1'h0),
    .O(_2579_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5606_ (
    .CI(\core.spi0.spi_clk_divider.count [0]),
    .CO(_2686_[2]),
    .I0(1'h0),
    .I1(\core.spi0.spi_clk_divider.count [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5607_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.spi0.spi_clk_divider.count [2]),
    .I3(_2686_[2]),
    .O(_2580_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5608_ (
    .CI(_2686_[2]),
    .CO(_2686_[3]),
    .I0(1'h0),
    .I1(\core.spi0.spi_clk_divider.count [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5609_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.spi0.spi_clk_divider.count [3]),
    .I3(_2686_[3]),
    .O(_2581_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5610_ (
    .CI(_2686_[3]),
    .CO(_2686_[4]),
    .I0(1'h0),
    .I1(\core.spi0.spi_clk_divider.count [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5611_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.spi0.spi_clk_divider.count [4]),
    .I3(_2686_[4]),
    .O(_2582_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5612_ (
    .CI(_2686_[4]),
    .CO(_2686_[5]),
    .I0(1'h0),
    .I1(\core.spi0.spi_clk_divider.count [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5613_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.spi0.spi_clk_divider.count [5]),
    .I3(_2686_[5]),
    .O(_2583_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5614_ (
    .CI(_2686_[5]),
    .CO(_2686_[6]),
    .I0(1'h0),
    .I1(\core.spi0.spi_clk_divider.count [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5615_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.spi0.spi_clk_divider.count [6]),
    .I3(_2686_[6]),
    .O(_2584_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5616_ (
    .CI(_2686_[6]),
    .CO(_2686_[7]),
    .I0(1'h0),
    .I1(\core.spi0.spi_clk_divider.count [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5617_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.spi0.spi_clk_divider.count [7]),
    .I3(_2686_[7]),
    .O(_2585_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5618_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.uart0.uart0.Bit_Phase [0]),
    .I3(1'h0),
    .O(_0556_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5619_ (
    .CI(\core.uart0.uart0.Bit_Phase [0]),
    .CO(_2687_[2]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.Bit_Phase [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5620_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.Bit_Phase [2]),
    .I3(_2687_[2]),
    .O(_0557_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5621_ (
    .CI(_2687_[2]),
    .CO(_2687_[3]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.Bit_Phase [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5622_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.Bit_Phase [3]),
    .I3(_2687_[3]),
    .O(_0558_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5623_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.uart0.uart0.Brk_Cnt [0]),
    .I3(1'h0),
    .O(_0559_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5624_ (
    .CI(\core.uart0.uart0.Brk_Cnt [0]),
    .CO(_2688_[2]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.Brk_Cnt [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5625_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.Brk_Cnt [2]),
    .I3(_2688_[2]),
    .O(_0560_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5626_ (
    .CI(_2688_[2]),
    .CO(_2688_[3]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.Brk_Cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5627_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.Brk_Cnt [3]),
    .I3(_2688_[3]),
    .O(_0561_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5628_ (
    .I0(1'h0),
    .I1(1'h1),
    .I2(\core.uart0.uart0.RX_Bit_Cnt [0]),
    .I3(1'h0),
    .O(_0562_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5629_ (
    .CI(\core.uart0.uart0.RX_Bit_Cnt [0]),
    .CO(_2689_[2]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.RX_Bit_Cnt [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5630_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.RX_Bit_Cnt [2]),
    .I3(_2689_[2]),
    .O(_0563_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _5631_ (
    .CI(_2689_[2]),
    .CO(_2689_[3]),
    .I0(1'h0),
    .I1(\core.uart0.uart0.RX_Bit_Cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) _5632_ (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core.uart0.uart0.RX_Bit_Cnt [3]),
    .I3(_2689_[3]),
    .O(_0564_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5633_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [0]),
    .E(_0044_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5634_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [1]),
    .E(_0044_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5635_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [2]),
    .E(_0044_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5636_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [3]),
    .E(_0044_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5637_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [4]),
    .E(_0044_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5638_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [5]),
    .E(_0044_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5639_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [6]),
    .E(_0044_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5640_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [7]),
    .E(_0044_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:54|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _5641_ (
    .C(clk),
    .D(_0002_),
    .Q(LED_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:54|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _5642_ (
    .C(clk),
    .D(_0001_),
    .Q(LED_G)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:54|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _5643_ (
    .C(clk),
    .D(_0000_),
    .Q(LED_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:54|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _5644_ (
    .C(clk),
    .D(\core.ioporta.out_2 [0]),
    .Q(oled_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5645_ (
    .C(clk),
    .D(1'h1),
    .E(_0045_),
    .Q(\core.busrq_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5646_ (
    .C(clk),
    .D(1'h1),
    .E(_0045_),
    .Q(\core.nmi_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5647_ (
    .C(clk),
    .D(1'h1),
    .E(_0045_),
    .Q(\core.int_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5648_ (
    .C(clk),
    .D(1'h1),
    .E(_0045_),
    .Q(\core.wait_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _5649_ (
    .C(clk),
    .D(1'h1),
    .Q(\core.reset_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSS _5650_ (
    .C(clk),
    .D(_2108_),
    .Q(\core.cpu.wr_n ),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSS _5651_ (
    .C(clk),
    .D(_2109_),
    .Q(\core.cpu.rd_n ),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSS _5652_ (
    .C(clk),
    .D(_2110_),
    .Q(\core.cpu.iorq_n ),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5653_ (
    .C(clk),
    .D(\core.cpu.di [0]),
    .E(_0046_),
    .Q(\core.cpu.di_reg [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5654_ (
    .C(clk),
    .D(\core.cpu.di [1]),
    .E(_0046_),
    .Q(\core.cpu.di_reg [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5655_ (
    .C(clk),
    .D(\core.cpu.di [2]),
    .E(_0046_),
    .Q(\core.cpu.di_reg [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5656_ (
    .C(clk),
    .D(\core.cpu.di [3]),
    .E(_0046_),
    .Q(\core.cpu.di_reg [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5657_ (
    .C(clk),
    .D(\core.cpu.di [4]),
    .E(_0046_),
    .Q(\core.cpu.di_reg [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5658_ (
    .C(clk),
    .D(\core.cpu.di [5]),
    .E(_0046_),
    .Q(\core.cpu.di_reg [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5659_ (
    .C(clk),
    .D(\core.cpu.di [6]),
    .E(_0046_),
    .Q(\core.cpu.di_reg [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5660_ (
    .C(clk),
    .D(\core.cpu.di [7]),
    .E(_0046_),
    .Q(\core.cpu.di_reg [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSS _5661_ (
    .C(clk),
    .D(_2111_),
    .Q(\core.cpu.mreq_n ),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5662_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [0]),
    .E(_0047_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5663_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [1]),
    .E(_0047_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5664_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [2]),
    .E(_0047_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5665_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [3]),
    .E(_0047_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5666_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [4]),
    .E(_0047_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5667_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [5]),
    .E(_0047_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5668_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [6]),
    .E(_0047_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5669_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [7]),
    .E(_0047_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5670_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0079_),
    .Q(\core.ioporta.out_2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5671_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0079_),
    .Q(\core.ioporta.out_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5672_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0079_),
    .Q(\core.ioporta.out_2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5673_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0079_),
    .Q(\core.ioporta.out_2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5674_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0079_),
    .Q(\core.ioporta.out_2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5675_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0079_),
    .Q(\core.ioporta.out_2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5676_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0079_),
    .Q(\core.ioporta.out_2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5677_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0079_),
    .Q(\core.ioporta.out_2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5678_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0080_),
    .Q(\core.ioporta.out_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5679_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0080_),
    .Q(\core.ioporta.out_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5680_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0080_),
    .Q(\core.ioporta.out_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5681_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0080_),
    .Q(\core.ioporta.out_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5682_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0080_),
    .Q(\core.ioporta.out_1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5683_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0080_),
    .Q(\core.ioporta.out_1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5684_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0080_),
    .Q(\core.ioporta.out_1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5685_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0080_),
    .Q(\core.ioporta.out_1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5686_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0081_),
    .Q(\core.ioporta.cfgreg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5687_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0081_),
    .Q(\core.ioporta.cfgreg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5688_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0082_),
    .Q(\core.i2c0.reg_data_wr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5689_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0082_),
    .Q(\core.i2c0.reg_data_wr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5690_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0082_),
    .Q(\core.i2c0.reg_data_wr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5691_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0082_),
    .Q(\core.i2c0.reg_data_wr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5692_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0082_),
    .Q(\core.i2c0.reg_data_wr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5693_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0082_),
    .Q(\core.i2c0.reg_data_wr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5694_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0082_),
    .Q(\core.i2c0.reg_data_wr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5695_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0082_),
    .Q(\core.i2c0.reg_data_wr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5696_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0083_),
    .Q(\core.i2c0.reg_clockdiv [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5697_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0083_),
    .Q(\core.i2c0.reg_clockdiv [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5698_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0083_),
    .Q(\core.i2c0.reg_clockdiv [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5699_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0083_),
    .Q(\core.i2c0.reg_clockdiv [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5700_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0083_),
    .Q(\core.i2c0.reg_clockdiv [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5701_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0083_),
    .Q(\core.i2c0.reg_clockdiv [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5702_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0083_),
    .Q(\core.i2c0.reg_clockdiv [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5703_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0083_),
    .Q(\core.i2c0.reg_clockdiv [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5704_ (
    .C(clk),
    .D(_2550_),
    .Q(\core.i2c0.master.start ),
    .R(\core.i2c0.master.start )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5705_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0084_),
    .Q(\core.i2c0.master.restart )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5706_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0084_),
    .Q(\core.i2c0.master.stop )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5707_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0084_),
    .Q(\core.i2c0.master.mode_rw )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5708_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0084_),
    .Q(\core.i2c0.master.ack_sda )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5709_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0084_),
    .Q(\core.i2c0.reg_command [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5710_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0084_),
    .Q(\core.i2c0.reg_command [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5711_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0084_),
    .Q(\core.i2c0.reg_command [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5712_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0085_),
    .Q(\core.spi0.master.CPHA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5713_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0085_),
    .Q(\core.spi0.master.CPOL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5714_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0085_),
    .Q(\core.spi0.reg_config [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5715_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0085_),
    .Q(\core.spi0.reg_config [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5716_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0085_),
    .Q(\core.spi0.reg_config [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5717_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0085_),
    .Q(\core.spi0.reg_config [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5718_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0085_),
    .Q(\core.spi0.reg_config [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5719_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0085_),
    .Q(\core.spi0.reg_config [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5720_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0086_),
    .Q(\core.spi0.reg_data_wr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5721_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0086_),
    .Q(\core.spi0.reg_data_wr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5722_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0086_),
    .Q(\core.spi0.reg_data_wr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5723_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0086_),
    .Q(\core.spi0.reg_data_wr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5724_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0086_),
    .Q(\core.spi0.reg_data_wr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5725_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0086_),
    .Q(\core.spi0.reg_data_wr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5726_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0086_),
    .Q(\core.spi0.reg_data_wr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5727_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0086_),
    .Q(\core.spi0.reg_data_wr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5728_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0087_),
    .Q(\core.spi0.reg_clockdiv [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5729_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0087_),
    .Q(\core.spi0.reg_clockdiv [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5730_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0087_),
    .Q(\core.spi0.reg_clockdiv [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5731_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0087_),
    .Q(\core.spi0.reg_clockdiv [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5732_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0087_),
    .Q(\core.spi0.reg_clockdiv [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5733_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0087_),
    .Q(\core.spi0.reg_clockdiv [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5734_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0087_),
    .Q(\core.spi0.reg_clockdiv [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5735_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0087_),
    .Q(\core.spi0.reg_clockdiv [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5736_ (
    .C(clk),
    .D(_2576_),
    .Q(\core.spi0.master.start ),
    .R(\core.spi0.master.start )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5737_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0088_),
    .Q(\core.spi0.master.finish )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5738_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0088_),
    .Q(\core.spi0.reg_command [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5739_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0088_),
    .Q(\core.spi0.reg_command [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5740_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0088_),
    .Q(\core.spi0.reg_command [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5741_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0088_),
    .Q(\core.spi0.reg_command [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5742_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0088_),
    .Q(\core.spi0.reg_command [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5743_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0088_),
    .Q(\core.spi0.reg_command [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5744_ (
    .C(clk),
    .D(_2231_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.Read_To_Reg_r [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5745_ (
    .C(clk),
    .D(_2232_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.Read_To_Reg_r [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5746_ (
    .C(clk),
    .D(_2233_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.Read_To_Reg_r [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5747_ (
    .C(clk),
    .D(_2234_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.Read_To_Reg_r [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5748_ (
    .C(clk),
    .D(_2235_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.Read_To_Reg_r [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5749_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0089_),
    .Q(\core.uart0.uart0.IER [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5750_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0089_),
    .Q(\core.uart0.uart0.IER [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5751_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0089_),
    .Q(\core.uart0.uart0.IER [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5752_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0089_),
    .Q(\core.uart0.uart0.IER [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5753_ (
    .C(clk),
    .D(1'h0),
    .E(_0045_),
    .Q(\core.uart0.uart0.IER [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5754_ (
    .C(clk),
    .D(1'h0),
    .E(_0045_),
    .Q(\core.uart0.uart0.IER [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5755_ (
    .C(clk),
    .D(1'h0),
    .E(_0045_),
    .Q(\core.uart0.uart0.IER [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5756_ (
    .C(clk),
    .D(1'h0),
    .E(_0045_),
    .Q(\core.uart0.uart0.IER [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5757_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.mcycles_d [0]),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.mcycles [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5758_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.mcycles_d [1]),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.mcycles [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5759_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.mcycles_d [2]),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.mcycles [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5760_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.PreserveC ),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.PreserveC_r ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5761_ (
    .C(clk),
    .D(_2357_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.Save_ALU_r ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5762_ (
    .C(clk),
    .D(_2358_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ALU_Op_r [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5763_ (
    .C(clk),
    .D(_2359_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ALU_Op_r [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5764_ (
    .C(clk),
    .D(_2360_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ALU_Op_r [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5765_ (
    .C(clk),
    .D(_2361_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ALU_Op_r [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5766_ (
    .C(clk),
    .D(_2145_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.Z16_r ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5767_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.Arith16 ),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.Arith16_r ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5768_ (
    .C(clk),
    .D(_2147_),
    .E(_0090_),
    .Q(\core.cpu.i_tv80_core.BTR_r ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5769_ (
    .C(clk),
    .D(_2374_),
    .E(_0091_),
    .Q(\core.cpu.i_tv80_core.XY_Ind ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5770_ (
    .C(clk),
    .D(_2375_),
    .E(_0092_),
    .Q(\core.cpu.i_tv80_core.XY_State [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5771_ (
    .C(clk),
    .D(_2376_),
    .E(_0092_),
    .Q(\core.cpu.i_tv80_core.XY_State [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5772_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.IMode [0]),
    .E(_0093_),
    .Q(\core.cpu.i_tv80_core.IStatus [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5773_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.IMode [1]),
    .E(_0093_),
    .Q(\core.cpu.i_tv80_core.IStatus [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5774_ (
    .C(clk),
    .D(_2247_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5775_ (
    .C(clk),
    .D(_2248_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5776_ (
    .C(clk),
    .D(_2249_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5777_ (
    .C(clk),
    .D(_2250_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5778_ (
    .C(clk),
    .D(_2251_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5779_ (
    .C(clk),
    .D(_2252_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5780_ (
    .C(clk),
    .D(_2253_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5781_ (
    .C(clk),
    .D(_2254_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5782_ (
    .C(clk),
    .D(_2321_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [8]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5783_ (
    .C(clk),
    .D(_2322_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [9]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5784_ (
    .C(clk),
    .D(_2323_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [10]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5785_ (
    .C(clk),
    .D(_2324_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [11]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5786_ (
    .C(clk),
    .D(_2325_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [12]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5787_ (
    .C(clk),
    .D(_2326_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [13]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5788_ (
    .C(clk),
    .D(_2327_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [14]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5789_ (
    .C(clk),
    .D(_2328_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.TmpAddr [15]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5790_ (
    .C(clk),
    .D(_2168_),
    .E(_0094_),
    .Q(\core.cpu.i_tv80_core.Alternate ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5791_ (
    .C(clk),
    .D(_2349_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5792_ (
    .C(clk),
    .D(_2350_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5793_ (
    .C(clk),
    .D(_2351_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5794_ (
    .C(clk),
    .D(_2352_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5795_ (
    .C(clk),
    .D(_2353_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5796_ (
    .C(clk),
    .D(_2354_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5797_ (
    .C(clk),
    .D(_2355_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5798_ (
    .C(clk),
    .D(_2356_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5799_ (
    .C(clk),
    .D(_2296_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [8]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5800_ (
    .C(clk),
    .D(_2297_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [9]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5801_ (
    .C(clk),
    .D(_2298_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [10]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5802_ (
    .C(clk),
    .D(_2299_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [11]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5803_ (
    .C(clk),
    .D(_2300_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [12]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5804_ (
    .C(clk),
    .D(_2301_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [13]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5805_ (
    .C(clk),
    .D(_2302_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [14]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5806_ (
    .C(clk),
    .D(_2303_),
    .E(_0095_),
    .Q(\core.cpu.i_tv80_core.PC [15]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5807_ (
    .C(clk),
    .D(_2223_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [0]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5808_ (
    .C(clk),
    .D(_2224_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [1]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5809_ (
    .C(clk),
    .D(_2225_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [2]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5810_ (
    .C(clk),
    .D(_2226_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [3]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5811_ (
    .C(clk),
    .D(_2227_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [4]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5812_ (
    .C(clk),
    .D(_2228_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [5]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5813_ (
    .C(clk),
    .D(_2229_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [6]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5814_ (
    .C(clk),
    .D(_2230_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [7]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5815_ (
    .C(clk),
    .D(_2269_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [8]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5816_ (
    .C(clk),
    .D(_2270_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [9]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5817_ (
    .C(clk),
    .D(_2271_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [10]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5818_ (
    .C(clk),
    .D(_2272_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [11]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5819_ (
    .C(clk),
    .D(_2273_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [12]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5820_ (
    .C(clk),
    .D(_2274_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [13]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5821_ (
    .C(clk),
    .D(_2275_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [14]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5822_ (
    .C(clk),
    .D(_2276_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.SP [15]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5823_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.F [0]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Fp [0]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5824_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.F [1]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Fp [1]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5825_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.F [2]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Fp [2]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5826_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.F [3]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Fp [3]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5827_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.F [4]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Fp [4]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5828_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.F [5]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Fp [5]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5829_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.F [6]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Fp [6]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5830_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.F [7]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Fp [7]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5831_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [0]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Ap [0]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5832_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [1]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Ap [1]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5833_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [2]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Ap [2]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5834_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [3]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Ap [3]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5835_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [4]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Ap [4]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5836_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [5]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Ap [5]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5837_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [6]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Ap [6]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5838_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [7]),
    .E(_0096_),
    .Q(\core.cpu.i_tv80_core.Ap [7]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5839_ (
    .C(clk),
    .D(_2420_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ACC [0]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5840_ (
    .C(clk),
    .D(_2421_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ACC [1]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5841_ (
    .C(clk),
    .D(_2422_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ACC [2]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5842_ (
    .C(clk),
    .D(_2423_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ACC [3]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5843_ (
    .C(clk),
    .D(_2424_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ACC [4]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5844_ (
    .C(clk),
    .D(_2425_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ACC [5]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5845_ (
    .C(clk),
    .D(_2426_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ACC [6]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5846_ (
    .C(clk),
    .D(_2427_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.ACC [7]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5847_ (
    .C(clk),
    .D(_2370_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.do [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5848_ (
    .C(clk),
    .D(_2371_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.do [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5849_ (
    .C(clk),
    .D(_2372_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.do [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5850_ (
    .C(clk),
    .D(_2373_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.do [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5851_ (
    .C(clk),
    .D(_2411_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.do [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5852_ (
    .C(clk),
    .D(_2412_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.do [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5853_ (
    .C(clk),
    .D(_2413_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.do [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5854_ (
    .C(clk),
    .D(_2414_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.do [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5855_ (
    .C(clk),
    .D(_2430_),
    .E(_0097_),
    .Q(\core.cpu.i_tv80_core.IR [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5856_ (
    .C(clk),
    .D(_2431_),
    .E(_0097_),
    .Q(\core.cpu.i_tv80_core.IR [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5857_ (
    .C(clk),
    .D(_2432_),
    .E(_0097_),
    .Q(\core.cpu.i_tv80_core.IR [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5858_ (
    .C(clk),
    .D(_2433_),
    .E(_0097_),
    .Q(\core.cpu.i_tv80_core.IR [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5859_ (
    .C(clk),
    .D(_2434_),
    .E(_0097_),
    .Q(\core.cpu.i_tv80_core.IR [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5860_ (
    .C(clk),
    .D(_2435_),
    .E(_0097_),
    .Q(\core.cpu.i_tv80_core.IR [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5861_ (
    .C(clk),
    .D(_2436_),
    .E(_0097_),
    .Q(\core.cpu.i_tv80_core.IR [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5862_ (
    .C(clk),
    .D(_2437_),
    .E(_0097_),
    .Q(\core.cpu.i_tv80_core.IR [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5863_ (
    .C(clk),
    .D(_2438_),
    .E(_0098_),
    .Q(\core.cpu.i_tv80_core.ISet [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5864_ (
    .C(clk),
    .D(_2439_),
    .E(_0098_),
    .Q(\core.cpu.i_tv80_core.ISet [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5865_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [0]),
    .E(_0099_),
    .Q(\core.cpu.i_tv80_core.I [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5866_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [1]),
    .E(_0099_),
    .Q(\core.cpu.i_tv80_core.I [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5867_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [2]),
    .E(_0099_),
    .Q(\core.cpu.i_tv80_core.I [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5868_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [3]),
    .E(_0099_),
    .Q(\core.cpu.i_tv80_core.I [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5869_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [4]),
    .E(_0099_),
    .Q(\core.cpu.i_tv80_core.I [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5870_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [5]),
    .E(_0099_),
    .Q(\core.cpu.i_tv80_core.I [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5871_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [6]),
    .E(_0099_),
    .Q(\core.cpu.i_tv80_core.I [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5872_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.ACC [7]),
    .E(_0099_),
    .Q(\core.cpu.i_tv80_core.I [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5873_ (
    .C(clk),
    .D(_2304_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.F [0]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5874_ (
    .C(clk),
    .D(_2305_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.F [1]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5875_ (
    .C(clk),
    .D(_2309_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.F [2]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5876_ (
    .C(clk),
    .D(_2312_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.F [3]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5877_ (
    .C(clk),
    .D(_2379_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.F [4]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5878_ (
    .C(clk),
    .D(_2238_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.F [5]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5879_ (
    .C(clk),
    .D(_2429_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.F [6]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5880_ (
    .C(clk),
    .D(_2209_),
    .E(_0048_),
    .Q(\core.cpu.i_tv80_core.F [7]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5881_ (
    .C(clk),
    .D(_2396_),
    .Q(\core.cpu.i_tv80_core.A [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5882_ (
    .C(clk),
    .D(_2397_),
    .Q(\core.cpu.i_tv80_core.A [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5883_ (
    .C(clk),
    .D(_2398_),
    .Q(\core.cpu.i_tv80_core.A [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5884_ (
    .C(clk),
    .D(_2399_),
    .Q(\core.cpu.i_tv80_core.A [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5885_ (
    .C(clk),
    .D(_2400_),
    .Q(\core.cpu.i_tv80_core.A [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5886_ (
    .C(clk),
    .D(_2401_),
    .Q(\core.cpu.i_tv80_core.A [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5887_ (
    .C(clk),
    .D(_2402_),
    .Q(\core.cpu.i_tv80_core.A [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5888_ (
    .C(clk),
    .D(_2403_),
    .Q(\core.cpu.i_tv80_core.A [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5889_ (
    .C(clk),
    .D(_2456_),
    .Q(\core.cpu.i_tv80_core.A [8]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5890_ (
    .C(clk),
    .D(_2457_),
    .Q(\core.cpu.i_tv80_core.A [9]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5891_ (
    .C(clk),
    .D(_2458_),
    .Q(\core.cpu.i_tv80_core.A [10]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5892_ (
    .C(clk),
    .D(_2459_),
    .Q(\core.cpu.i_tv80_core.A [11]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5893_ (
    .C(clk),
    .D(_2460_),
    .Q(\core.cpu.i_tv80_core.A [12]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5894_ (
    .C(clk),
    .D(_2453_),
    .E(_0090_),
    .Q(\core.cpu.i_tv80_core.A [13]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5895_ (
    .C(clk),
    .D(_2454_),
    .E(_0090_),
    .Q(\core.cpu.i_tv80_core.A [14]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5896_ (
    .C(clk),
    .D(_2455_),
    .E(_0090_),
    .Q(\core.cpu.i_tv80_core.A [15]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5897_ (
    .C(clk),
    .D(_2112_),
    .E(_0100_),
    .Q(\core.cpu.i_tv80_core.IncDecZ )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5898_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAL [0]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5899_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAL [1]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5900_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAL [2]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5901_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAL [3]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5902_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAL [4]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5903_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAL [5]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5904_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAL [6]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5905_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAL [7]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5906_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAH [0]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5907_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAH [1]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5908_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAH [2]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5909_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAH [3]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5910_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAH [4]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5911_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAH [5]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5912_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAH [6]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5913_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DOAH [7]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegBusA_r [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5914_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.Set_BusB_To [1]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrB_r [0]),
    .S(_2153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5915_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.Set_BusB_To [2]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrB_r [1]),
    .S(_2153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5916_ (
    .C(clk),
    .D(_2114_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrB_r [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5917_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.Set_BusA_To [1]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrA_r [0]),
    .S(_2152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5918_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.Set_BusA_To [2]),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrA_r [1]),
    .S(_2152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5919_ (
    .C(clk),
    .D(_2113_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrA_r [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5920_ (
    .C(clk),
    .D(_1880_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.BusB [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5921_ (
    .C(clk),
    .D(_1881_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.BusB [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5922_ (
    .C(clk),
    .D(_1882_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.BusB [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5923_ (
    .C(clk),
    .D(_1883_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.BusB [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5924_ (
    .C(clk),
    .D(_1884_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.BusB [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5925_ (
    .C(clk),
    .D(_1885_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.BusB [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5926_ (
    .C(clk),
    .D(_1886_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.BusB [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5927_ (
    .C(clk),
    .D(_1887_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.BusB [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5928_ (
    .C(clk),
    .D(_1891_),
    .E(_0101_),
    .Q(\core.cpu.i_tv80_core.BusA [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5929_ (
    .C(clk),
    .D(_1892_),
    .E(_0101_),
    .Q(\core.cpu.i_tv80_core.BusA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5930_ (
    .C(clk),
    .D(_1893_),
    .E(_0101_),
    .Q(\core.cpu.i_tv80_core.BusA [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5931_ (
    .C(clk),
    .D(_1894_),
    .E(_0101_),
    .Q(\core.cpu.i_tv80_core.BusA [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5932_ (
    .C(clk),
    .D(_1895_),
    .E(_0101_),
    .Q(\core.cpu.i_tv80_core.BusA [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5933_ (
    .C(clk),
    .D(_1896_),
    .E(_0101_),
    .Q(\core.cpu.i_tv80_core.BusA [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5934_ (
    .C(clk),
    .D(_1897_),
    .E(_0101_),
    .Q(\core.cpu.i_tv80_core.BusA [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5935_ (
    .C(clk),
    .D(_1898_),
    .E(_0101_),
    .Q(\core.cpu.i_tv80_core.BusA [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1120|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5936_ (
    .C(clk),
    .D(\core.nmi_n ),
    .Q(\core.cpu.i_tv80_core.Oldnmi_n ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1120|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5937_ (
    .C(clk),
    .D(_2167_),
    .Q(\core.cpu.i_tv80_core.INT_s ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1120|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5938_ (
    .C(clk),
    .D(_2141_),
    .E(_0051_),
    .Q(\core.cpu.i_tv80_core.NMI_s ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1120|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5939_ (
    .C(clk),
    .D(_2166_),
    .Q(\core.cpu.i_tv80_core.BusReq_s ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5940_ (
    .C(clk),
    .D(_2143_),
    .E(_0102_),
    .Q(\core.cpu.i_tv80_core.NMICycle ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5941_ (
    .C(clk),
    .D(_2170_),
    .E(_0102_),
    .Q(\core.cpu.i_tv80_core.IntCycle ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5942_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.Auto_Wait_t1 ),
    .Q(\core.cpu.i_tv80_core.Auto_Wait_t2 ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5943_ (
    .C(clk),
    .D(_2171_),
    .Q(\core.cpu.i_tv80_core.Auto_Wait_t1 ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5944_ (
    .C(clk),
    .D(_2159_),
    .Q(\core.cpu.i_tv80_core.No_BTR ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5945_ (
    .C(clk),
    .D(_2172_),
    .E(_0103_),
    .Q(\core.cpu.i_tv80_core.Pre_XY_F_M [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5946_ (
    .C(clk),
    .D(_2173_),
    .E(_0103_),
    .Q(\core.cpu.i_tv80_core.Pre_XY_F_M [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5947_ (
    .C(clk),
    .D(_2174_),
    .E(_0103_),
    .Q(\core.cpu.i_tv80_core.Pre_XY_F_M [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5948_ (
    .C(clk),
    .D(_2175_),
    .E(_0052_),
    .Q(\core.cpu.i_tv80_core.BusAck ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5949_ (
    .C(clk),
    .D(_2176_),
    .Q(\core.cpu.i_tv80_core.Halt_FF ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5950_ (
    .C(clk),
    .D(_2178_),
    .Q(\core.cpu.i_tv80_core.IntE_FF2 ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _5951_ (
    .C(clk),
    .D(_2180_),
    .Q(\core.cpu.i_tv80_core.IntE_FF1 ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5952_ (
    .C(clk),
    .D(_2182_),
    .E(_0104_),
    .Q(\core.cpu.i_tv80_core.mcycle [0]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5953_ (
    .C(clk),
    .D(_2183_),
    .E(_0104_),
    .Q(\core.cpu.i_tv80_core.mcycle [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5954_ (
    .C(clk),
    .D(_2184_),
    .E(_0104_),
    .Q(\core.cpu.i_tv80_core.mcycle [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5955_ (
    .C(clk),
    .D(_2185_),
    .E(_0104_),
    .Q(\core.cpu.i_tv80_core.mcycle [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5956_ (
    .C(clk),
    .D(_2186_),
    .E(_0104_),
    .Q(\core.cpu.i_tv80_core.mcycle [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5957_ (
    .C(clk),
    .D(_2187_),
    .E(_0104_),
    .Q(\core.cpu.i_tv80_core.mcycle [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5958_ (
    .C(clk),
    .D(_2188_),
    .E(_0104_),
    .Q(\core.cpu.i_tv80_core.mcycle [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _5959_ (
    .C(clk),
    .D(_2189_),
    .E(_0105_),
    .Q(\core.cpu.i_tv80_core.tstate [0]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5960_ (
    .C(clk),
    .D(_2190_),
    .E(_0105_),
    .Q(\core.cpu.i_tv80_core.tstate [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5961_ (
    .C(clk),
    .D(_2191_),
    .E(_0105_),
    .Q(\core.cpu.i_tv80_core.tstate [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5962_ (
    .C(clk),
    .D(_2192_),
    .E(_0105_),
    .Q(\core.cpu.i_tv80_core.tstate [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5963_ (
    .C(clk),
    .D(_2193_),
    .E(_0105_),
    .Q(\core.cpu.i_tv80_core.tstate [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5964_ (
    .C(clk),
    .D(_2194_),
    .E(_0105_),
    .Q(\core.cpu.i_tv80_core.tstate [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5965_ (
    .C(clk),
    .D(_2195_),
    .E(_0105_),
    .Q(\core.cpu.i_tv80_core.tstate [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _5966_ (
    .C(clk),
    .D(_0235_),
    .Q(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5967_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0106_),
    .Q(\core.uart0.uart0.DLM [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5968_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0106_),
    .Q(\core.uart0.uart0.DLM [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5969_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0106_),
    .Q(\core.uart0.uart0.DLM [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5970_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0106_),
    .Q(\core.uart0.uart0.DLM [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5971_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0106_),
    .Q(\core.uart0.uart0.DLM [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5972_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0106_),
    .Q(\core.uart0.uart0.DLM [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5973_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0106_),
    .Q(\core.uart0.uart0.DLM [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5974_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0106_),
    .Q(\core.uart0.uart0.DLM [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5975_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0107_),
    .Q(\core.uart0.uart0.DLL [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5976_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0107_),
    .Q(\core.uart0.uart0.DLL [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5977_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0107_),
    .Q(\core.uart0.uart0.DLL [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5978_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0107_),
    .Q(\core.uart0.uart0.DLL [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5979_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0107_),
    .Q(\core.uart0.uart0.DLL [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5980_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0107_),
    .Q(\core.uart0.uart0.DLL [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5981_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0107_),
    .Q(\core.uart0.uart0.DLL [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5982_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0107_),
    .Q(\core.uart0.uart0.DLL [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5983_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0108_),
    .Q(\core.uart0.uart0.SCR [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5984_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0108_),
    .Q(\core.uart0.uart0.SCR [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5985_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0108_),
    .Q(\core.uart0.uart0.SCR [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5986_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0108_),
    .Q(\core.uart0.uart0.SCR [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5987_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0108_),
    .Q(\core.uart0.uart0.SCR [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5988_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0108_),
    .Q(\core.uart0.uart0.SCR [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5989_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0108_),
    .Q(\core.uart0.uart0.SCR [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5990_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0108_),
    .Q(\core.uart0.uart0.SCR [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5991_ (
    .C(clk),
    .D(\core.uart0.uart0.MSR [4]),
    .E(_0053_),
    .Q(\core.uart0.uart0.MSR [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5992_ (
    .C(clk),
    .D(\core.uart0.uart0.MSR [5]),
    .E(_0054_),
    .Q(\core.uart0.uart0.MSR [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _5993_ (
    .C(clk),
    .D(1'h0),
    .E(_0055_),
    .Q(\core.uart0.uart0.MSR [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5994_ (
    .C(clk),
    .D(\core.uart0.uart0.MSR [7]),
    .E(_0056_),
    .Q(\core.uart0.uart0.MSR [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5995_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0109_),
    .Q(\core.uart0.uart0.MCR [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5996_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0109_),
    .Q(\core.uart0.uart0.MCR [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5997_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0109_),
    .Q(\core.uart0.uart0.MCR [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5998_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0109_),
    .Q(\core.uart0.uart0.MCR [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _5999_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0109_),
    .Q(\core.uart0.uart0.MCR [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6000_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0109_),
    .Q(\core.uart0.uart0.MCR [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6001_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0109_),
    .Q(\core.uart0.uart0.MCR [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6002_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0109_),
    .Q(\core.uart0.uart0.MCR [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6003_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0110_),
    .Q(\core.uart0.uart0.LCR [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6004_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0110_),
    .Q(\core.uart0.uart0.LCR [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6005_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0110_),
    .Q(\core.uart0.uart0.LCR [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6006_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0110_),
    .Q(\core.uart0.uart0.LCR [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6007_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0110_),
    .Q(\core.uart0.uart0.LCR [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6008_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0110_),
    .Q(\core.uart0.uart0.LCR [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6009_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0110_),
    .Q(\core.uart0.uart0.LCR [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6010_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0110_),
    .Q(\core.uart0.uart0.LCR [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6011_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [0]),
    .E(_0111_),
    .Q(\core.uart0.uart0.THR [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6012_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [1]),
    .E(_0111_),
    .Q(\core.uart0.uart0.THR [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6013_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [2]),
    .E(_0111_),
    .Q(\core.uart0.uart0.THR [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6014_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [3]),
    .E(_0111_),
    .Q(\core.uart0.uart0.THR [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6015_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [4]),
    .E(_0111_),
    .Q(\core.uart0.uart0.THR [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6016_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [5]),
    .E(_0111_),
    .Q(\core.uart0.uart0.THR [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6017_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [6]),
    .E(_0111_),
    .Q(\core.uart0.uart0.THR [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6018_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.do [7]),
    .E(_0111_),
    .Q(\core.uart0.uart0.THR [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:169|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6019_ (
    .C(clk),
    .D(\core.uart0.uart0.MCR [1]),
    .Q(\core.uart0.uart0.MSR [4]),
    .R(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:169|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6020_ (
    .C(clk),
    .D(\core.uart0.uart0.MCR [0]),
    .Q(\core.uart0.uart0.MSR [5]),
    .R(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:169|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6021_ (
    .C(clk),
    .D(\core.uart0.uart0.MCR [2]),
    .Q(\core.uart0.uart0.MSR [6]),
    .R(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:169|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6022_ (
    .C(clk),
    .D(\core.uart0.uart0.MCR [3]),
    .Q(\core.uart0.uart0.MSR [7]),
    .R(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6023_ (
    .C(clk),
    .D(_2601_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6024_ (
    .C(clk),
    .D(_2608_),
    .E(_0057_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6025_ (
    .C(clk),
    .D(_2609_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6026_ (
    .C(clk),
    .D(_2610_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6027_ (
    .C(clk),
    .D(_2611_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6028_ (
    .C(clk),
    .D(_2612_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6029_ (
    .C(clk),
    .D(_2613_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6030_ (
    .C(clk),
    .D(_2614_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6031_ (
    .C(clk),
    .D(_2615_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [8]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6032_ (
    .C(clk),
    .D(_2616_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [9]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6033_ (
    .C(clk),
    .D(_2602_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [10]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6034_ (
    .C(clk),
    .D(_2603_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [11]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6035_ (
    .C(clk),
    .D(_2604_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [12]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6036_ (
    .C(clk),
    .D(_2605_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [13]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6037_ (
    .C(clk),
    .D(_2606_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [14]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6038_ (
    .C(clk),
    .D(_2607_),
    .Q(\core.uart0.uart0.clk_gen.Baud_Cnt [15]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6039_ (
    .C(clk),
    .D(_0450_),
    .Q(\core.uart0.uart0.baudout ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:233|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSS _6040_ (
    .C(clk),
    .D(_0482_),
    .Q(\core.uart0.uart0.input_filter.Samples [0]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:233|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSS _6041_ (
    .C(clk),
    .D(_2617_),
    .Q(\core.uart0.uart0.input_filter.Samples [1]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:233|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _6042_ (
    .C(clk),
    .D(_0451_),
    .E(_0058_),
    .Q(\core.uart0.uart0.RX_Filtered ),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6043_ (
    .C(clk),
    .D(_2648_),
    .E(_0112_),
    .Q(\core.uart0.uart0.RX_Parity ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6044_ (
    .C(clk),
    .D(_2635_),
    .E(_0113_),
    .Q(\core.uart0.uart0.RX_Bit_Cnt [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6045_ (
    .C(clk),
    .D(_2636_),
    .E(_0113_),
    .Q(\core.uart0.uart0.RX_Bit_Cnt [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6046_ (
    .C(clk),
    .D(_2637_),
    .E(_0113_),
    .Q(\core.uart0.uart0.RX_Bit_Cnt [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6047_ (
    .C(clk),
    .D(_2638_),
    .E(_0113_),
    .Q(\core.uart0.uart0.RX_Bit_Cnt [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6048_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [1]),
    .E(_0114_),
    .Q(\core.uart0.uart0.RX_ShiftReg [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6049_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [2]),
    .E(_0114_),
    .Q(\core.uart0.uart0.RX_ShiftReg [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6050_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [3]),
    .E(_0114_),
    .Q(\core.uart0.uart0.RX_ShiftReg [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6051_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [4]),
    .E(_0114_),
    .Q(\core.uart0.uart0.RX_ShiftReg [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6052_ (
    .C(clk),
    .D(_2627_),
    .E(_0114_),
    .Q(\core.uart0.uart0.RX_ShiftReg [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6053_ (
    .C(clk),
    .D(_2628_),
    .E(_0114_),
    .Q(\core.uart0.uart0.RX_ShiftReg [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6054_ (
    .C(clk),
    .D(_2629_),
    .E(_0114_),
    .Q(\core.uart0.uart0.RX_ShiftReg [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6055_ (
    .C(clk),
    .D(_2630_),
    .E(_0114_),
    .Q(\core.uart0.uart0.RX_ShiftReg [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6056_ (
    .C(clk),
    .D(_2640_),
    .E(_0115_),
    .Q(\core.uart0.uart0.Brk_Cnt [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6057_ (
    .C(clk),
    .D(_2641_),
    .E(_0116_),
    .Q(\core.uart0.uart0.Brk_Cnt [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6058_ (
    .C(clk),
    .D(_2642_),
    .E(_0115_),
    .Q(\core.uart0.uart0.Brk_Cnt [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6059_ (
    .C(clk),
    .D(_2643_),
    .E(_0115_),
    .Q(\core.uart0.uart0.Brk_Cnt [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6060_ (
    .C(clk),
    .D(_2644_),
    .E(_0059_),
    .Q(\core.uart0.uart0.Bit_Phase [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6061_ (
    .C(clk),
    .D(_2645_),
    .E(_0117_),
    .Q(\core.uart0.uart0.Bit_Phase [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6062_ (
    .C(clk),
    .D(_2646_),
    .E(_0059_),
    .Q(\core.uart0.uart0.Bit_Phase [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6063_ (
    .C(clk),
    .D(_2647_),
    .E(_0059_),
    .Q(\core.uart0.uart0.Bit_Phase [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6064_ (
    .C(clk),
    .D(_2634_),
    .Q(\core.uart0.uart0.LSR [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6065_ (
    .C(clk),
    .D(_2631_),
    .Q(\core.uart0.uart0.LSR [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6066_ (
    .C(clk),
    .D(_2639_),
    .Q(\core.uart0.uart0.LSR [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6067_ (
    .C(clk),
    .D(_2632_),
    .Q(\core.uart0.uart0.LSR [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6068_ (
    .C(clk),
    .D(_2633_),
    .Q(\core.uart0.uart0.LSR [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6069_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [0]),
    .E(_0118_),
    .Q(\core.uart0.uart0.RBR [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6070_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [1]),
    .E(_0118_),
    .Q(\core.uart0.uart0.RBR [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6071_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [2]),
    .E(_0118_),
    .Q(\core.uart0.uart0.RBR [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6072_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [3]),
    .E(_0118_),
    .Q(\core.uart0.uart0.RBR [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6073_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [4]),
    .E(_0118_),
    .Q(\core.uart0.uart0.RBR [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6074_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [5]),
    .E(_0118_),
    .Q(\core.uart0.uart0.RBR [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6075_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [6]),
    .E(_0118_),
    .Q(\core.uart0.uart0.RBR [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6076_ (
    .C(clk),
    .D(\core.uart0.uart0.RX_ShiftReg [7]),
    .E(_0118_),
    .Q(\core.uart0.uart0.RBR [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6077_ (
    .C(clk),
    .D(_2596_),
    .E(_0059_),
    .Q(\core.uart0.uart0.bit_tick.TX_Cnt [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6078_ (
    .C(clk),
    .D(_2597_),
    .E(_0059_),
    .Q(\core.uart0.uart0.bit_tick.TX_Cnt [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6079_ (
    .C(clk),
    .D(_2598_),
    .E(_0059_),
    .Q(\core.uart0.uart0.bit_tick.TX_Cnt [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6080_ (
    .C(clk),
    .D(_2599_),
    .E(_0059_),
    .Q(\core.uart0.uart0.bit_tick.TX_Cnt [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6081_ (
    .C(clk),
    .D(_2600_),
    .E(_0059_),
    .Q(\core.uart0.uart0.bit_tick.TX_Cnt [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6082_ (
    .C(clk),
    .D(_2626_),
    .Q(\core.uart0.uart0.TX_Tick ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _6083_ (
    .C(clk),
    .D(_2086_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TXD ),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6084_ (
    .C(clk),
    .D(\core.uart0.uart0.TX_Next_Is_Stop ),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_Stop_Bit ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6085_ (
    .C(clk),
    .D(_2078_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_Next_Is_Stop ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6086_ (
    .C(clk),
    .D(_2079_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_Parity ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6087_ (
    .C(clk),
    .D(_2082_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_Bit_Cnt [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6088_ (
    .C(clk),
    .D(_2083_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_Bit_Cnt [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6089_ (
    .C(clk),
    .D(_2084_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_Bit_Cnt [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6090_ (
    .C(clk),
    .D(_2085_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_Bit_Cnt [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6091_ (
    .C(clk),
    .D(_2071_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_ShiftReg [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6092_ (
    .C(clk),
    .D(_2072_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_ShiftReg [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6093_ (
    .C(clk),
    .D(_2073_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_ShiftReg [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6094_ (
    .C(clk),
    .D(_2074_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_ShiftReg [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6095_ (
    .C(clk),
    .D(_2075_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_ShiftReg [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6096_ (
    .C(clk),
    .D(_2076_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_ShiftReg [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6097_ (
    .C(clk),
    .D(_2077_),
    .E(_0061_),
    .Q(\core.uart0.uart0.TX_ShiftReg [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6098_ (
    .C(clk),
    .D(\core.uart0.uart0.THR [7]),
    .E(_0119_),
    .Q(\core.uart0.uart0.TX_ShiftReg [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _6099_ (
    .C(clk),
    .D(_2625_),
    .E(_0120_),
    .Q(\core.uart0.uart0.LSR [5]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _6100_ (
    .C(clk),
    .D(_2625_),
    .E(_0121_),
    .Q(\core.uart0.uart0.LSR [6]),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6101_ (
    .C(clk),
    .D(1'h0),
    .E(_0045_),
    .Q(\core.uart0.uart0.LSR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6102_ (
    .C(clk),
    .D(_2558_),
    .Q(\core.i2c0.i2c_clk_divider.clk_en ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6103_ (
    .C(clk),
    .D(_2559_),
    .Q(\core.i2c0.i2c_clk_divider.count [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6104_ (
    .C(clk),
    .D(_2560_),
    .E(_0062_),
    .Q(\core.i2c0.i2c_clk_divider.count [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6105_ (
    .C(clk),
    .D(_2561_),
    .Q(\core.i2c0.i2c_clk_divider.count [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6106_ (
    .C(clk),
    .D(_2562_),
    .Q(\core.i2c0.i2c_clk_divider.count [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6107_ (
    .C(clk),
    .D(_2563_),
    .Q(\core.i2c0.i2c_clk_divider.count [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6108_ (
    .C(clk),
    .D(_2564_),
    .Q(\core.i2c0.i2c_clk_divider.count [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6109_ (
    .C(clk),
    .D(_2565_),
    .Q(\core.i2c0.i2c_clk_divider.count [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6110_ (
    .C(clk),
    .D(_2566_),
    .Q(\core.i2c0.i2c_clk_divider.count [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6111_ (
    .C(clk),
    .D(_0215_),
    .E(_0122_),
    .Q(\core.i2c0.master.i2c_scl )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6112_ (
    .C(clk),
    .D(_2039_),
    .E(_0123_),
    .Q(\core.i2c0.master.i2c_sda )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6113_ (
    .C(clk),
    .D(_2567_),
    .E(\core.reset_n ),
    .Q(\core.i2c0.master.bit_count [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6114_ (
    .C(clk),
    .D(_2568_),
    .E(_0124_),
    .Q(\core.i2c0.master.bit_count [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6115_ (
    .C(clk),
    .D(_2569_),
    .E(\core.reset_n ),
    .Q(\core.i2c0.master.bit_count [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6116_ (
    .C(clk),
    .D(_2570_),
    .E(\core.reset_n ),
    .Q(\core.i2c0.master.bit_count [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6117_ (
    .C(clk),
    .D(_2571_),
    .E(\core.reset_n ),
    .Q(\core.i2c0.master.bit_count [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6118_ (
    .C(clk),
    .D(_2572_),
    .E(\core.reset_n ),
    .Q(\core.i2c0.master.bit_count [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6119_ (
    .C(clk),
    .D(_2573_),
    .E(\core.reset_n ),
    .Q(\core.i2c0.master.bit_count [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6120_ (
    .C(clk),
    .D(_2574_),
    .E(\core.reset_n ),
    .Q(\core.i2c0.master.bit_count [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6121_ (
    .C(clk),
    .D(_2044_),
    .E(_0063_),
    .Q(\core.i2c0.master.fsm_state [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6122_ (
    .C(clk),
    .D(_2045_),
    .E(_0063_),
    .Q(\core.i2c0.master.fsm_state [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6123_ (
    .C(clk),
    .D(_2046_),
    .E(_0063_),
    .Q(\core.i2c0.master.fsm_state [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6124_ (
    .C(clk),
    .D(_2047_),
    .E(_0063_),
    .Q(\core.i2c0.master.fsm_state [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6125_ (
    .C(clk),
    .D(\core.i2c0.master.i2c_sda_in ),
    .E(_0125_),
    .Q(\core.i2c0.master.data_read [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6126_ (
    .C(clk),
    .D(\core.i2c0.master.i2c_sda_in ),
    .E(_0126_),
    .Q(\core.i2c0.master.data_read [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6127_ (
    .C(clk),
    .D(\core.i2c0.master.i2c_sda_in ),
    .E(_0127_),
    .Q(\core.i2c0.master.data_read [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6128_ (
    .C(clk),
    .D(\core.i2c0.master.i2c_sda_in ),
    .E(_0128_),
    .Q(\core.i2c0.master.data_read [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6129_ (
    .C(clk),
    .D(\core.i2c0.master.i2c_sda_in ),
    .E(_0129_),
    .Q(\core.i2c0.master.data_read [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6130_ (
    .C(clk),
    .D(\core.i2c0.master.i2c_sda_in ),
    .E(_0130_),
    .Q(\core.i2c0.master.data_read [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6131_ (
    .C(clk),
    .D(\core.i2c0.master.i2c_sda_in ),
    .E(_0131_),
    .Q(\core.i2c0.master.data_read [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6132_ (
    .C(clk),
    .D(\core.i2c0.master.i2c_sda_in ),
    .E(_0132_),
    .Q(\core.i2c0.master.data_read [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6133_ (
    .C(clk),
    .D(_2586_),
    .Q(\core.spi0.spi_clk_divider.clk_en ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6134_ (
    .C(clk),
    .D(_2587_),
    .Q(\core.spi0.spi_clk_divider.count [0]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESR _6135_ (
    .C(clk),
    .D(_2588_),
    .E(_0064_),
    .Q(\core.spi0.spi_clk_divider.count [1]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6136_ (
    .C(clk),
    .D(_2589_),
    .Q(\core.spi0.spi_clk_divider.count [2]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6137_ (
    .C(clk),
    .D(_2590_),
    .Q(\core.spi0.spi_clk_divider.count [3]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6138_ (
    .C(clk),
    .D(_2591_),
    .Q(\core.spi0.spi_clk_divider.count [4]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6139_ (
    .C(clk),
    .D(_2592_),
    .Q(\core.spi0.spi_clk_divider.count [5]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6140_ (
    .C(clk),
    .D(_2593_),
    .Q(\core.spi0.spi_clk_divider.count [6]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6141_ (
    .C(clk),
    .D(_2594_),
    .Q(\core.spi0.spi_clk_divider.count [7]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6142_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [0]),
    .E(_0065_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6143_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [1]),
    .E(_0065_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6144_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [2]),
    .E(_0065_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6145_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [3]),
    .E(_0065_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6146_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [4]),
    .E(_0065_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6147_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [5]),
    .E(_0065_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6148_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [6]),
    .E(_0065_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6149_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [7]),
    .E(_0065_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFFSR _6150_ (
    .C(clk),
    .D(_2578_),
    .Q(\core.spi0.master.start_sync ),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _6151_ (
    .C(clk),
    .D(_2058_),
    .E(_0133_),
    .Q(\core.spi0.master.sclk_o ),
    .S(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6152_ (
    .C(clk),
    .D(_2059_),
    .E(_0134_),
    .Q(\core.spi0.master.cs )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6153_ (
    .C(clk),
    .D(_2577_),
    .E(_0135_),
    .Q(\core.spi0.master.mosi )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6154_ (
    .C(clk),
    .D(\core.spi0.master.finish ),
    .E(_0136_),
    .Q(\core.spi0.master.latch_finish )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6155_ (
    .C(clk),
    .D(_2065_),
    .E(_0137_),
    .Q(\core.spi0.master.bit_count [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6156_ (
    .C(clk),
    .D(_2066_),
    .E(_0137_),
    .Q(\core.spi0.master.bit_count [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6157_ (
    .C(clk),
    .D(_2067_),
    .E(_0137_),
    .Q(\core.spi0.master.bit_count [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6158_ (
    .C(clk),
    .D(_2060_),
    .E(_0137_),
    .Q(\core.spi0.master.bit_count [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6159_ (
    .C(clk),
    .D(_2061_),
    .E(_0137_),
    .Q(\core.spi0.master.bit_count [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6160_ (
    .C(clk),
    .D(_2062_),
    .E(_0137_),
    .Q(\core.spi0.master.bit_count [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6161_ (
    .C(clk),
    .D(_2063_),
    .E(_0137_),
    .Q(\core.spi0.master.bit_count [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6162_ (
    .C(clk),
    .D(_2064_),
    .E(_0137_),
    .Q(\core.spi0.master.bit_count [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6163_ (
    .C(clk),
    .D(spi_miso),
    .E(_0138_),
    .Q(\core.spi0.master.data_read [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6164_ (
    .C(clk),
    .D(spi_miso),
    .E(_0139_),
    .Q(\core.spi0.master.data_read [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6165_ (
    .C(clk),
    .D(spi_miso),
    .E(_0140_),
    .Q(\core.spi0.master.data_read [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6166_ (
    .C(clk),
    .D(spi_miso),
    .E(_0141_),
    .Q(\core.spi0.master.data_read [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6167_ (
    .C(clk),
    .D(spi_miso),
    .E(_0142_),
    .Q(\core.spi0.master.data_read [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6168_ (
    .C(clk),
    .D(spi_miso),
    .E(_0143_),
    .Q(\core.spi0.master.data_read [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6169_ (
    .C(clk),
    .D(spi_miso),
    .E(_0144_),
    .Q(\core.spi0.master.data_read [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6170_ (
    .C(clk),
    .D(spi_miso),
    .E(_0145_),
    .Q(\core.spi0.master.data_read [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _6171_ (
    .C(clk),
    .D(_0236_),
    .Q(_0190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6172_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [0]),
    .E(_0066_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6173_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [1]),
    .E(_0066_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6174_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [2]),
    .E(_0066_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6175_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [3]),
    .E(_0066_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6176_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [4]),
    .E(_0066_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6177_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [5]),
    .E(_0066_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6178_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [6]),
    .E(_0066_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6179_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [7]),
    .E(_0066_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6180_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [0]),
    .E(_0067_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[4] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6181_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [1]),
    .E(_0067_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[4] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6182_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [2]),
    .E(_0067_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[4] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6183_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [3]),
    .E(_0067_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[4] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6184_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [4]),
    .E(_0067_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[4] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6185_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [5]),
    .E(_0067_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[4] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6186_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [6]),
    .E(_0067_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[4] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6187_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [7]),
    .E(_0067_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[4] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _6188_ (
    .C(clk),
    .D(_0234_),
    .Q(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6189_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [0]),
    .E(_0068_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[7] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6190_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [1]),
    .E(_0068_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[7] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6191_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [2]),
    .E(_0068_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[7] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6192_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [3]),
    .E(_0068_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[7] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6193_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [4]),
    .E(_0068_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[7] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6194_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [5]),
    .E(_0068_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[7] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6195_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [6]),
    .E(_0068_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[7] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6196_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [7]),
    .E(_0068_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[7] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6197_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [0]),
    .E(_0069_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[5] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6198_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [1]),
    .E(_0069_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[5] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6199_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [2]),
    .E(_0069_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[5] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6200_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [3]),
    .E(_0069_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[5] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6201_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [4]),
    .E(_0069_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[5] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6202_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [5]),
    .E(_0069_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[5] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6203_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [6]),
    .E(_0069_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[5] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6204_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [7]),
    .E(_0069_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[5] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6205_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [0]),
    .E(_0070_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[6] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6206_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [1]),
    .E(_0070_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[6] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6207_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [2]),
    .E(_0070_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[6] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6208_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [3]),
    .E(_0070_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[6] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6209_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [4]),
    .E(_0070_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[6] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6210_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [5]),
    .E(_0070_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[6] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6211_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [6]),
    .E(_0070_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[6] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6212_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [7]),
    .E(_0070_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[6] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _6213_ (
    .C(clk),
    .D(_0146_),
    .Q(\core.spi0.master.fsm_state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _6214_ (
    .C(clk),
    .D(_0147_),
    .Q(\core.spi0.master.fsm_state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _6215_ (
    .C(clk),
    .D(_0148_),
    .Q(\core.spi0.master.fsm_state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:2" *)
  SB_DFF _6216_ (
    .C(clk),
    .D(_0149_),
    .Q(\core.spi0.master.fsm_state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6217_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [0]),
    .E(_0071_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6218_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [1]),
    .E(_0071_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6219_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [2]),
    .E(_0071_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6220_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [3]),
    .E(_0071_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6221_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [4]),
    .E(_0071_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6222_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [5]),
    .E(_0071_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6223_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [6]),
    .E(_0071_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6224_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [7]),
    .E(_0071_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6225_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [0]),
    .E(_0072_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6226_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [1]),
    .E(_0072_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6227_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [2]),
    .E(_0072_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6228_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [3]),
    .E(_0072_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6229_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [4]),
    .E(_0072_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6230_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [5]),
    .E(_0072_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6231_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [6]),
    .E(_0072_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6232_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [7]),
    .E(_0072_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6233_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [0]),
    .E(_0073_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6234_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [1]),
    .E(_0073_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6235_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [2]),
    .E(_0073_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6236_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [3]),
    .E(_0073_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6237_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [4]),
    .E(_0073_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6238_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [5]),
    .E(_0073_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6239_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [6]),
    .E(_0073_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6240_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [7]),
    .E(_0073_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6241_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [0]),
    .E(_0074_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[6] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6242_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [1]),
    .E(_0074_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[6] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6243_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [2]),
    .E(_0074_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[6] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6244_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [3]),
    .E(_0074_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[6] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6245_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [4]),
    .E(_0074_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[6] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6246_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [5]),
    .E(_0074_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[6] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6247_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [6]),
    .E(_0074_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[6] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6248_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [7]),
    .E(_0074_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[6] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6249_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [0]),
    .E(_0075_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[7] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6250_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [1]),
    .E(_0075_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[7] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6251_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [2]),
    .E(_0075_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[7] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6252_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [3]),
    .E(_0075_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[7] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6253_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [4]),
    .E(_0075_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[7] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6254_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [5]),
    .E(_0075_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[7] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6255_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [6]),
    .E(_0075_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[7] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6256_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [7]),
    .E(_0075_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[7] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6257_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [0]),
    .E(_0076_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[5] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6258_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [1]),
    .E(_0076_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[5] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6259_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [2]),
    .E(_0076_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[5] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6260_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [3]),
    .E(_0076_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[5] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6261_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [4]),
    .E(_0076_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[5] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6262_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [5]),
    .E(_0076_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[5] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6263_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [6]),
    .E(_0076_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[5] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6264_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [7]),
    .E(_0076_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[5] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6265_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [0]),
    .E(_0077_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6266_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [1]),
    .E(_0077_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6267_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [2]),
    .E(_0077_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6268_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [3]),
    .E(_0077_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6269_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [4]),
    .E(_0077_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6270_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [5]),
    .E(_0077_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6271_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [6]),
    .E(_0077_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6272_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIH [7]),
    .E(_0077_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsH[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6273_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [0]),
    .E(_0078_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[4] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6274_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [1]),
    .E(_0078_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[4] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6275_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [2]),
    .E(_0078_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[4] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6276_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [3]),
    .E(_0078_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[4] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6277_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [4]),
    .E(_0078_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[4] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6278_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [5]),
    .E(_0078_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[4] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6279_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [6]),
    .E(_0078_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[4] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6280_ (
    .C(clk),
    .D(\core.cpu.i_tv80_core.i_reg.DIL [7]),
    .E(_0078_),
    .Q(\core.cpu.i_tv80_core.i_reg.RegsL[4] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _6281_ (
    .C(clk),
    .D(_2206_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrC [0]),
    .S(_2163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFESS _6282_ (
    .C(clk),
    .D(_2207_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrC [1]),
    .S(_2163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _6283_ (
    .C(clk),
    .D(_2115_),
    .E(_0050_),
    .Q(\core.cpu.i_tv80_core.RegAddrC [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:45" *)
  SB_SPRAM256KA \core.ram.ram0  (
    .ADDRESS({ 1'h0, \core.cpu.i_tv80_core.A [12:0] }),
    .CHIPSELECT(1'h1),
    .CLOCK(clk),
    .DATAIN({ 8'h00, \core.cpu.i_tv80_core.do  }),
    .DATAOUT(\core.ram.spram_q ),
    .MASKWREN(4'h3),
    .POWEROFF(1'h1),
    .SLEEP(1'h0),
    .STANDBY(1'h0),
    .WREN(\core.ram.write_sel )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'b000101xx110001xx110111xx101000xx100010xx011111xx011110xx000100xx1001011x1110100x1101100x1000110x001100101100011110001010001110111101111x1111001x1101110x0011011x1000001x1011101x1001011x0110101x1010100x1101111x101101100010111100000110101000100000010110100011),
    .INIT_1(256'b000000xx110100xx010111xx010111xx100000xx011101xx111011xx000011xx000110xx110011xx001010xx101111xx111000x0110111x1100000x0101001x1010000xx000011xx101101xx110010xx101110xx010110xx001101xx100001xx110001xx101101xx010110xx100011xx111001x0000011x1100100x0010110x1),
    .INIT_2(256'b110011xx010001xx001001xx110110xx011110xx100101xx010010xx001100xx001101xx011110xx011010xx110101xx110000x0111100x1001010x0010110x1000010xx110001xx111100xx000011xx000010xx111100xx011011xx101100xx100011xx001101xx001100xx010110xx100111x0110111x1101011x0011011x1),
    .INIT_3(256'b010100xx111011xx011100xx000101xx000001xx111100xx000011xx110110xx001000xx100111xx000000xx000111xx101000x0111111x1110000x0001010x1010001xx110010xx111101xx010101xx100110xx011010xx111011xx001111xx000001xx100100xx110010xx111111xx100101x0011111x1101111x0100110x1),
    .INIT_4(256'b100101xx111100xx111100xx000000xx001010xx111100xx100010xx111111xx110100xx111101xx101011xx010100xx100000xx011111xx000100xx101110xx011001xx101100xx000010xx111001xx100101xx100010xx001001xx000101xx000100xx101101xx110001xx001111xx001100xx111110xx000001xx101101xx),
    .INIT_5(256'b010000xx101001xx100010xx011001xx111000xx110110xx011101xx010111xx000100xx011111xx110000xx101101xx111110xx000101xx110000xx001010xx000000xx111010xx001111xx111010xx111010xx000111xx000101xx111000xx011111xx000101xx111011xx010101xx000101xx111101xx100110xx101010xx),
    .INIT_6(256'b110101xx100011xx000101xx111011xx010010xx111110xx111011xx011110xx100110xx100010xx010000xx100101xx000000xx111111xx011010xx111011xx010010xx111011xx000100xx101001xx010001xx101101xx110010xx101011xx100100xx011101xx010100xx111011xx101001xx010101xx101010xx010100xx),
    .INIT_7(256'b010100xx110011xx111010xx100111xx010110xx110000xx111001xx000011xx000000xx111000xx111111xx111100xx110101xx100011xx010001xx000111xx101011xx010011xx001001xx111000xx011010xx101111xx001101xx011001xx010110xx000010xx011000xx110110xx011111xx100001xx000010xx111111xx),
    .INIT_8(256'b110000xx101110xx011011xx111001xx100100xx010011xx100010xx010111xx000010xx011001xx100001xx011011xx000001xx111110xx000000xx110101xx010110xx000100xx011001xx100110xx000000xx011111xx000111xx111111xx011011xx100101xx000100xx111110xx011001xx000100xx000010xx000011xx),
    .INIT_9(256'b010000xx101110xx001000xx111101xx110011xx010101xx001001xx110111xx010000xx011110xx101010xx011110xx001011xx110001xx000100xx111110xx101000xx110101xx011010xx110100xx010101xx000110xx101010xx010110xx010011xx101110xx110110xx001111xx000010xx110111xx000110xx011111xx),
    .INIT_A(256'b110011xx011110xx100010xx101011xx001111xx100011xx011011xx010110xx100010xx011011xx000100xx011010xx111111xx010100xx010010xx101001xx110100xx111011xx011001xx101100xx111011xx000111xx010000xx111011xx101000xx110111xx111011xx100111xx000011xx011001xx100001xx001011xx),
    .INIT_B(256'b110100xx010111xx011111xx100110xx110001xx101001xx101110xx011011xx010010xx101111xx110011xx010111xx110000xx001110xx000011xx110011xx100011xx101011xx100000xx101110xx000011xx111101xx010010xx011100xx100101xx011111xx010101xx111001xx111111xx010101xx011101xx110011xx),
    .INIT_C(256'b010111xx111000xx100010xx010110xx011000xx110010xx000100xx101011xx100011xx111110xx010000xx101011xx001000xx001001xx101010xx000100xx000001xx100010xx101010xx110011xx100001xx111111xx100111xx000010xx011100xx100111xx110011xx111100xx111011xx100010xx100000xx011011xx),
    .INIT_D(256'b000100xx011101xx100111xx011001xx000101xx111110xx100110xx101010xx000111xx010110xx000101xx111111xx110110xx001001xx010011xx110011xx011001xx101010xx000000xx101111xx010010xx001011xx001001xx010010xx000110xx111111xx110110xx000010xx101011xx111110xx001000xx101101xx),
    .INIT_E(256'b000111xx110000xx001000xx011110xx101011xx110000xx000010xx111011xx100001xx010111xx111010xx000111xx000010xx111100xx001010xx000110xx111011xx100000xx000000xx111011xx001001xx111111xx101110xx010010xx010000xx101010xx111100xx110111xx100111xx110011xx000101xx111011xx),
    .INIT_F(256'b110010xx111001xx001001xx110111xx100010xx100000xx111011xx001010xx000110xx110101xx010100xx111111xx111011xx110010xx001100xx110101xx100100xx011000xx110001xx001110xx001110xx110111xx010111xx101010xx111100xx110110xx000110xx110011xx101011xx100100xx111000xx001001xx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.0.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0234_),
    .RDATA({ _2690_[15:12], _0157_, _2690_[10:4], _0156_, _2690_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0152_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'h03a411ae90218a26058f02870a8f352800170b95039f3025880007880c8f3fa0),
    .INIT_1(256'h821791064fc726830804858a0e0b0a87078b86e5c52b272c0e050882810d24a3),
    .INIT_2(256'h638588e730cd479882078b84018f008708842ba44aaf01e589838685800f018c),
    .INIT_3(256'h0650c3d620d591e583c5008b068b970ec49b83de8551d48b020c8b0a008d8547),
    .INIT_4(256'h0bdec05749ddf035424584c7c480d0454692c6534a1d51c343c406c503841287),
    .INIT_5(256'h19c00b990b96925545424487c4c25146cadbc390c95f530442858142820112c6),
    .INIT_6(256'h6cd70738e21f1bd405c386c505834915825100538b5f199c05c306c5458268a6),
    .INIT_7(256'hc0c303c80b05b136418505c484431186c5d28cdf41dfd1878344008741048354),
    .INIT_8(256'h9c578376ce0145c704c6844345c68543054084d5ddf2845f05c2850684c61157),
    .INIT_9(256'h00c700c263e510f701c3458240c740d351834a45018275b086c5440685c5c6d1),
    .INIT_A(256'h40c14304000114d201c60043c605129555c604c352049152c44100c6060745c2),
    .INIT_B(256'h001b4798025f9ad08542024500461dc0825500d2429710858142c641008750d3),
    .INIT_C(256'h009e4118025d1997408204c001c650c3009388de489314c202c580c30505db84),
    .INIT_D(256'h49dadad767f085d340c64083044698c7409804d9401fd9438542c08741869cc3),
    .INIT_E(256'h854e04cb4b45109245c2c0c6400614da00cec209818e58dd86c0448281c4c290),
    .INIT_F(256'h820f4188410f1a55008704c282c71ad800cb024d03cd15da80c501c206471016),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.0.1.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0235_),
    .RDATA({ _2696_[15:12], _0159_, _2696_[10:4], _0158_, _2696_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0153_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'hc8bfc693054c81ada8de61b789a6e27f4a5cd9d402bd057e9effc624215e929d),
    .INIT_1(256'h9ceb8ab7275847d9882f422546dda59aa92fc4b9acf381fcacff9877730bc65b),
    .INIT_2(256'h88dc0a15c7bac0f71ab3dca3605c839c84b704e3430f8f920e7981be839e168d),
    .INIT_3(256'h0271041252dc063c793f0ac0a6f9509f12af005d40121bbc28d621aa16a331a5),
    .INIT_4(256'hb519183dd4d205d381bf019ea63ca4a99bf584b2b53b239d137692b5841a739f),
    .INIT_5(256'h421c91ba33869b959a5194bb829d2ab5a47e85328ae737bae61b03ffd9e71ece),
    .INIT_6(256'h20c91e722115a35c408f35e033d4b19ab679231524f6c29e827bcec8b8ff82ff),
    .INIT_7(256'h0633911e5e8364b1c84f503fa2ff9c3368ff835bfd0ab21731c6a3de24dba05f),
    .INIT_8(256'hc1fdf5cc827c29b3e460c3dce01e81661082c3bc82bf00a2d70300bf430edcce),
    .INIT_9(256'hc03007d102c5d1ee0ab57699900f00f90569d1af0ad54ceff41b0a3df43325d1),
    .INIT_A(256'h80e6835c4ac1ddfa10af10a5d8d696c901b5e3d2ce5001e6827f839454828865),
    .INIT_B(256'hc7b0efd5ec131cee812fe07922f920e5826d08d7283fa22508e423df237d88fa),
    .INIT_C(256'bx1111100x1111110x1101100x1101101x0101111x1111111x0010101x1001010x0001101x1111101x0001110x1111000x0110101x1000110x0001101x1100101x0001111x1010100x0100101x1011011x1010110x1101111x1111110x11110100100011111111100010111001001111100101101111010010010111011101110),
    .INIT_D(256'bx0111110x1011010x0000011x1101100x0010000x1000111x1011000x1000001x1010010x0111001x0000010x1101101x0000000x1110111x1110101x0001010x1100101x1101111x1100110x0001011x0110000x1010111x0010000x0101011x1010010x1011001x0000000x1100111x1110100x1000011x1010110x1001101),
    .INIT_E(256'bx1010010x1111101x0100000x1001110x0110001x1011100x0000010x1000111x0010010x1011101x0100011x1111101x0010100x1101011x0000001x1000010x1000000x1011111x1000000x0111111x0011011x0011100x0110100x1111001x0110111x1001101x0001100x1101010x0000001x1000110x0110010x1101001),
    .INIT_F(256'bx1100110x1011101x1000000x1110111x1101111x1100010x1000010x1101101x1000100x1011110x1100111x1010000x0100010x1100111x1000000x0001110x1100101x1011100x1000010x0110001x0110001x1001111x0100010x0001100x1000110x1111101x0100001x1011010x1001110x1101011x0011010x1100111),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.0.2.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0236_),
    .RDATA({ _2698_[15:12], _0161_, _2698_[10:4], _0160_, _2698_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0154_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.0.3.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0237_),
    .RDATA({ _2699_[15:12], _0163_, _2699_[10:4], _0162_, _2699_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0155_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'b110100xx100100xx010101xx110101xx111111xx011110xx100010xx001110xx1111100x1110100x0110100x0111001x111101010011010101110101101100010001101x0011110x1100111x1010111x1000100x0011101x0101010x1011110x0001011x0111001x111011101011111001100010111000100011010001000100),
    .INIT_1(256'b110100xx110100xx100011xx010011xx010001xx110101xx010011xx111100xx110101xx110100xx110000xx011101xx111010x1011111x1011000x1111000x1100000xx010000xx111001xx111000xx110101xx111100xx101111xx101101xx101101xx111100xx010001xx000101xx101001x1111000x1110001x1110010x1),
    .INIT_2(256'b100000xx110010xx011111xx110111xx010001xx011010xx011010xx011110xx011110xx010110xx011010xx001100xx001000x1111100x1011110x1010100x1111110xx110010xx011011xx111010xx010010xx011000xx111010xx110001xx001101xx101111xx010011xx011010xx011011x1110000x1100011x1100000x1),
    .INIT_3(256'b110010xx001100xx001100xx011100xx011100xx011100xx010101xx000000xx001011xx001001xx000100xx001101xx000010x1101011x1111000x1111000x1110110xx101011xx110011xx001001xx011001xx111000xx011000xx111011xx110001xx110011xx110111xx000100xx010011x1110001x1010000x1010011x1),
    .INIT_4(256'b110000xx111101xx111100xx110100xx110110xx111110xx011000xx001000xx000010xx111001xx111100xx111011xx101111xx101101xx111010xx110001xx010001xx111101xx011001xx011101xx110100xx111101xx001101xx101101xx111001xx111001xx110000xx111101xx010111xx111100xx111000xx101100xx),
    .INIT_5(256'b111000xx111000xx010010xx011011xx111010xx110010xx000110xx011101xx111010xx011110xx011100xx010101xx011100xx001101xx101001xx111000xx110110xx011010xx010101xx101100xx010101xx111101xx111100xx111100xx010011xx101110xx101100xx111100xx111111xx111100xx010000xx101101xx),
    .INIT_6(256'b111011xx110100xx010010xx011100xx011110xx011100xx000011xx100101xx111110xx111101xx110111xx110111xx111010xx011010xx011000xx000000xx100100xx110000xx111110xx001100xx110110xx110111xx010110xx110000xx010011xx110111xx110010xx110111xx000101xx101100xx111100xx111010xx),
    .INIT_7(256'b000100xx000100xx000001xx101111xx011111xx110111xx111010xx111000xx111000xx111000xx000101xx011101xx010101xx100100xx000110xx110100xx111010xx111100xx111001xx101001xx111011xx011010xx010100xx011100xx111111xx001100xx001111xx010100xx110000xx001100xx111101xx011000xx),
    .INIT_8(256'b000000xx110100xx110010xx110010xx011100xx010100xx010001xx100101xx000100xx100100xx110110xx110010xx110001xx101011xx011001xx110000xx011010xx110010xx100000xx111100xx011100xx111110xx011000xx110000xx111000xx111110xx111010xx011000xx010001xx001101xx111001xx000100xx),
    .INIT_9(256'b110001xx111011xx010101xx011001xx001010xx101010xx110100xx111100xx001001xx001010xx111001xx110101xx101111xx101010xx011011xx011001xx000001xx111001xx100000xx111000xx001000xx010001xx110000xx111100xx001101xx111101xx111001xx111001xx110001xx110100xx000001xx010001xx),
    .INIT_A(256'b101101xx011001xx010000xx111001xx111000xx100000xx010001xx111001xx001001xx111000xx011100xx100100xx111000xx111010xx101110xx111010xx000011xx101100xx010100xx111000xx100100xx101000xx111001xx101000xx000001xx001100xx001001xx111000xx011001xx111000xx100011xx101010xx),
    .INIT_B(256'b100010xx101001xx111010xx111111xx111001xx011011xx011111xx111101xx100101xx111100xx100101xx001001xx111110xx111111xx110001xx101000xx100001xx001100xx001010xx111000xx100101xx100111xx010110xx000010xx100111xx110100xx000000xx100100xx100000xx101000xx101100xx101100xx),
    .INIT_C(256'b001000xx101111xx111101xx111100xx100011xx101100xx001111xx001110xx011101xx100101xx100001xx101011xx010000xx100010xx101011xx100010xx100011xx100011xx001001xx101001xx000001xx111010xx111010xx100111xx110101xx100111xx010101xx011110xx011011xx111011xx011111xx111011xx),
    .INIT_D(256'b001101xx100111xx110011xx111111xx101111xx101011xx001001xx100000xx000101xx100001xx100000xx100001xx000101xx100111xx011101xx111001xx100000xx101011xx101111xx011010xx011001xx011100xx011000xx011011xx001011xx001111xx001101xx000100xx011101xx110001xx100001xx101111xx),
    .INIT_E(256'b110011xx110010xx101011xx101010xx011010xx111011xx101001xx111011xx011011xx101010xx101111xx111011xx111000xx111010xx011101xx001110xx010011xx111010xx111010xx111010xx001001xx110000xx101000xx111100xx101110xx111000xx111110xx110110xx010101xx111101xx111100xx101011xx),
    .INIT_F(256'b001010xx101010xx111110xx100010xx000011xx100000xx101101xx100011xx100001xx101010xx011010xx111011xx001110xx110001xx110001xx111101xx001100xx111101xx111101xx110001xx111111xx111111xx111001xx111110xx000010xx110010xx110111xx110110xx001111xx111011xx110011xx110001xx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.1.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0234_),
    .RDATA({ _2695_[15:12], _0165_, _2695_[10:4], _0164_, _2695_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0152_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'h4867275707d904cd8a830183028b1115d565360e18a54155028981878f0586d9),
    .INIT_1(256'h8185a386c6f5130d8c0f8f0f0d0d858c0a0591131e57e721878b030e8c850741),
    .INIT_2(256'h90838b11008b03ad01818f878285831d0017e1b181538390028f858106878387),
    .INIT_3(256'h010655a5174581c702c78b8100070d9f1b870fcf844d8d0d0e0f0581058d81a3),
    .INIT_4(256'h95a991a3b68d36b0c507038082c5b59591a2d4a71fafd6d2c785438282819111),
    .INIT_5(256'he9018c2a8863b21f424781c18607858ba90b052b4aaa301fc642c2830781e090),
    .INIT_6(256'h93c7358a7c65735ec28741428606660313ab5fe3d3a0b096824783018406b772),
    .INIT_7(256'h11a292e1b282bdbbc580044581c5a1a2816707a784eeb6504083838302408383),
    .INIT_8(256'h9ed2abef0be7cbc2c3c0c2838681068781050b8bb1b0868380820544c742f4d2),
    .INIT_9(256'h8501c140a067d1518603814785438943ca27691b9a82bbf78343c3c3c0414903),
    .INIT_A(256'h25a01063a311713407c301038087f9938a63f9d74fe37b738305c282058480c5),
    .INIT_B(256'h334ed8e75561fb3a4703c103c6865317668b4b224620301242c34385c5c35293),
    .INIT_C(256'h1da279c17767115380020004c4c1d150a5e64aeb41e333544443c38386008b5b),
    .INIT_D(256'h4b8ad0f1a76a4a674740434246c5838bdde05ae755e12252c447414002c3c1df),
    .INIT_E(256'hcd4549c54d0378784203010240c319562628818ac30bb3f8434242c6c4c30102),
    .INIT_F(256'h2ed199026a1743e80142c24747017132420f5b81c682f3b74700428341013130),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.1.1.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0235_),
    .RDATA({ _2700_[15:12], _0167_, _2700_[10:4], _0166_, _2700_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0153_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'he575209527848495c48000b12dbd1792446400a10a8e80c901868004f6d40682),
    .INIT_1(256'h42d716b7083f655f07c70324c6c203b72736d591eecf074641c022a6cf4ff77e),
    .INIT_2(256'h40ed1bbf8b8fccc703cf048c7c5d8a1427b3c067c42744ab0fcfceaf8b850387),
    .INIT_3(256'h063206570704010a73167c579717a72eb7a84d5872124e0980d95bb3b9bf8707),
    .INIT_4(256'h0bbc14f58509859cc5c5012440e441859f4651958f8c849c727d87aa02d694bf),
    .INIT_5(256'h063b822a5752c31819da4b86873e93be4ace008f8c4dd9cd179727b7812595d8),
    .INIT_6(256'h80859c26b7374bdfc79bb17e257fb613656f873632d2c006660c862757679712),
    .INIT_7(256'h8b5514b7bbd5cf54c5a5d074c602a3a586bf8c09f417d5bdb0df9355a147a6a7),
    .INIT_8(256'h45c5b331b1a7bfa784069ecfe62ae4e980b897730399a3239095a597816cd0b6),
    .INIT_9(256'hdcb0c7dd45c7529f89b71bfffed6c1d44dac17f4c0b6466b39de07a6c7aae6dd),
    .INIT_A(256'h95b2c2a1c3abcbcf2f8db1955a953bff96943ac4d5c7e6a711af07a382a75ed4),
    .INIT_B(256'h4b49418a67c6f6a00ca892b8a1b840b06397c1e407b180808f8e4e400f736bfa),
    .INIT_C(256'bx0000010x0010010x0110001x1100010x0000000x0000011x1011011x1011011x0010110x1100010x0010000x1010010x0001111x1000111x0110001x0111011x0010010x0010011x0100011x0000011x0001101x1101010x0000010x10100001011011000011110100010100110101001000011001100011100011111010010),
    .INIT_D(256'bx0000111x0010010x0010011x0001011x1001011x0001111x1011010x0011011x0010010x1111111x1110000x1101011x1010010x1010111x1110010x1111111x1100001x0110011x1110101x1101111x1000111x0001010x0011010x0011011x0011110x0000011x0110010x0000010x0000000x1000010x0010111x1010110),
    .INIT_E(256'bx0011010x0011010x0000010x1001010x0010011x1101000x0000011x1000011x0000010x0101011x0010000x0010011x0000010x0101011x1010111x0111101x1011101x0011101x0100001x1010110x0100001x0010101x1000001x1100101x0000011x1110011x0010100x1100101x0000100x1110011x0001001x0011001),
    .INIT_F(256'bx1110011x1011011x0001010x1110011x1001101x0011111x0100011x1011011x1000011x1001010x0100000x1110011x1100101x1101111x1000010x1000111x1000011x0001001x1000001x1111011x1001011x0111011x0010000x0100011x0000011x0100011x0000011x0010011x0000100x1100111x0100111x0110011),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.1.2.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0236_),
    .RDATA({ _2701_[15:12], _0169_, _2701_[10:4], _0168_, _2701_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0154_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.1.3.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0237_),
    .RDATA({ _2702_[15:12], _0171_, _2702_[10:4], _0170_, _2702_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0155_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'b010110xx110101xx010101xx001111xx000011xx110111xx100010xx100010xx0100000x0010100x0100010x1100000x100111001001010001000001101111101110111x0110110x0110100x1110100x1110000x0010101x0111110x0011010x1000000x0111100x001110000101101011010010010100101100011001000110),
    .INIT_1(256'b000011xx110011xx100100xx100100xx001110xx000101xx000000xx110111xx001110xx111100xx110000xx110110xx000011x0001010x0000001x1001100x0000100xx110000xx101011xx111101xx110101xx110100xx001101xx101110xx010000xx011100xx010000xx111101xx111110x0101001x0100000x1110101x0),
    .INIT_2(256'b011111xx010100xx100001xx010011xx111101xx011101xx010110xx011100xx000100xx010010xx011001xx111100xx010010x0011010x0100000x1111000x0011000xx110110xx011000xx011010xx100010xx110010xx010001xx110100xx010101xx011110xx100100xx110111xx010010x0010011x0010111x1110111x0),
    .INIT_3(256'b010000xx010100xx000101xx011001xx000000xx011000xx110000xx010000xx101100xx001000xx100010xx100101xx001100x0001110x0000010x1111010x0010010xx110101xx100000xx101111xx000000xx011010xx011011xx110011xx010011xx110101xx100100xx100110xx000101x0011110x0110001x1011000x0),
    .INIT_4(256'b100000xx100000xx111100xx111110xx001000xx111110xx110111xx011100xx110010xx110010xx101100xx111111xx100010xx101011xx001110xx101110xx111100xx011101xx100000xx011001xx110110xx110101xx111001xx111100xx010100xx111100xx100101xx110100xx101100xx111001xx010100xx111100xx),
    .INIT_5(256'b010001xx110000xx001011xx010000xx111010xx011010xx011111xx110111xx000111xx111110xx011000xx111101xx011101xx010100xx110011xx101001xx001010xx110011xx010101xx010110xx111001xx000110xx000100xx111101xx010110xx010110xx111011xx010110xx000100xx111110xx100000xx101000xx),
    .INIT_6(256'b111010xx111011xx001100xx011011xx100000xx011100xx000011xx100001xx101100xx001000xx011000xx011110xx000101xx011101xx101111xx011101xx001001xx111001xx100011xx111101xx010010xx110111xx010101xx011101xx101000xx011010xx001001xx111100xx000000xx011101xx110110xx011100xx),
    .INIT_7(256'b101111xx001100xx100000xx110001xx011010xx011011xx111110xx111011xx000000xx111100xx110101xx010101xx111110xx111101xx010000xx000101xx100010xx111110xx010111xx111011xx111000xx101101xx000100xx011111xx001101xx111111xx100000xx010101xx100000xx101111xx101001xx101011xx),
    .INIT_8(256'b101100xx110110xx010010xx100110xx000111xx001110xx000001xx000001xx110001xx100000xx101000xx110101xx010011xx110001xx101101xx110101xx110000xx110010xx011010xx101100xx100001xx111010xx110101xx110110xx011010xx101111xx100110xx111110xx010101xx011101xx000000xx111100xx),
    .INIT_9(256'b000010xx100001xx111000xx111000xx111101xx001010xx011010xx110100xx110101xx101110xx111001xx011011xx011010xx100110xx110010xx111011xx101000xx111000xx000100xx100100xx001011xx011000xx000000xx010100xx100011xx101010xx101101xx111101xx000001xx110111xx111101xx110111xx),
    .INIT_A(256'b110101xx000101xx101011xx110010xx011000xx111001xx011101xx000011xx000001xx011111xx111000xx111100xx111110xx100010xx010111xx101110xx111010xx100110xx010101xx010100xx111100xx100101xx010011xx101001xx100010xx000011xx101100xx100000xx010001xx011000xx100000xx101000xx),
    .INIT_B(256'b100001xx110001xx011110xx111101xx110001xx011010xx101100xx010110xx000100xx110100xx111111xx001110xx100101xx011100xx000000xx110011xx101001xx001011xx100101xx101001xx000110xx110110xx010011xx001010xx011110xx001011xx111101xx111000xx110100xx111001xx011110xx100100xx),
    .INIT_C(256'b110110xx111000xx110001xx110101xx000010xx111011xx100100xx011000xx101011xx111111xx000010xx110011xx100000xx110001xx101010xx101110xx000001xx100011xx111010xx100011xx000010xx000010xx110010xx110100xx001110xx110011xx110000xx010010xx110110xx111000xx000000xx011101xx),
    .INIT_D(256'b111100xx101101xx101011xx111111xx010100xx111110xx100011xx100011xx100011xx100001xx010001xx100101xx101010xx110001xx111001xx101101xx001100xx101010xx100101xx101001xx010010xx010010xx000110xx011010xx100110xx001101xx111110xx011110xx111010xx111100xx001000xx101011xx),
    .INIT_E(256'b011011xx111011xx110100xx100010xx110010xx111011xx000010xx111011xx101001xx101011xx101010xx111010xx000101xx111001xx100000xx000101xx100011xx111011xx000000xx111011xx111111xx111011xx111100xx111000xx000110xx111110xx011100xx101101xx101011xx101111xx000111xx101111xx),
    .INIT_F(256'b110101xx101010xx000100xx111010xx101110xx100111xx101001xx101100xx011000xx101011xx110000xx011010xx111111xx111010xx000100xx110101xx100100xx101100xx111001xx111010xx010110xx110011xx110110xx111010xx110101xx110011xx001110xx111110xx101100xx101101xx110000xx111001xx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.2.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0234_),
    .RDATA({ _2694_[15:12], _0173_, _2694_[10:4], _0172_, _2694_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0152_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'h878f99d75ab12f0e010b0485870d0b115041eb2a410d0241010b8987020fb99c),
    .INIT_1(256'h82a791034ddf8087898f858f8a058b0d81091601514b2da18a010d0f010d0201),
    .INIT_2(256'h05878c9d978f89810681830b0b030411831529b1cad707978b89868381032b81),
    .INIT_3(256'h40025152c241d3d0c3c702830b01870b080f031c8781080d030709890e0d0383),
    .INIT_4(256'hc1800403038437378007c686c5c1f2b546a6c7a182ef7192c484c0c005841697),
    .INIT_5(256'h994089088e01f9b141c246c14303d50c6a0b40094d0ab63ac545c1c2000137b3),
    .INIT_6(256'hc8c3040a6260d85ac3c1c74101030f254a21406305693bb38103c401c203e57f),
    .INIT_7(256'hc3c140c18f80363d45c40544c681b5b0a394e6832280d3f1064404870705c68c),
    .INIT_8(256'hddd2e1ef8c4555828782870246c34742c545c4c9fef0c6c240c58401c541b4b7),
    .INIT_9(256'h4207c342e9619e518500c50782058100d3c3ac1b81a237f70403854207414441),
    .INIT_A(256'ha13005004801ff34030600030300f5b24146c6e541463172c00186c205040707),
    .INIT_B(256'h8026a506a24d783a43004681c002561562244003c1c9bff300c2040442061192),
    .INIT_C(256'h9204415262699d100300c50540c5c3d172e0afdbe641d6748345800383808e88),
    .INIT_D(256'hc88ed658606c85cfc3c7828203431e9b6040c56542655b428040c4c085808447),
    .INIT_E(256'hf3c2864730054a398004850342405d1de2270103c1877e72c1c7c5c78245c189),
    .INIT_F(256'h201482a261175d49860605078287f0b0c1877633c98c7436c084c38240454e3a),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.2.1.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0235_),
    .RDATA({ _2691_[15:12], _0175_, _2691_[10:4], _0174_, _2691_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0153_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'h4004e03c4ca260b0c1587581498f2d0dd28610d4f790f8b361e1e62cc88455f6),
    .INIT_1(256'h75d3610540a1add260c644484b1354c2028e02821caa5a9e56b66537d202cfa6),
    .INIT_2(256'hd551428b7599b97f62f177eb408ede6a00802500808481487c8370d6d5504abb),
    .INIT_3(256'h7302645a49c47d07444e00288e86b1f60786173e0822b3725e92f95e50d5691b),
    .INIT_4(256'he412784470414490e9165d2bda1b0c596234616ad4f07a94d440f092dcd278c4),
    .INIT_5(256'h46de4022e110075a508c714643724f9250ca75306a3643ba66834a1e644148d1),
    .INIT_6(256'h4a98c7f3212d06b328a3e5f1413778237c61c137742e5c645ab3445c48b64e07),
    .INIT_7(256'h1f43399558a1d48bc10597f2596837911994e2823d1202e746d2cb823c5939fc),
    .INIT_8(256'h4bc53c3c3dbf51f285ec02c67c2665b402d289a13d41612553ef18a3de92526a),
    .INIT_9(256'he3895d88096fbc8230815733f0a778c31618b98d14830863f5d01b66d1b255b2),
    .INIT_A(256'hf0929e83438fa9d7a2e137f10301c4d322c41058ddfb09cf2c01d3c30dd2680c),
    .INIT_B(256'hf3a7581015d746c2041609825aa24520ee6515e7120b870168bf1ecffe0e89db),
    .INIT_C(256'bx0001001x0011010x0110001x1000000x0010010x0101010x0110000x0010011x1111011x1011010x1101000x0100000x0101101x1001011x0101000x1010000x1100010x0100011x1010001x1110010x0100001x1000001x1111010x00010100010110000001000000110010110001011001010010010100000100110000000),
    .INIT_D(256'bx1101010x0111010x1111101x1101011x0110100x0111011x1011011x0011011x0110011x1000011x1110101x1001011x0110001x0000011x1110010x0010011x1110101x0001000x0111010x1000010x1110100x1000110x0110010x0010010x0111001x0011000x1110101x0100010x0110000x1000000x1011110x0010010),
    .INIT_E(256'bx0100101x0000101x1100100x1100111x1000111x0011111x0000100x1000100x0100110x1110110x1110100x0111100x1101000x1000010x0000110x0110111x1100000x0000011x0101010x1110100x0111011x0111011x0101000x0101001x1111110x1111000x1110000x0100010x0110110x1110101x0100010x1110001),
    .INIT_F(256'bx0001000x1101101x0111000x0000010x1101101x1001101x1100110x0000111x0010000x1001010x0110000x0000001x1000010x1001011x1100100x0011010x1111011x0100011x0110000x1000101x1100101x1010011x0101001x0010001x0111010x0101111x1101001x0001011x0100101x1001101x0101010x0000011),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.2.2.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0236_),
    .RDATA({ _2692_[15:12], _0177_, _2692_[10:4], _0176_, _2692_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0154_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.2.3.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0237_),
    .RDATA({ _2693_[15:12], _0179_, _2693_[10:4], _0178_, _2693_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0155_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'b110101xx110101xx000010xx110101xx110110xx010110xx000000xx101110xx0011100x1010100x1000000x0000000x000001101011011100111001101100010110101x0011110x0011011x1110111x1010100x1110100x0010001x1111101x0101111x0101111x001001101000110011100010111000101010000110100001),
    .INIT_1(256'b110100xx110100xx000000xx110000xx000100xx000110xx110011xx000011xx110001xx110011xx000111xx110111xx001101x0010111x1001001x1101001x1110001xx000001xx110101xx110001xx000100xx110100xx101000xx100101xx001101xx101101xx110000xx010000xx100001x0110001x1010100x1110000x1),
    .INIT_2(256'b000100xx110010xx110110xx110111xx111000xx110000xx001100xx011110xx010110xx010010xx010100xx011100xx001100x0011100x1010000x1110000x1110010xx110000xx000011xx011011xx010100xx110110xx111100xx111100xx001010xx011101xx010010xx010010xx011001x0010011x1101111x1011011x1),
    .INIT_3(256'b010011xx010011xx011101xx000001xx011100xx011100xx000110xx010110xx000111xx000111xx000111xx000111xx000111x0001111x1101110x1001110x1110010xx110000xx011000xx110001xx011001xx011001xx101101xx000110xx110100xx110111xx010010xx110110xx010000x0110001x1010000x1010001x1),
    .INIT_4(256'b101000xx101000xx001010xx111110xx110110xx111100xx011100xx011100xx000000xx110010xx110010xx111101xx011101xx101111xx101000xx101000xx100100xx111101xx111001xx111001xx100000xx100100xx000101xx101100xx111001xx111001xx110101xx100101xx010110xx111010xx101100xx111100xx),
    .INIT_5(256'b101000xx111000xx011001xx011011xx111010xx011010xx100101xx111100xx011010xx011110xx001101xx011101xx010101xx011101xx001001xx111001xx011010xx011010xx010000xx010111xx000111xx111111xx111100xx111100xx010001xx010101xx000110xx111110xx111101xx111101xx011100xx101100xx),
    .INIT_6(256'b101000xx111010xx110001xx111101xx001111xx011110xx010000xx000000xx101010xx001111xx100100xx111111xx111001xx111011xx101001xx101001xx100001xx111001xx111101xx101001xx111100xx111110xx001010xx011110xx011001xx111011xx101101xx111011xx010100xx000100xx011000xx111100xx),
    .INIT_7(256'b000001xx000001xx001111xx101101xx011000xx011010xx000001xx111001xx111100xx111000xx000100xx010100xx010000xx110100xx001111xx010111xx011010xx111010xx110000xx110000xx000100xx010000xx010101xx010111xx000010xx001111xx000110xx010110xx111001xx101111xx000010xx001011xx),
    .INIT_8(256'b000100xx100100xx110000xx100000xx010010xx010010xx110101xx110101xx110000xx111011xx010011xx110011xx110110xx110111xx110100xx110100xx010000xx110000xx101100xx110000xx111100xx111110xx010010xx110011xx100111xx111101xx011000xx011000xx010100xx000100xx000001xx000001xx),
    .INIT_9(256'b101010xx111011xx110100xx111101xx001100xx101100xx110100xx111100xx101100xx101110xx011110xx111111xx110001xx111011xx111000xx111001xx011100xx111101xx101100xx101100xx001000xx011000xx111100xx110000xx101100xx101111xx000011xx111011xx110100xx110110xx110011xx111011xx),
    .INIT_A(256'b101000xx111000xx011000xx101011xx101011xx111011xx000000xx011011xx111110xx101110xx101100xx111000xx000010xx111010xx101000xx111110xx001101xx101001xx000000xx010101xx000001xx111001xx101000xx111001xx000010xx000010xx000001xx111001xx011000xx011010xx001011xx101011xx),
    .INIT_B(256'b010011xx100011xx111000xx110110xx101001xx111010xx011011xx110111xx100101xx110101xx100000xx101011xx001110xx111111xx100001xx100011xx100011xx101011xx001000xx101000xx101110xx101110xx011000xx011011xx111001xx111101xx101000xx101101xx000001xx100001xx100000xx101100xx),
    .INIT_C(256'b101000xx111100xx010100xx110100xx101001xx100010xx101010xx111110xx000100xx111101xx100011xx100011xx100001xx101000xx001000xx101010xx101010xx100011xx001001xx101001xx000010xx000010xx001010xx101001xx111111xx101011xx010100xx010100xx001110xx110101xx011011xx011011xx),
    .INIT_D(256'b111101xx111101xx010101xx111111xx111011xx111111xx100000xx100101xx000011xx100111xx100000xx100001xx100001xx100001xx011001xx101001xx100011xx101101xx001010xx001111xx000000xx010000xx011010xx010011xx001111xx001001xx100000xx111100xx011010xx111011xx100001xx101001xx),
    .INIT_E(256'b110000xx110011xx110010xx110010xx011011xx110010xx111001xx111011xx101010xx101011xx000110xx111111xx111110xx111110xx100101xx100100xx001000xx110011xx111011xx111010xx111010xx111011xx010100xx111100xx101000xx101010xx111110xx101110xx010101xx111101xx111010xx111111xx),
    .INIT_F(256'b011010xx111100xx101010xx101110xx100100xx100110xx001000xx101001xx100010xx100000xx111010xx111010xx001000xx111011xx110101xx111001xx101000xx101100xx001000xx111001xx110011xx111111xx111000xx111110xx000010xx110010xx110010xx110110xx100011xx100010xx000001xx110001xx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.3.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0234_),
    .RDATA({ _2697_[15:12], _0181_, _2697_[10:4], _0180_, _2697_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0152_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'h81e586e70b6381e3868785878785000105494535c495050501838283090f81e1),
    .INIT_1(256'h8d97078784c58105058f8c8f09050505000581f31327042509030307040583e3),
    .INIT_2(256'h868705058f8f8a9b0507870784878d85878586a787a585ef02838d8707878687),
    .INIT_3(256'h021204114555c5c746c7898b0b0bac8f2b0f2f9d248521850d0d000109090d87),
    .INIT_4(256'h86b705b785b5047707478406808505b586e482e705afc292c0c1048486870507),
    .INIT_5(256'h00210038023385970247030383870203839b0073027a068701c3828301818181),
    .INIT_6(256'h83c3800e046d45578386c0c30307021b013b437200b185970207010101060223),
    .INIT_7(256'h0283c0c9c08086378181444545c583b3a2932793a6968787840787870707048f),
    .INIT_8(256'h4347c6f72193e282c2c242c6818547434041c15180b442dfc1c105800687c3f2),
    .INIT_9(256'h0313437300794b73070342430303035382e301430703023381830343c2c30107),
    .INIT_A(256'h81a10001014b037bc2c34343038381b34607c3c3814342734141808003830292),
    .INIT_B(256'h020a004b4149a0b20203010306020202011282b2c1f181830206c1c08183c3d3),
    .INIT_C(256'h828a00494169421a82828080c1c1c0d1a2ea42dbc3db82c2c043030302828083),
    .INIT_D(256'h82cac27385e74342c2c3c2824041830384dcc0f9c179026240414040c683c35b),
    .INIT_E(256'h060f83bbc04903034343828306024242437a003a023ac282404282c2c3430043),
    .INIT_F(256'h4089010b030a4071044682c30303808282b30303043e828300008081c3430202),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.3.1.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0235_),
    .RDATA({ _2705_[15:12], _0183_, _2705_[10:4], _0182_, _2705_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0153_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'hbdfd31d98441a42c0ccc9554a4352c7c365602489a9e3cfd2828b27e14d406ac),
    .INIT_1(256'h930735bf98d89bdc0f4fa57d81c312de8f3e813333b79e7fb173076f0a4a1ade),
    .INIT_2(256'h34959911995f36fda361ab679cdc97fd3333a3a7249600c19b15be7e1c9d892b),
    .INIT_3(256'h3072024e14540a092707185110570e4eaeae201212122262989a82cba5afa7a5),
    .INIT_4(256'h091d3c6d98d081c515d40d0fbaba2a6ca7a73078098f9e9e3c24a2a012569ccc),
    .INIT_5(256'h395a8aaa000283d3120816568686b4be2a2a3236a4ec88c91b5f3e7fa4e4a0c0),
    .INIT_6(256'hc8c942e4151d9d1e8b8b28e5a5b793a2393d242712fa84e61a7aa2c50e6796d6),
    .INIT_7(256'h1957a636898110d427070f6f0929a125979708882a0fad25d6d650d37b5fdd5d),
    .INIT_8(256'h05854929be3d82a3618d0d8f0e6eea62b29210b11b992323c42dd7b76ccc02e2),
    .INIT_9(256'h30f8d0d5072547c6b1b100170fcf98d8282c2cacf6d40363c8cc2c2e0ae2f0d5),
    .INIT_A(256'hfaf863c3c1d39ed72d6d8587404251d79494101803a5a7a62525208382c64444),
    .INIT_B(256'h2263131112d2a4ae28381abab3935b4107a7c5cd3f3d27a6a6b4ce4e5153ea6a),
    .INIT_C(256'bx1000010x1100011x0000000x0100001x0000000x0111011x1011011x1011110x1000010x1110110x1001010x1011000x1000110x1101010x1000000x1100001x1010001x1010010x1011011x1110110x0001000x0101110x0000010x01000101101111011111000100110101001001011110000111001101110100011101110),
    .INIT_D(256'bx1000010x1010010x1001010x1001001x1000111x1011111x1010001x1010011x0001011x0111011x0001011x1101001x1000111x1110111x0010000x1110110x0000001x0110000x0001001x1101111x0000011x0111011x0010011x0111011x0000011x0000001x0000011x0100011x0000001x0110001x0010101x0010011),
    .INIT_E(256'bx1001111x1111101x1001110x1111110x1011101x1111110x1000101x1010111x1010111x1110111x1000110x1110101x1001010x1101010x1000101x1101010x1010101x1011101x0001100x0001110x1010110x0000111x1011011x1011101x1001010x1011011x1000000x1000100x1001011x1011010x1011011x1011011),
    .INIT_F(256'bx1011111x0111101x0010010x0111010x0010000x1100001x0001101x1101111x1001010x0001010x0010001x0110100x0000101x1100111x0000110x1010110x0001110x0101111x0010011x1111101x0000011x0101011x0001000x0101101x0001101x0101111x0011011x0111011x0000000x0100011x0000111x0100111),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.3.2.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0236_),
    .RDATA({ _2703_[15:12], _0185_, _2703_[10:4], _0184_, _2703_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0154_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \core.rom.mem_8.3.3.0  (
    .MASK(16'hxxxx),
    .RADDR({ _2091_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_, _2093_, _2092_, _2090_ }),
    .RCLK(clk),
    .RCLKE(_0237_),
    .RDATA({ _2704_[15:12], _0187_, _2704_[10:4], _0186_, _2704_[2:0] }),
    .RE(1'h1),
    .WADDR(\core.cpu.i_tv80_core.A [10:0]),
    .WCLK(clk),
    .WCLKE(_0155_),
    .WDATA(16'hxxxx),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:69" *)
  SB_IO #(
    .PIN_TYPE(6'h29),
    .PULLUP(1'h0)
  ) i2c_sda_pin (
    .D_IN_0(\core.i2c0.master.i2c_sda_in ),
    .D_OUT_0(\core.i2c0.master.i2c_sda ),
    .OUTPUT_ENABLE(i2c_sda_oen),
    .PACKAGE_PIN(i2c_sda)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./top/upduino.v:63" *)
  SB_HFOSC #(
    .CLKHF_DIV("0b10")
  ) osc (
    .CLKHF(clk),
    .CLKHFEN(1'h1),
    .CLKHFPU(1'h1)
  );
  assign _2665_[1:0] = { \core.cpu.i_tv80_core.BusA [0], 1'h1 };
  assign _2666_[2:0] = { _0003_, 2'h3 };
  assign _2667_[14:0] = { \core.cpu.i_tv80_core.A [13], 14'h3fff };
  assign _2668_[1:0] = { _0011_, 1'h1 };
  assign _2669_[1:0] = { \core.cpu.i_tv80_core.Pre_XY_F_M [0], 1'h0 };
  assign _2670_[1:0] = { \core.cpu.i_tv80_core.i_reg.DOAL [0], 1'h0 };
  assign _2671_[0] = 1'h0;
  assign _2672_[0] = 1'h0;
  assign _2673_[1:0] = { \core.cpu.i_tv80_core.TmpAddr [0], 1'h0 };
  assign _2674_[2:0] = { \core.cpu.i_tv80_core.BusA [1], 2'h0 };
  assign _2675_[6:0] = { _0007_, 6'h00 };
  assign _2676_[1:0] = { \core.uart0.uart0.clk_gen.Baud_Cnt [0], 1'h1 };
  assign _2677_[0] = _0032_;
  assign _2678_[1:0] = { \core.uart0.uart0.TX_Bit_Cnt [0], 1'h0 };
  assign _2679_[0] = \core.cpu.i_tv80_core.i_alu.HalfCarry_v ;
  assign _2680_[1:0] = { \core.uart0.uart0.bit_tick.TX_Cnt [0], 1'h0 };
  assign _2681_[2:0] = { \core.cpu.i_tv80_core.BusA [1], 2'h3 };
  assign _2682_[6:0] = { _0037_, 6'h3f };
  assign _2683_[1:0] = { \core.i2c0.i2c_clk_divider.count [0], 1'h0 };
  assign _2684_[1:0] = { \core.i2c0.master.bit_count [0], 1'h1 };
  assign _2685_[1:0] = { \core.spi0.master.bit_count [0], 1'h1 };
  assign _2686_[1:0] = { \core.spi0.spi_clk_divider.count [0], 1'h0 };
  assign _2687_[1:0] = { \core.uart0.uart0.Bit_Phase [0], 1'h0 };
  assign _2688_[1:0] = { \core.uart0.uart0.Brk_Cnt [0], 1'h0 };
  assign _2689_[1:0] = { \core.uart0.uart0.RX_Bit_Cnt [0], 1'h0 };
  assign { _2690_[11], _2690_[3] } = { _0157_, _0156_ };
  assign { _2691_[11], _2691_[3] } = { _0175_, _0174_ };
  assign { _2692_[11], _2692_[3] } = { _0177_, _0176_ };
  assign { _2693_[11], _2693_[3] } = { _0179_, _0178_ };
  assign { _2694_[11], _2694_[3] } = { _0173_, _0172_ };
  assign { _2695_[11], _2695_[3] } = { _0165_, _0164_ };
  assign { _2696_[11], _2696_[3] } = { _0159_, _0158_ };
  assign { _2697_[11], _2697_[3] } = { _0181_, _0180_ };
  assign { _2698_[11], _2698_[3] } = { _0161_, _0160_ };
  assign { _2699_[11], _2699_[3] } = { _0163_, _0162_ };
  assign { _2700_[11], _2700_[3] } = { _0167_, _0166_ };
  assign { _2701_[11], _2701_[3] } = { _0169_, _0168_ };
  assign { _2702_[11], _2702_[3] } = { _0171_, _0170_ };
  assign { _2703_[11], _2703_[3] } = { _0185_, _0184_ };
  assign { _2704_[11], _2704_[3] } = { _0187_, _0186_ };
  assign { _2705_[11], _2705_[3] } = { _0183_, _0182_ };
  assign P1_out = \core.ioporta.out_1 ;
  assign P2_out = \core.ioporta.out_2 ;
  assign \core.P1_in  = 8'h55;
  assign \core.P1_out  = \core.ioporta.out_1 ;
  assign \core.P2_in  = 8'haa;
  assign \core.P2_out  = \core.ioporta.out_2 ;
  assign \core.addr  = \core.cpu.i_tv80_core.A ;
  assign \core.clk  = clk;
  assign \core.cpu.A  = \core.cpu.i_tv80_core.A ;
  assign \core.cpu.busrq_n  = \core.busrq_n ;
  assign \core.cpu.cen  = 1'h1;
  assign \core.cpu.clk  = clk;
  assign \core.cpu.do  = \core.cpu.i_tv80_core.do ;
  assign \core.cpu.i_tv80_core.DI_Reg  = \core.cpu.di_reg ;
  assign \core.cpu.i_tv80_core.ID16_B [14:0] = { \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.ID16_B [15], 1'h1 };
  assign \core.cpu.i_tv80_core.IncDec_16 [3] = \core.cpu.i_tv80_core.ID16_B [15];
  assign \core.cpu.i_tv80_core.IntE  = \core.cpu.i_tv80_core.IntE_FF1 ;
  assign \core.cpu.i_tv80_core.PC16_B [14:7] = { \core.cpu.i_tv80_core.PC16_B [15], \core.cpu.i_tv80_core.PC16_B [15], \core.cpu.i_tv80_core.PC16_B [15], \core.cpu.i_tv80_core.PC16_B [15], \core.cpu.i_tv80_core.PC16_B [15], \core.cpu.i_tv80_core.PC16_B [15], \core.cpu.i_tv80_core.PC16_B [15], \core.cpu.i_tv80_core.PC16_B [15] };
  assign \core.cpu.i_tv80_core.R  = 8'hxx;
  assign \core.cpu.i_tv80_core.RegBusA  = { \core.cpu.i_tv80_core.i_reg.DOAH , \core.cpu.i_tv80_core.i_reg.DOAL  };
  assign \core.cpu.i_tv80_core.RegDIH  = \core.cpu.i_tv80_core.i_reg.DIH ;
  assign \core.cpu.i_tv80_core.RegDIL  = \core.cpu.i_tv80_core.i_reg.DIL ;
  assign \core.cpu.i_tv80_core.SP16_B [14:7] = { \core.cpu.i_tv80_core.SP16_B [15], \core.cpu.i_tv80_core.SP16_B [15], \core.cpu.i_tv80_core.SP16_B [15], \core.cpu.i_tv80_core.SP16_B [15], \core.cpu.i_tv80_core.SP16_B [15], \core.cpu.i_tv80_core.SP16_B [15], \core.cpu.i_tv80_core.SP16_B [15], \core.cpu.i_tv80_core.SP16_B [15] };
  assign \core.cpu.i_tv80_core.busrq_n  = \core.busrq_n ;
  assign \core.cpu.i_tv80_core.cen  = 1'h1;
  assign \core.cpu.i_tv80_core.clk  = clk;
  assign \core.cpu.i_tv80_core.di  = \core.cpu.di_reg ;
  assign \core.cpu.i_tv80_core.dinst  = \core.cpu.di ;
  assign \core.cpu.i_tv80_core.i_alu.ALU_Op  = \core.cpu.i_tv80_core.ALU_Op_r ;
  assign \core.cpu.i_tv80_core.i_alu.Arith16  = \core.cpu.i_tv80_core.Arith16_r ;
  assign \core.cpu.i_tv80_core.i_alu.BusA  = \core.cpu.i_tv80_core.BusA ;
  assign \core.cpu.i_tv80_core.i_alu.BusB  = \core.cpu.i_tv80_core.BusB ;
  assign \core.cpu.i_tv80_core.i_alu.F_In  = \core.cpu.i_tv80_core.F ;
  assign \core.cpu.i_tv80_core.i_alu.IR  = \core.cpu.i_tv80_core.IR [5:0];
  assign \core.cpu.i_tv80_core.i_alu.ISet  = \core.cpu.i_tv80_core.ISet ;
  assign \core.cpu.i_tv80_core.i_alu.Z16  = \core.cpu.i_tv80_core.Z16_r ;
  assign \core.cpu.i_tv80_core.i_mcode.Arith16  = \core.cpu.i_tv80_core.Arith16 ;
  assign \core.cpu.i_tv80_core.i_mcode.DDD  = \core.cpu.i_tv80_core.IR [5:3];
  assign \core.cpu.i_tv80_core.i_mcode.DPAIR  = \core.cpu.i_tv80_core.IR [5:4];
  assign \core.cpu.i_tv80_core.i_mcode.F  = \core.cpu.i_tv80_core.F ;
  assign \core.cpu.i_tv80_core.i_mcode.IMode  = \core.cpu.i_tv80_core.IMode ;
  assign \core.cpu.i_tv80_core.i_mcode.IR  = \core.cpu.i_tv80_core.IR ;
  assign \core.cpu.i_tv80_core.i_mcode.IRB  = \core.cpu.i_tv80_core.IR ;
  assign \core.cpu.i_tv80_core.i_mcode.ISet  = \core.cpu.i_tv80_core.ISet ;
  assign \core.cpu.i_tv80_core.i_mcode.IncDec_16  = { \core.cpu.i_tv80_core.ID16_B [15], \core.cpu.i_tv80_core.IncDec_16 [2:0] };
  assign \core.cpu.i_tv80_core.i_mcode.IntCycle  = \core.cpu.i_tv80_core.IntCycle ;
  assign \core.cpu.i_tv80_core.i_mcode.MCycle  = \core.cpu.i_tv80_core.mcycle ;
  assign \core.cpu.i_tv80_core.i_mcode.MCycles  = \core.cpu.i_tv80_core.mcycles_d ;
  assign \core.cpu.i_tv80_core.i_mcode.NMICycle  = \core.cpu.i_tv80_core.NMICycle ;
  assign \core.cpu.i_tv80_core.i_mcode.PreserveC  = \core.cpu.i_tv80_core.PreserveC ;
  assign \core.cpu.i_tv80_core.i_mcode.SSS  = \core.cpu.i_tv80_core.IR [2:0];
  assign \core.cpu.i_tv80_core.i_mcode.Set_BusA_To  = \core.cpu.i_tv80_core.Set_BusA_To ;
  assign \core.cpu.i_tv80_core.i_mcode.Set_BusB_To  = \core.cpu.i_tv80_core.Set_BusB_To ;
  assign \core.cpu.i_tv80_core.i_reg.AddrC  = \core.cpu.i_tv80_core.RegAddrC ;
  assign \core.cpu.i_tv80_core.i_reg.clk  = clk;
  assign \core.cpu.i_tv80_core.int_n  = \core.int_n ;
  assign \core.cpu.i_tv80_core.mc  = \core.cpu.i_tv80_core.mcycle ;
  assign \core.cpu.i_tv80_core.nmi_n  = \core.nmi_n ;
  assign \core.cpu.i_tv80_core.reset_n  = \core.reset_n ;
  assign \core.cpu.i_tv80_core.ts  = \core.cpu.i_tv80_core.tstate ;
  assign \core.cpu.i_tv80_core.wait_n  = \core.wait_n ;
  assign \core.cpu.int_n  = \core.int_n ;
  assign \core.cpu.mcycle  = \core.cpu.i_tv80_core.mcycle ;
  assign \core.cpu.nmi_n  = \core.nmi_n ;
  assign \core.cpu.reset_n  = \core.reset_n ;
  assign \core.cpu.tstate  = \core.cpu.i_tv80_core.tstate ;
  assign \core.cpu.wait_n  = \core.wait_n ;
  assign \core.data_miso  = \core.cpu.di ;
  assign \core.data_mosi  = \core.cpu.i_tv80_core.do ;
  assign \core.i2c0.addr  = \core.cpu.i_tv80_core.A [2:0];
  assign \core.i2c0.clk  = clk;
  assign \core.i2c0.data_in  = \core.cpu.i_tv80_core.do ;
  assign \core.i2c0.data_out  = \core.cpu.di ;
  assign \core.i2c0.i2c_clk_divider.clk_in  = clk;
  assign \core.i2c0.i2c_clk_divider.divider  = \core.i2c0.reg_clockdiv ;
  assign \core.i2c0.i2c_clk_en  = \core.i2c0.i2c_clk_divider.clk_en ;
  assign \core.i2c0.i2c_scl_out  = \core.i2c0.master.i2c_scl ;
  assign \core.i2c0.i2c_sda_in  = \core.i2c0.master.i2c_sda_in ;
  assign \core.i2c0.i2c_sda_oen  = i2c_sda_oen;
  assign \core.i2c0.i2c_sda_out  = \core.i2c0.master.i2c_sda ;
  assign \core.i2c0.master.clk  = clk;
  assign \core.i2c0.master.clk_i2c_en  = \core.i2c0.i2c_clk_divider.clk_en ;
  assign \core.i2c0.master.data_write  = \core.i2c0.reg_data_wr ;
  assign \core.i2c0.master.i2c_scl_out  = \core.i2c0.master.i2c_scl ;
  assign \core.i2c0.master.i2c_sda_oen  = i2c_sda_oen;
  assign \core.i2c0.master.i2c_sda_out  = \core.i2c0.master.i2c_sda ;
  assign \core.i2c0.rd_n  = \core.cpu.rd_n ;
  assign \core.i2c0.reg_command [4:0] = { \core.i2c0.master.ack_sda , \core.i2c0.master.mode_rw , \core.i2c0.master.stop , \core.i2c0.master.restart , \core.i2c0.master.start  };
  assign \core.i2c0.reg_data_rd  = \core.i2c0.master.data_read ;
  assign \core.i2c0.reg_status [7:1] = 7'hxx;
  assign \core.i2c0.reset_n  = \core.reset_n ;
  assign \core.i2c0.wr_n  = \core.cpu.wr_n ;
  assign \core.i2c_scl  = \core.i2c0.master.i2c_scl ;
  assign \core.i2c_sda_in  = \core.i2c0.master.i2c_sda_in ;
  assign \core.i2c_sda_oen  = i2c_sda_oen;
  assign \core.i2c_sda_out  = \core.i2c0.master.i2c_sda ;
  assign \core.ioporta.P1_in  = 8'h55;
  assign \core.ioporta.P1_out  = \core.ioporta.out_1 ;
  assign \core.ioporta.P2_in  = 8'haa;
  assign \core.ioporta.P2_out  = \core.ioporta.out_2 ;
  assign \core.ioporta.addr  = \core.cpu.i_tv80_core.A [1:0];
  assign \core.ioporta.cfgreg [7:2] = 6'hxx;
  assign \core.ioporta.clk  = clk;
  assign \core.ioporta.data_in  = \core.cpu.i_tv80_core.do ;
  assign \core.ioporta.data_out  = \core.cpu.di ;
  assign \core.ioporta.in_1  = 8'h55;
  assign \core.ioporta.in_2  = 8'haa;
  assign \core.ioporta.rd_n  = \core.cpu.rd_n ;
  assign \core.ioporta.reset_n  = \core.reset_n ;
  assign \core.ioporta.wr_n  = \core.cpu.wr_n ;
  assign \core.iorq_n  = \core.cpu.iorq_n ;
  assign \core.mreq_n  = \core.cpu.mreq_n ;
  assign \core.ram.addr  = \core.cpu.i_tv80_core.A [12:0];
  assign \core.ram.clk  = clk;
  assign \core.ram.data_in  = \core.cpu.i_tv80_core.do ;
  assign \core.ram.data_out  = \core.cpu.di ;
  assign \core.ram.rd_n  = \core.cpu.rd_n ;
  assign \core.ram.reset_n  = \core.reset_n ;
  assign \core.ram.wr_n  = \core.cpu.wr_n ;
  assign \core.rd_n  = \core.cpu.rd_n ;
  assign \core.rom.addr  = \core.cpu.i_tv80_core.A [12:0];
  assign \core.rom.clk  = clk;
  assign \core.rom.data_in  = 8'hxx;
  assign \core.rom.data_out  = \core.cpu.di ;
  assign \core.rom.rd_n  = \core.cpu.rd_n ;
  assign \core.rom.reset_n  = \core.reset_n ;
  assign \core.rom.wr_n  = \core.cpu.wr_n ;
  assign \core.spi0.addr  = \core.cpu.i_tv80_core.A [2:0];
  assign \core.spi0.clk  = clk;
  assign \core.spi0.cs  = \core.spi0.master.cs ;
  assign \core.spi0.data_in  = \core.cpu.i_tv80_core.do ;
  assign \core.spi0.data_out  = \core.cpu.di ;
  assign \core.spi0.master.clk  = clk;
  assign \core.spi0.master.clk_spi_en  = \core.spi0.spi_clk_divider.clk_en ;
  assign \core.spi0.master.data_write  = \core.spi0.reg_data_wr ;
  assign \core.spi0.master.miso  = spi_miso;
  assign \core.spi0.master.sclk  = spi_sclk;
  assign \core.spi0.miso  = spi_miso;
  assign \core.spi0.mosi  = \core.spi0.master.mosi ;
  assign \core.spi0.rd_n  = \core.cpu.rd_n ;
  assign \core.spi0.reg_command [1:0] = { \core.spi0.master.finish , \core.spi0.master.start  };
  assign \core.spi0.reg_config [1:0] = { \core.spi0.master.CPOL , \core.spi0.master.CPHA  };
  assign \core.spi0.reg_data_rd  = \core.spi0.master.data_read ;
  assign \core.spi0.reg_status [7:1] = 7'hxx;
  assign \core.spi0.reset_n  = \core.reset_n ;
  assign \core.spi0.sclk  = spi_sclk;
  assign \core.spi0.spi_clk_divider.clk_in  = clk;
  assign \core.spi0.spi_clk_divider.divider  = \core.spi0.reg_clockdiv ;
  assign \core.spi0.spi_clk_en  = \core.spi0.spi_clk_divider.clk_en ;
  assign \core.spi0.wr_n  = \core.cpu.wr_n ;
  assign \core.spi_cs  = \core.spi0.master.cs ;
  assign \core.spi_miso  = spi_miso;
  assign \core.spi_mosi  = \core.spi0.master.mosi ;
  assign \core.spi_sclk  = spi_sclk;
  assign \core.uart0.addr  = \core.cpu.i_tv80_core.A [2:0];
  assign \core.uart0.baudout  = \core.uart0.uart0.baudout ;
  assign \core.uart0.clk  = clk;
  assign \core.uart0.data_in  = \core.cpu.i_tv80_core.do ;
  assign \core.uart0.data_out  = \core.cpu.di ;
  assign \core.uart0.rd_n  = \core.cpu.rd_n ;
  assign \core.uart0.reset_n  = \core.reset_n ;
  assign \core.uart0.rx  = uart_rxd;
  assign \core.uart0.tx  = uart_txd;
  assign \core.uart0.uart0.IIR [7:3] = 5'h00;
  assign \core.uart0.uart0.MSR_In  = 4'h0;
  assign \core.uart0.uart0.addr  = \core.cpu.i_tv80_core.A [2:0];
  assign \core.uart0.uart0.clk  = clk;
  assign \core.uart0.uart0.cts_n  = 1'h0;
  assign \core.uart0.uart0.dcd_n  = 1'h0;
  assign \core.uart0.uart0.dsr_n  = 1'h0;
  assign \core.uart0.uart0.rclk  = \core.uart0.uart0.baudout ;
  assign \core.uart0.uart0.rd_n  = \core.cpu.rd_n ;
  assign \core.uart0.uart0.reset_n  = \core.reset_n ;
  assign \core.uart0.uart0.ri_n  = 1'h0;
  assign \core.uart0.uart0.sin  = uart_rxd;
  assign \core.uart0.uart0.sout  = uart_txd;
  assign \core.uart0.uart0.wr_data  = \core.cpu.i_tv80_core.do ;
  assign \core.uart0.uart0.wr_n  = \core.cpu.wr_n ;
  assign \core.uart0.wr_n  = \core.cpu.wr_n ;
  assign \core.uart_rxd  = uart_rxd;
  assign \core.uart_txd  = uart_txd;
  assign \core.wr_n  = \core.cpu.wr_n ;
  assign i2c_scl = \core.i2c0.master.i2c_scl ;
  assign i2c_sda_in = \core.i2c0.master.i2c_sda_in ;
  assign i2c_sda_out = \core.i2c0.master.i2c_sda ;
  assign spi_cs = \core.spi0.master.cs ;
  assign spi_mosi = \core.spi0.master.mosi ;
endmodule
