/*Device: MK24F12
 Version: 1.6
 Description: MK24F12 Freescale Microcontroller
*/


/*
*********ATTENTION**********: 
The following MACRO items may missed in MK24F12.h:

CAU_CAU_RADR_CASR_IC_MASK,
CAU_CAU_XOR_CASR_IC_MASK,
CAU_CAU_ROTL_CASR_IC_MASK,
CAU_CAU_AESC_CASR_IC_MASK,
CAU_CAU_AESIC_CASR_IC_MASK,
CAU_CAU_RADR_CASR_DPE_MASK,
CAU_CAU_XOR_CASR_DPE_MASK,
CAU_CAU_ROTL_CASR_DPE_MASK,
CAU_CAU_AESC_CASR_DPE_MASK,
CAU_CAU_AESIC_CASR_DPE_MASK,
CAU_CAU_RADR_CASR_VER_MASK,
CAU_CAU_XOR_CASR_VER_MASK,
CAU_CAU_ROTL_CASR_VER_MASK,
CAU_CAU_AESC_CASR_VER_MASK,
CAU_CAU_AESIC_CASR_VER_MASK,
CAU_CAU_STR_CASR_IC_MASK,
CAU_CAU_STR_CASR_DPE_MASK,
CAU_CAU_STR_CASR_VER_MASK

*/
#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(CAU_MemMap, LDR_CASR)", OFFSET(CAU_MemMap,LDR_CASR), 2112},
	{"OFFSET(CAU_MemMap, ADR_CASR)", OFFSET(CAU_MemMap,ADR_CASR), 2240},
	{"OFFSET(CAU_MemMap, CAU_RADR_CASR)", OFFSET(CAU_MemMap,CAU_RADR_CASR), 2304},
	{"OFFSET(CAU_MemMap, CAU_XOR_CASR)", OFFSET(CAU_MemMap,CAU_XOR_CASR), 2432},
	{"OFFSET(CAU_MemMap, CAU_ROTL_CASR)", OFFSET(CAU_MemMap,CAU_ROTL_CASR), 2496},
	{"OFFSET(CAU_MemMap, CAU_AESC_CASR)", OFFSET(CAU_MemMap,CAU_AESC_CASR), 2816},
	{"OFFSET(CAU_MemMap, CAU_AESIC_CASR)", OFFSET(CAU_MemMap,CAU_AESIC_CASR), 2880},
	{"OFFSET(CAU_MemMap, CAU_STR_CASR)", OFFSET(CAU_MemMap,CAU_STR_CASR), 2176},
	{"sizeof(CAU_MemMap)", sizeof(struct CAU_MemMap), 2924}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"CAU_LDR_CASR_IC_MASK", CAU_LDR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_LDR_CASR_IC_SHIFT", CAU_LDR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_ADR_CASR_IC_MASK", CAU_ADR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_ADR_CASR_IC_SHIFT", CAU_ADR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_RADR_CASR_IC_MASK", CAU_CAU_RADR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_RADR_CASR_IC_SHIFT", CAU_CAU_RADR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_XOR_CASR_IC_MASK", CAU_CAU_XOR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_XOR_CASR_IC_SHIFT", CAU_CAU_XOR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_ROTL_CASR_IC_MASK", CAU_CAU_ROTL_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_ROTL_CASR_IC_SHIFT", CAU_CAU_ROTL_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_AESC_CASR_IC_MASK", CAU_CAU_AESC_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_AESC_CASR_IC_SHIFT", CAU_CAU_AESC_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_AESIC_CASR_IC_MASK", CAU_CAU_AESIC_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_AESIC_CASR_IC_SHIFT", CAU_CAU_AESIC_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_LDR_CASR_DPE_MASK", CAU_LDR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_LDR_CASR_DPE_SHIFT", CAU_LDR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_ADR_CASR_DPE_MASK", CAU_ADR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_ADR_CASR_DPE_SHIFT", CAU_ADR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_RADR_CASR_DPE_MASK", CAU_CAU_RADR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_RADR_CASR_DPE_SHIFT", CAU_CAU_RADR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_XOR_CASR_DPE_MASK", CAU_CAU_XOR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_XOR_CASR_DPE_SHIFT", CAU_CAU_XOR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_ROTL_CASR_DPE_MASK", CAU_CAU_ROTL_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_ROTL_CASR_DPE_SHIFT", CAU_CAU_ROTL_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_AESC_CASR_DPE_MASK", CAU_CAU_AESC_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_AESC_CASR_DPE_SHIFT", CAU_CAU_AESC_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_AESIC_CASR_DPE_MASK", CAU_CAU_AESIC_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_AESIC_CASR_DPE_SHIFT", CAU_CAU_AESIC_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_LDR_CASR_VER_MASK", CAU_LDR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_LDR_CASR_VER_SHIFT", CAU_LDR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_LDR_CASR_VER_VALUE", CAU_LDR_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_ADR_CASR_VER_MASK", CAU_ADR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_ADR_CASR_VER_SHIFT", CAU_ADR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_ADR_CASR_VER_VALUE", CAU_ADR_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_RADR_CASR_VER_MASK", CAU_CAU_RADR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_RADR_CASR_VER_SHIFT", CAU_CAU_RADR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_RADR_CASR_VER_VALUE", CAU_CAU_RADR_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_XOR_CASR_VER_MASK", CAU_CAU_XOR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_XOR_CASR_VER_SHIFT", CAU_CAU_XOR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_XOR_CASR_VER_VALUE", CAU_CAU_XOR_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_ROTL_CASR_VER_MASK", CAU_CAU_ROTL_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_ROTL_CASR_VER_SHIFT", CAU_CAU_ROTL_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_ROTL_CASR_VER_VALUE", CAU_CAU_ROTL_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_AESC_CASR_VER_MASK", CAU_CAU_AESC_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_AESC_CASR_VER_SHIFT", CAU_CAU_AESC_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_AESC_CASR_VER_VALUE", CAU_CAU_AESC_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_AESIC_CASR_VER_MASK", CAU_CAU_AESIC_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_AESIC_CASR_VER_SHIFT", CAU_CAU_AESIC_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_AESIC_CASR_VER_VALUE", CAU_CAU_AESIC_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_STR_CASR_IC_MASK", CAU_CAU_STR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_STR_CASR_IC_SHIFT", CAU_CAU_STR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_STR_CASR_DPE_MASK", CAU_CAU_STR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_STR_CASR_DPE_SHIFT", CAU_CAU_STR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_STR_CASR_VER_MASK", CAU_CAU_STR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_STR_CASR_VER_SHIFT", CAU_CAU_STR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_STR_CASR_VER_VALUE", CAU_CAU_STR_CASR_VER(1), SHIFT_VALUE(28)}
};