# Full-and-half-addr
全加器、半加器Verilog代码实现
