{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552135669271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552135669279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:47:49 2019 " "Processing started: Sat Mar 09 20:47:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552135669279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135669279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135669279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552135669969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552135669969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_theme.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_theme.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_theme " "Found entity 1: ROM_theme" {  } { { "ROM_theme.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_theme.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_9.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_9 " "Found entity 1: ROM_9" {  } { { "ROM_9.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_8.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_8 " "Found entity 1: ROM_8" {  } { { "ROM_8.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_7.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_7 " "Found entity 1: ROM_7" {  } { { "ROM_7.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_6.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_6 " "Found entity 1: ROM_6" {  } { { "ROM_6.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_5 " "Found entity 1: ROM_5" {  } { { "ROM_5.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM_4.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3 " "Found entity 1: ROM_3" {  } { { "ROM_3.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_2 " "Found entity 1: ROM_2" {  } { { "ROM_2.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM_1.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_0 " "Found entity 1: ROM_0" {  } { { "ROM_0.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_ov5640_rgb565_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5640_RGB565_Config " "Found entity 1: I2C_OV5640_RGB565_Config" {  } { { "rtl/sccb/I2C_OV5640_RGB565_Config.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_RGB565_Config.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "config_done Config_done I2C_OV5640_Init_RGB565.v(41) " "Verilog HDL Declaration information at I2C_OV5640_Init_RGB565.v(41): object \"config_done\" differs only in case from object \"Config_done\" in the same scope" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_Init_RGB565.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552135680130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_ov5640_init_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_init_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5640_Init_RGB565 " "Found entity 1: I2C_OV5640_Init_RGB565" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_Init_RGB565.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "rtl/sccb/I2C_Controller.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_Controller.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_capture_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_capture_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RGB565 " "Found entity 1: CMOS_Capture_RGB565" {  } { { "rtl/CMOS_Capture_RGB565.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/CMOS_Capture_RGB565.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_SDRAM " "Found entity 1: OV5640_SDRAM" {  } { { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft_ctrl_800_480_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft_ctrl_800_480_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_CTRL_800_480_16bit " "Found entity 1: TFT_CTRL_800_480_16bit" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OV5640_SDRAM " "Elaborating entity \"OV5640_SDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552135680249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "OV5640_SDRAM.v" "pll" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5000 " "Parameter \"clk2_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3333 " "Parameter \"clk2_multiply_by\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135680382 ""}  } { { "pll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552135680382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135680441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135680441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5640_Init_RGB565 I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565 " "Elaborating entity \"I2C_OV5640_Init_RGB565\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\"" {  } { { "OV5640_SDRAM.v" "u_I2C_OV5640_Init_RGB565" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_Controller:u_I2C_Controller " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_Controller:u_I2C_Controller\"" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "u_I2C_Controller" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_Init_RGB565.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5640_RGB565_Config I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config " "Elaborating entity \"I2C_OV5640_RGB565_Config\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config\"" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "u_I2C_OV5640_RGB565_Config" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/sccb/I2C_OV5640_Init_RGB565.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RGB565 CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 " "Elaborating entity \"CMOS_Capture_RGB565\" for hierarchy \"CMOS_Capture_RGB565:u_CMOS_Capture_RGB565\"" {  } { { "OV5640_SDRAM.v" "u_CMOS_Capture_RGB565" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:Sdram_Control_4Port " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\"" {  } { { "OV5640_SDRAM.v" "Sdram_Control_4Port" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(442) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552135680598 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(460) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552135680598 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(104) " "Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/control_interface.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552135680665 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(108) " "Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/control_interface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552135680665 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:Sdram_Control_4Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680697 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552135680701 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552135680701 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552135680701 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(24) " "Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/sdr_data_path.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552135680748 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135680780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135681244 ""}  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552135681244 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 161 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9l02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9l02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9l02 " "Found entity 1: dcfifo_9l02" {  } { { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9l02 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated " "Elaborating entity \"dcfifo_9l02\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_9l02.tdf" "rdptr_g_gray2bin" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_9l02.tdf" "rdptr_g1p" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_9l02.tdf" "wrptr_g1p" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52f1 " "Found entity 1: altsyncram_52f1" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52f1 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram " "Elaborating entity \"altsyncram_52f1\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\"" {  } { { "db/dcfifo_9l02.tdf" "fifo_ram" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_9l02.tdf" "rs_brp" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_9l02.tdf" "rs_dgwp" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_9l02.tdf" "ws_dgrp" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135681881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135681881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_9l02.tdf" "rdempty_eq_comp" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135681883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135682234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFT_CTRL_800_480_16bit TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit " "Elaborating entity \"TFT_CTRL_800_480_16bit\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\"" {  } { { "OV5640_SDRAM.v" "TFT_CTRL_800_480_16bit" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135682857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 TFT_CTRL_800_480_16bit.v(110) " "Verilog HDL assignment warning at TFT_CTRL_800_480_16bit.v(110): truncated value with size 32 to match size of target (17)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552135682858 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_theme TFT_CTRL_800_480_16bit.v(112) " "Verilog HDL Always Construct warning at TFT_CTRL_800_480_16bit.v(112): variable \"data_theme\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552135682858 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in TFT_CTRL_800_480_16bit.v(116) " "Verilog HDL Always Construct warning at TFT_CTRL_800_480_16bit.v(116): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552135682858 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_theme TFT_CTRL_800_480_16bit.v(106) " "Verilog HDL Always Construct warning at TFT_CTRL_800_480_16bit.v(106): inferring latch(es) for variable \"addr_theme\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552135682858 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[0\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[0\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682859 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[1\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[1\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682859 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[2\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[2\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682859 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[3\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[3\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[4\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[4\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[5\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[5\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[6\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[6\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[7\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[7\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[8\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[8\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[9\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[9\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[10\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[10\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[11\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[11\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[12\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[12\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682860 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[13\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[13\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682861 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[14\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[14\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682861 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[15\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[15\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682861 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_theme\[16\] TFT_CTRL_800_480_16bit.v(116) " "Inferred latch for \"addr_theme\[16\]\" at TFT_CTRL_800_480_16bit.v(116)" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135682861 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_theme TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst " "Elaborating entity \"ROM_theme\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\"" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "ROM_theme_inst" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/TFT_CTRL_800_480_16bit.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135682919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_theme.v" "altsyncram_component" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_theme.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135683018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_theme.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_theme.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135683032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/theme.mif " "Parameter \"init_file\" = \"../mif/theme.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 13312 " "Parameter \"numwords_a\" = \"13312\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552135683032 ""}  } { { "ROM_theme.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/ROM_theme.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552135683032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ng1 " "Found entity 1: altsyncram_7ng1" {  } { { "db/altsyncram_7ng1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_7ng1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135683100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135683100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ng1 TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated " "Elaborating entity \"altsyncram_7ng1\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135683101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135683326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135683326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_7ng1.tdf" "rden_decode" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_7ng1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135683327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135683384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135683384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|ROM_theme:ROM_theme_inst\|altsyncram:altsyncram_component\|altsyncram_7ng1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_7ng1.tdf" "mux2" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_7ng1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135683385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8884 " "Found entity 1: altsyncram_8884" {  } { { "db/altsyncram_8884.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_8884.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135685914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135685914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/mux_ilc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135686258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135686258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135686429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135686429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cntr_3vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135686667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135686667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cntr_59i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135686877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135686877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135686944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135686944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135687096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135687096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135687180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135687180 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135687937 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1552135688060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.09.20:48:12 Progress: Loading sld2cd50fbe/alt_sld_fab_wrapper_hw.tcl " "2019.03.09.20:48:12 Progress: Loading sld2cd50fbe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135692571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135695084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135695241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135697646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135697816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135697980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135698156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135698163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135698164 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1552135698839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2cd50fbe/alt_sld_fab.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135699083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135699083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135699172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135699172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135699177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135699177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135699255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135699255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135699359 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135699359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135699359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/ip/sld2cd50fbe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552135699442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135699442 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 41 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 73 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 105 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 137 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 169 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 201 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 233 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 265 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 297 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 329 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 361 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 393 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 425 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 457 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 489 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 521 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552135700891 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1552135700891 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1552135700891 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552135702274 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552135702922 "|OV5640_SDRAM|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552135702922 "|OV5640_SDRAM|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552135702922 "|OV5640_SDRAM|sdram_addr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552135702922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135703059 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "110 " "110 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552135703993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DE1-SoC/Temporary/OV5640_SDRAM/output_files/OV5640_SDRAM.map.smsg " "Generated suppressed messages file E:/DE1-SoC/Temporary/OV5640_SDRAM/output_files/OV5640_SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135704365 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 37 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1552135705651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552135705695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552135705695 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552135705833 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 105 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1552135705833 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552135705842 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1552135705842 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552135705851 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 91 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1552135705851 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552135705863 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1552135705863 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705902 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705902 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705902 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705902 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705903 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705903 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705903 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705903 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705904 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705904 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705904 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705904 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705904 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705905 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705905 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135705905 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a15"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1882 " "Implemented 1882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552135706045 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552135706045 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552135706045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1712 " "Implemented 1712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552135706045 ""} { "Info" "ICUT_CUT_TM_RAMS" "82 " "Implemented 82 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1552135706045 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1552135706045 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1552135706045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552135706045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552135706097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:48:26 2019 " "Processing ended: Sat Mar 09 20:48:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552135706097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552135706097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552135706097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552135706097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1552135707695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552135707705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:48:27 2019 " "Processing started: Sat Mar 09 20:48:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552135707705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552135707705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552135707705 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1552135707868 ""}
{ "Info" "0" "" "Project  = OV5640_SDRAM" {  } {  } 0 0 "Project  = OV5640_SDRAM" 0 0 "Fitter" 0 0 1552135707869 ""}
{ "Info" "0" "" "Revision = OV5640_SDRAM" {  } {  } 0 0 "Revision = OV5640_SDRAM" 0 0 "Fitter" 0 0 1552135707869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1552135708136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552135708136 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OV5640_SDRAM 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"OV5640_SDRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552135708177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552135708233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552135708233 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552135708341 ""}  } { { "db/pll_altpll.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/pll_altpll.v" 105 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1552135708341 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1552135708360 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1552135708398 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1552135708398 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708833 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708834 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708834 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708835 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708835 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708835 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708836 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708836 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708836 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708836 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708837 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708837 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708837 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708837 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708838 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|altsyncram_52f1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_52f1.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/altsyncram_52f1.tdf" 37 2 0 } } { "db/dcfifo_9l02.tdf" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/db/dcfifo_9l02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.v" 196 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1552135708838 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552135708880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552135709099 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552135709147 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 78 " "No exact pin location assignment(s) for 1 pins of 78 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1552135709422 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1552135722155 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1552135722525 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1552135722525 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 484 global CLKCTRL_G6 " "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 484 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552135722684 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 1 global CLKCTRL_G2 " "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552135722684 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 117 global CLKCTRL_G7 " "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 117 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552135722684 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll4_outclk~CLKENA0 3 global CLKCTRL_G4 " "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll4_outclk~CLKENA0 with 3 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552135722684 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1552135722684 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 216 global CLKCTRL_G0 " "clk~inputCLKENA0 with 216 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552135722684 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "cmos_pclk~inputCLKENA0 104 global CLKCTRL_G9 " "cmos_pclk~inputCLKENA0 with 104 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1552135722684 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552135722684 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset_n~inputCLKENA0 237 global CLKCTRL_G5 " "reset_n~inputCLKENA0 with 237 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1552135722684 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552135722684 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1552135722684 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset_n~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset_n~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset_n PIN_AA14 " "Refclk input I/O pad reset_n is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1552135722684 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1552135722684 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver cmos_pclk~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver cmos_pclk~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad cmos_pclk PIN_AE23 " "Refclk input I/O pad cmos_pclk is placed onto PIN_AE23" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1552135722684 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1552135722684 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1552135722684 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552135722685 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1552135724446 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9l02 " "Entity dcfifo_9l02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135724449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135724449 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552135724449 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135724449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135724449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135724449 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552135724449 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1552135724449 ""}
{ "Info" "ISTA_SDC_FOUND" "OV5640_SDRAM.sdc " "Reading SDC File: 'OV5640_SDRAM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552135724460 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1552135724461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 49 pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at OV5640_SDRAM.sdc(49): pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 49 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at OV5640_SDRAM.sdc(49): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724462 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724462 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(49): Argument -source is an empty collection" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 50 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at OV5640_SDRAM.sdc(50): pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724463 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -90.000 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -90.000 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724464 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(50): Argument -source is an empty collection" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 51 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at OV5640_SDRAM.sdc(51): pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724464 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 16 -divide_by 25 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 16 -divide_by 25 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724464 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(51): Argument -source is an empty collection" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 70 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at OV5640_SDRAM.sdc(70): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 70 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(70): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724466 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 71 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(71): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724466 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 72 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(72): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724466 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 73 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(73): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724466 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 74 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at OV5640_SDRAM.sdc(74): pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 74 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(74): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724467 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 75 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(75): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724467 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 76 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(76): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724468 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 77 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(77): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724468 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 80 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(80): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724468 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 81 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(81): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724469 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 82 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(82): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724469 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 83 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(83): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724469 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 84 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(84): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724470 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 85 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(85): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724472 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 86 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(86): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724472 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 87 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(87): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724472 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 88 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(88): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724473 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 88 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(88): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 89 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(89): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724473 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 89 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(89): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 90 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(90): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724473 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 90 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(90): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 91 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(91): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724474 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 91 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(91): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 92 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(92): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724474 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 92 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(92): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 93 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(93): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724474 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 93 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(93): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 94 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(94): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724474 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 94 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(94): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 95 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(95): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724475 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 95 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(95): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 96 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(96): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724475 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 96 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(96): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 97 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(97): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724475 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 97 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(97): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 98 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(98): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724476 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 98 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(98): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 99 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(99): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724476 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 99 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(99): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 100 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(100): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724476 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 100 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(100): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 101 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(101): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724477 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 101 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(101): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 102 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(102): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724477 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 102 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(102): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 103 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(103): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724477 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 103 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(103): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 129 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 129 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724478 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 130 *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* keeper " "Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 130 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\]" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724478 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 131 *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* keeper " "Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552135724478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 131 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\]" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135724478 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552135724478 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135724487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552135724487 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Node: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[12\] TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[12\] is being clocked by TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135724487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552135724487 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135724489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135724489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135724489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135724489 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1552135724489 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1552135724510 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1552135724511 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1552135724511 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.160 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135724511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.160 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135724511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135724511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135724511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135724511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135724511 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1552135724511 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1552135724512 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552135724512 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552135724512 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552135724512 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552135724512 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1552135724512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552135724577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552135724581 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552135724590 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552135724596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552135724597 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552135724599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552135724844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1552135724847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552135724847 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_cs_n " "Node \"adc_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_din " "Node \"adc_din\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_din" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_dout " "Node \"adc_dout\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_sclk " "Node \"adc_sclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[0\] " "Node \"hex0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[1\] " "Node \"hex0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[2\] " "Node \"hex0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[3\] " "Node \"hex0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[4\] " "Node \"hex0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[5\] " "Node \"hex0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[6\] " "Node \"hex0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[0\] " "Node \"hex1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[1\] " "Node \"hex1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[2\] " "Node \"hex1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[3\] " "Node \"hex1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[4\] " "Node \"hex1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[5\] " "Node \"hex1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[6\] " "Node \"hex1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[0\] " "Node \"hex2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[1\] " "Node \"hex2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[2\] " "Node \"hex2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[3\] " "Node \"hex2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[4\] " "Node \"hex2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[5\] " "Node \"hex2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[6\] " "Node \"hex2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[0\] " "Node \"hex3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[1\] " "Node \"hex3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[2\] " "Node \"hex3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[3\] " "Node \"hex3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[4\] " "Node \"hex3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[5\] " "Node \"hex3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[6\] " "Node \"hex3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[0\] " "Node \"hex4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[1\] " "Node \"hex4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[2\] " "Node \"hex4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[3\] " "Node \"hex4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[4\] " "Node \"hex4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[5\] " "Node \"hex4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[6\] " "Node \"hex4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[0\] " "Node \"hex5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[1\] " "Node \"hex5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[2\] " "Node \"hex5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[3\] " "Node \"hex5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[4\] " "Node \"hex5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[5\] " "Node \"hex5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[6\] " "Node \"hex5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[9\] " "Node \"led\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[0\] " "Node \"sw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[4\] " "Node \"sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[5\] " "Node \"sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[6\] " "Node \"sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[7\] " "Node \"sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[8\] " "Node \"sw\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[9\] " "Node \"sw\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[0\] " "Node \"vga_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[1\] " "Node \"vga_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[2\] " "Node \"vga_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[3\] " "Node \"vga_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[4\] " "Node \"vga_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[5\] " "Node \"vga_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[6\] " "Node \"vga_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[7\] " "Node \"vga_b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_blank_n " "Node \"vga_blank_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_blank_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_clk " "Node \"vga_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[0\] " "Node \"vga_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[1\] " "Node \"vga_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[2\] " "Node \"vga_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[3\] " "Node \"vga_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[4\] " "Node \"vga_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[5\] " "Node \"vga_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[6\] " "Node \"vga_g\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[7\] " "Node \"vga_g\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_hsync " "Node \"vga_hsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[0\] " "Node \"vga_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[1\] " "Node \"vga_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[2\] " "Node \"vga_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[3\] " "Node \"vga_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[4\] " "Node \"vga_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[5\] " "Node \"vga_r\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[6\] " "Node \"vga_r\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[7\] " "Node \"vga_r\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_sync_n " "Node \"vga_sync_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_sync_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_vsync " "Node \"vga_vsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552135725043 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1552135725043 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552135725047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552135732514 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1552135733310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552135740726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552135746488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552135749262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552135749262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552135751829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "E:/DE1-SoC/Temporary/OV5640_SDRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552135759215 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552135759215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552135763893 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552135763893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552135763898 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.19 " "Total time spent on timing analysis during the Fitter is 4.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552135767496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552135767563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552135769020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552135769021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552135770381 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552135778367 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1552135778803 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DE1-SoC/Temporary/OV5640_SDRAM/output_files/OV5640_SDRAM.fit.smsg " "Generated suppressed messages file E:/DE1-SoC/Temporary/OV5640_SDRAM/output_files/OV5640_SDRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552135779042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 198 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6783 " "Peak virtual memory: 6783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552135780553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:49:40 2019 " "Processing ended: Sat Mar 09 20:49:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552135780553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552135780553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552135780553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552135780553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1552135782041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552135782049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:49:41 2019 " "Processing started: Sat Mar 09 20:49:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552135782049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1552135782049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1552135782050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1552135783236 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1552135790672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552135791224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:49:51 2019 " "Processing ended: Sat Mar 09 20:49:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552135791224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552135791224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552135791224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1552135791224 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1552135791951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1552135792905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552135792919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:49:52 2019 " "Processing started: Sat Mar 09 20:49:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552135792919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1552135792919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_sta OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1552135792919 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1552135793158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1552135794265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1552135794265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135794328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135794328 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1552135795275 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9l02 " "Entity dcfifo_9l02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135795417 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135795417 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552135795417 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135795417 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135795417 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552135795417 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552135795417 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1552135795417 ""}
{ "Info" "ISTA_SDC_FOUND" "OV5640_SDRAM.sdc " "Reading SDC File: 'OV5640_SDRAM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1552135795433 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1552135795434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 49 pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at OV5640_SDRAM.sdc(49): pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 49 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at OV5640_SDRAM.sdc(49): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795435 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795435 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(49): Argument -source is an empty collection" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 50 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at OV5640_SDRAM.sdc(50): pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795436 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -90.000 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -90.000 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795436 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(50): Argument -source is an empty collection" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 51 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at OV5640_SDRAM.sdc(51): pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795436 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 16 -divide_by 25 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 16 -divide_by 25 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795436 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(51): Argument -source is an empty collection" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 70 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at OV5640_SDRAM.sdc(70): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 70 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(70): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795437 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 71 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(71): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795437 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 72 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(72): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795437 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 73 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(73): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795438 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 74 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at OV5640_SDRAM.sdc(74): pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 74 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(74): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795438 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 75 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(75): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795438 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 76 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(76): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795438 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 77 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(77): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795439 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 80 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(80): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795439 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 81 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(81): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795439 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 82 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(82): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795440 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 83 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(83): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795440 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 84 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(84): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795440 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 85 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(85): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795440 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 86 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(86): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795440 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 87 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(87): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795441 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 88 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(88): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795441 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 88 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(88): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 89 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(89): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795441 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 89 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(89): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 90 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(90): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795441 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 90 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(90): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 91 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(91): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795442 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 91 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(91): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 92 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(92): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795442 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 92 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(92): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 93 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(93): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795443 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 93 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(93): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 94 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(94): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795443 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 94 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(94): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 95 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(95): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795443 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 95 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(95): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 96 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(96): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795443 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 96 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(96): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 97 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(97): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795444 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 97 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(97): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 98 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(98): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795444 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 98 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(98): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 99 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(99): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795444 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 99 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(99): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 100 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(100): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795444 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 100 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(100): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 101 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(101): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795445 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 101 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(101): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 102 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(102): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795445 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 102 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(102): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 103 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(103): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795446 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 103 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(103): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 129 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 129 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795446 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 130 *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* keeper " "Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 130 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\]" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795447 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 131 *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* keeper " "Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 131 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\]" {  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552135795447 ""}  } { { "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" "" { Text "E:/DE1-SoC/Temporary/OV5640_SDRAM/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552135795447 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135795468 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552135795468 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Node: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[1\] TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[1\] is being clocked by TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135795469 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552135795469 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135795474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135795474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135795474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135795474 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552135795474 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552135795844 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1552135795846 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552135795846 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135796515 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135796515 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135796515 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135796515 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135796515 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135796515 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135796515 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135796515 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552135796515 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1552135796518 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1552135796535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.832 " "Worst-case setup slack is 9.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.832               0.000 clk  " "    9.832               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.779               0.000 altera_reserved_tck  " "   43.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135796645 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1552135796656 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1552135796656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.264 " "Worst-case hold slack is -3.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.264              -6.501 clk  " "   -3.264              -6.501 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135796664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.256 " "Worst-case recovery slack is 12.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.256               0.000 clk  " "   12.256               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.179               0.000 altera_reserved_tck  " "   97.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135796682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.920 " "Worst-case removal slack is 0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 altera_reserved_tck  " "    0.920               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.228               0.000 clk  " "    3.228               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135796699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.894 " "Worst-case minimum pulse width slack is 8.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.894               0.000 clk  " "    8.894               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.814               0.000 altera_reserved_tck  " "   48.814               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135796717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135796717 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.784 ns " "Worst Case Available Settling Time: 18.784 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135796752 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552135796752 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1552135796774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1552135796817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1552135799756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135799948 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552135799948 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Node: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[1\] TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[1\] is being clocked by TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135799949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552135799949 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135799956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135799956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135799956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135799956 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552135799956 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552135800388 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1552135800389 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552135800389 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135801070 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135801070 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135801070 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135801070 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135801070 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135801070 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135801070 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135801070 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552135801070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.910 " "Worst-case setup slack is 9.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.910               0.000 clk  " "    9.910               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.860               0.000 altera_reserved_tck  " "   43.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135801137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1552135801146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1552135801146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.280 " "Worst-case hold slack is -3.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.280              -6.538 clk  " "   -3.280              -6.538 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 altera_reserved_tck  " "    0.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135801157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.374 " "Worst-case recovery slack is 12.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.374               0.000 clk  " "   12.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.306               0.000 altera_reserved_tck  " "   97.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135801175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.851 " "Worst-case removal slack is 0.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 altera_reserved_tck  " "    0.851               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.139               0.000 clk  " "    3.139               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135801194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.920 " "Worst-case minimum pulse width slack is 8.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.920               0.000 clk  " "    8.920               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.842               0.000 altera_reserved_tck  " "   48.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135801211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135801211 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.768 ns " "Worst Case Available Settling Time: 18.768 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135801244 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552135801244 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1552135801248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1552135801503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1552135804226 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135804412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552135804412 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Node: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[1\] TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[1\] is being clocked by TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135804412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552135804412 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135804415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135804415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135804415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135804415 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552135804415 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552135804765 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1552135804766 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552135804766 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135805433 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135805433 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135805433 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135805433 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135805433 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135805433 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135805433 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135805433 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552135805433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.605 " "Worst-case setup slack is 9.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.605               0.000 clk  " "    9.605               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.555               0.000 altera_reserved_tck  " "   46.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135805447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1552135805455 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1552135805455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.797 " "Worst-case hold slack is -1.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.797              -3.583 clk  " "   -1.797              -3.583 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 altera_reserved_tck  " "    0.041               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135805463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.318 " "Worst-case recovery slack is 15.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.318               0.000 clk  " "   15.318               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.138               0.000 altera_reserved_tck  " "   98.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135805479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.435 " "Worst-case removal slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 altera_reserved_tck  " "    0.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.125               0.000 clk  " "    2.125               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135805495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.503 " "Worst-case minimum pulse width slack is 8.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.503               0.000 clk  " "    8.503               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.563               0.000 altera_reserved_tck  " "   48.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135805511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135805511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.256 ns " "Worst Case Available Settling Time: 19.256 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135805542 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552135805542 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1552135805551 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[9\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135806000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552135806000 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Node: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[1\] TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\] " "Latch TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|addr_theme\[1\] is being clocked by TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\|hcount_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552135806000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552135806000 "|OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135806004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135806004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135806004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552135806004 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552135806004 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552135806353 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1552135806355 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552135806355 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135807034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135807034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135807034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135807034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135807034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135807034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135807034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552135807034 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552135807034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.565 " "Worst-case setup slack is 9.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.565               0.000 clk  " "    9.565               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.942               0.000 altera_reserved_tck  " "   46.942               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135807051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1552135807059 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1552135807059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.771 " "Worst-case hold slack is -1.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771              -3.531 clk  " "   -1.771              -3.531 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 altera_reserved_tck  " "    0.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135807069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.640 " "Worst-case recovery slack is 15.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.640               0.000 clk  " "   15.640               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.351               0.000 altera_reserved_tck  " "   98.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135807084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.376 " "Worst-case removal slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 altera_reserved_tck  " "    0.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.904               0.000 clk  " "    1.904               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135807103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.457 " "Worst-case minimum pulse width slack is 8.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.457               0.000 clk  " "    8.457               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.569               0.000 altera_reserved_tck  " "   48.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552135807121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552135807121 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.331 ns " "Worst Case Available Settling Time: 19.331 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552135807155 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552135807155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1552135809994 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1552135809998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 89 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5244 " "Peak virtual memory: 5244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552135810169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:50:10 2019 " "Processing ended: Sat Mar 09 20:50:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552135810169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552135810169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552135810169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1552135810169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1552135811610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552135811618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:50:11 2019 " "Processing started: Sat Mar 09 20:50:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552135811618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1552135811618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1552135811618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1552135813120 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1552135813790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM.vo E:/DE1-SoC/Temporary/OV5640_SDRAM/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM.vo in folder \"E:/DE1-SoC/Temporary/OV5640_SDRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1552135814709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552135816131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:50:16 2019 " "Processing ended: Sat Mar 09 20:50:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552135816131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552135816131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552135816131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1552135816131 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 347 s " "Quartus Prime Full Compilation was successful. 0 errors, 347 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1552135816860 ""}
