Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Feb 22 13:28:46 2024
| Host              : viv-vit2022-2 running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu4ev-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.344        0.000                      0                22810        0.002        0.000                      0                22664        3.500        0.000                       0                 10178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 6.875}      13.750          72.727          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            6.344        0.000                      0                 8732        0.018        0.000                      0                 8732        3.500        0.000                       0                  3677  
clk_pl_1            8.537        0.000                      0                13836        0.002        0.000                      0                13836        6.155        0.000                       0                  6501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0           12.995        0.000                      0                   70                                                                        
clk_pl_0      clk_pl_1            9.308        0.000                      0                   76                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.612        0.000                      0                   96        0.196        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      
(none)        clk_pl_1      clk_pl_0      
(none)                      clk_pl_1      
(none)        clk_pl_0      clk_pl_1      
(none)        clk_pl_1      clk_pl_1      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_1                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[6]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.600ns (23.790%)  route 1.922ns (76.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.543ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y107         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.026 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.287     2.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X6Y110         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=2, routed)           0.237     2.728    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5_n_0
    SLICE_X7Y109         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.876 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         0.915     3.791    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X3Y98          LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     3.969 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[6]_INST_0/O
                         net (fo=1, routed)           0.483     4.452    design_1_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.457    11.624    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.782    
                         clock uncertainty           -0.130    11.652    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[6])
                                                     -0.856    10.796    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[97]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.599ns (23.846%)  route 1.913ns (76.154%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.543ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y107         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.026 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.287     2.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X6Y110         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=2, routed)           0.237     2.728    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5_n_0
    SLICE_X7Y109         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.876 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.006     3.882    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X1Y97          LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     4.059 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[97]_INST_0/O
                         net (fo=1, routed)           0.383     4.442    design_1_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[97]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[97]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.457    11.624    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.782    
                         clock uncertainty           -0.130    11.652    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[97])
                                                     -0.845    10.807    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.807    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.693ns (21.619%)  route 2.513ns (78.381%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 11.842 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.602ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.543ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.747     1.954    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X2Y79          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.052 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[35]/Q
                         net (fo=16, routed)          0.454     2.506    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/Q[10]
    SLICE_X5Y80          LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.684 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_6/O
                         net (fo=1, routed)           0.160     2.844    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_6_n_0
    SLICE_X4Y80          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     2.944 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_5/O
                         net (fo=1, routed)           0.057     3.001    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_5_n_0
    SLICE_X4Y80          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     3.067 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_4/O
                         net (fo=1, routed)           0.219     3.286    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.326 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0_i_2/O
                         net (fo=5, routed)           0.116     3.442    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg
    SLICE_X6Y80          LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     3.540 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0/O
                         net (fo=7, routed)           0.218     3.757    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rlast
    SLICE_X10Y81         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     3.870 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_3/O
                         net (fo=1, routed)           1.289     5.159    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[74]
    RAMB18_X0Y32         RAMB18E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.675    11.842    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.160    12.002    
                         clock uncertainty           -0.130    11.872    
    RAMB18_X0Y32         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[2])
                                                     -0.344    11.528    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[32]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.601ns (23.780%)  route 1.926ns (76.220%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.543ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y107         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.026 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.287     2.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X6Y110         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=2, routed)           0.237     2.728    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5_n_0
    SLICE_X7Y109         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.876 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         0.922     3.798    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X1Y98          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.977 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[32]_INST_0/O
                         net (fo=1, routed)           0.480     4.457    design_1_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[32]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.457    11.624    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.782    
                         clock uncertainty           -0.130    11.652    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[32])
                                                     -0.809    10.843    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.843    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[20]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.604ns (24.283%)  route 1.883ns (75.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.543ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y107         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.026 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.287     2.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X6Y110         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=2, routed)           0.237     2.728    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5_n_0
    SLICE_X7Y109         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.876 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.092     3.969    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X1Y99          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.151 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[20]_INST_0/O
                         net (fo=1, routed)           0.267     4.418    design_1_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[20]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.457    11.624    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.782    
                         clock uncertainty           -0.130    11.652    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[20])
                                                     -0.835    10.817    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[3]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.601ns (24.760%)  route 1.826ns (75.240%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.543ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y107         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.026 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.287     2.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X6Y110         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=2, routed)           0.237     2.728    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5_n_0
    SLICE_X7Y109         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.876 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         0.979     3.855    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X1Y99          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     4.034 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           0.323     4.357    design_1_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.457    11.624    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.782    
                         clock uncertainty           -0.130    11.652    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[3])
                                                     -0.883    10.769    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.441ns (13.029%)  route 2.944ns (86.971%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.602ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.543ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.706     1.913    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X10Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.007 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=11, routed)          1.467     3.473    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/mm2s_frame_sync
    SLICE_X26Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.622 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.273     3.895    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X25Y76         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     3.934 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.118     4.052    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X25Y77         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     4.091 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1/O
                         net (fo=7, routed)           1.048     5.140    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INCLUDE_UNPACKING.lsig_ld_offset
    SLICE_X10Y79         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     5.260 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.038     5.298    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X10Y79         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.502    11.669    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_aclk
    SLICE_X10Y79         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism              0.158    11.827    
                         clock uncertainty           -0.130    11.697    
    SLICE_X10Y79         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    11.724    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[98]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.572ns (22.099%)  route 2.016ns (77.901%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.543ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y107         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.026 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.287     2.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X6Y110         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=2, routed)           0.237     2.728    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5_n_0
    SLICE_X7Y109         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.876 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.122     3.999    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X1Y98          LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.149 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[98]_INST_0/O
                         net (fo=1, routed)           0.370     4.519    design_1_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[98]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[98]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.457    11.624    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.782    
                         clock uncertainty           -0.130    11.652    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[98])
                                                     -0.678    10.974    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[78]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.520ns (20.656%)  route 1.997ns (79.344%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.543ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y107         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.026 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.287     2.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X6Y110         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=2, routed)           0.237     2.728    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5_n_0
    SLICE_X7Y109         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.876 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         0.975     3.851    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X2Y98          LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     3.949 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[78]_INST_0/O
                         net (fo=1, routed)           0.498     4.447    design_1_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[78]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[78]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.457    11.624    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.782    
                         clock uncertainty           -0.130    11.652    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[78])
                                                     -0.734    10.918    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[45]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.523ns (21.779%)  route 1.878ns (78.221%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.543ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X6Y107         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.026 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.287     2.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X6Y110         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=2, routed)           0.237     2.728    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5_n_0
    SLICE_X7Y109         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.876 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         0.863     3.740    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X2Y103         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.841 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[45]_INST_0/O
                         net (fo=1, routed)           0.491     4.332    design_1_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[45]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.457    11.624    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.782    
                         clock uncertainty           -0.130    11.652    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[45])
                                                     -0.847    10.805    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  6.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.072ns (29.196%)  route 0.175ns (70.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.492ns (routing 0.543ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.602ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492     1.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     1.731 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.175     1.906    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/A3
    SLICE_X4Y109         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.743     1.950    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X4Y109         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/CLK
                         clock pessimism             -0.158     1.792    
    SLICE_X4Y109         RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.888    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.072ns (29.196%)  route 0.175ns (70.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.492ns (routing 0.543ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.602ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492     1.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     1.731 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.175     1.906    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/A3
    SLICE_X4Y109         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.743     1.950    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X4Y109         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/CLK
                         clock pessimism             -0.158     1.792    
    SLICE_X4Y109         RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.888    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.868ns (routing 0.307ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.347ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.868     0.979    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X6Y85          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.018 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[2]/Q
                         net (fo=1, routed)           0.024     1.042    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg_n_0_[2]
    SLICE_X6Y84          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     1.056 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[2]_i_1/O
                         net (fo=1, routed)           0.016     1.072    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/p_1_in[2]
    SLICE_X6Y84          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.998     1.136    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X6Y84          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[2]/C
                         clock pessimism             -0.130     1.006    
    SLICE_X6Y84          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.052    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.038ns (43.654%)  route 0.049ns (56.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.867ns (routing 0.307ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.347ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.867     0.978    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X7Y84          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.016 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[0]/Q
                         net (fo=23, routed)          0.049     1.065    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mbaa_addr_cntr_slice_im0[0]
    SLICE_X7Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.988     1.126    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X7Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[0]/C
                         clock pessimism             -0.129     0.997    
    SLICE_X7Y83          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.044    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.073ns (37.056%)  route 0.124ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.479ns (routing 0.543ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.602ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.479     1.646    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X6Y87          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.719 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[33]/Q
                         net (fo=1, routed)           0.124     1.843    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[18]
    SLICE_X7Y87          SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.727     1.934    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X7Y87          SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4/CLK
                         clock pessimism             -0.158     1.776    
    SLICE_X7Y87          SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.046     1.822    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.869ns (routing 0.307ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.347ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.869     0.980    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X6Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.019 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[14]/Q
                         net (fo=2, routed)           0.037     1.055    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]_1[14]
    SLICE_X6Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.991     1.129    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X6Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[14]/C
                         clock pessimism             -0.143     0.986    
    SLICE_X6Y94          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.033    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.859ns (routing 0.307ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.347ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.859     0.970    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X7Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.009 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]/Q
                         net (fo=2, routed)           0.038     1.047    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1[0]
    SLICE_X7Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.978     1.116    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X7Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]/C
                         clock pessimism             -0.141     0.976    
    SLICE_X7Y91          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.023    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.053ns (41.320%)  route 0.075ns (58.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.861ns (routing 0.307ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.347ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.861     0.972    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X10Y92         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.011 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count_reg[1]/Q
                         net (fo=6, routed)           0.060     1.071    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count_reg[1]
    SLICE_X9Y92          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014     1.085 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[3]_i_1/O
                         net (fo=1, routed)           0.015     1.100    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/p_0_in[3]
    SLICE_X9Y92          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.992     1.130    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count_reg[3]/C
                         clock pessimism             -0.100     1.029    
    SLICE_X9Y92          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.075    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.867ns (routing 0.307ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.347ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.867     0.978    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X2Y91          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.016 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.075     1.091    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[23]
    SLICE_X1Y91          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.980     1.118    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X1Y91          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                         clock pessimism             -0.100     1.018    
    SLICE_X1Y91          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.065    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.070ns (31.963%)  route 0.149ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.502ns (routing 0.543ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.602ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.502     1.669    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y103         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.739 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.149     1.888    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X7Y100         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.733     1.940    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y100         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.158     1.782    
    SLICE_X7Y100         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.080     1.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.550         10.000      8.450      RAMB36_X0Y17  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.550         10.000      8.450      RAMB36_X0Y14  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.550         10.000      8.450      RAMB36_X0Y13  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y15  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y15  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y32  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y32  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X2Y79   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X2Y79   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y79   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y79   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X2Y79   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X2Y79   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y79   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y79   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        8.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.613ns (34.361%)  route 3.081ns (65.639%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 15.604 - 13.750 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.766ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.693ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.072     2.279    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/CLK
    DSP48E2_X6Y51        DSP_OUTPUT                                   r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.276     2.555 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.612     3.167    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg_n_93
    SLICE_X23Y128        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     3.283 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144/O
                         net (fo=1, routed)           0.010     3.293    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144_n_5
    SLICE_X23Y128        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.229     3.522 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_100/O[7]
                         net (fo=3, routed)           0.694     4.216    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_18_fu_4429_p4[5]
    SLICE_X22Y127        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.364 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112/O
                         net (fo=9, routed)           0.168     4.532    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112_n_5
    SLICE_X22Y127        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.571 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99/O
                         net (fo=13, routed)          0.177     4.748    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99_n_5
    SLICE_X22Y128        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.812 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221/O
                         net (fo=1, routed)           0.011     4.823    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221_n_5
    SLICE_X22Y128        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.061 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148/CO[7]
                         net (fo=1, routed)           0.028     5.089    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148_n_5
    SLICE_X22Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.157 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101/CO[0]
                         net (fo=5, routed)           0.220     5.376    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101_n_12
    SLICE_X22Y130        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     5.439 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109/O
                         net (fo=8, routed)           0.170     5.609    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109_n_5
    SLICE_X22Y127        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     5.709 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_106/O
                         net (fo=2, routed)           0.367     6.076    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_106_n_5
    SLICE_X21Y138        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     6.114 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_64/O
                         net (fo=2, routed)           0.108     6.222    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/fifo_reg[19][13]_srl20
    SLICE_X21Y138        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     6.338 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/pf_bckgndYUV_U_i_11/O
                         net (fo=2, routed)           0.118     6.456    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_in[13]
    SLICE_X21Y136        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     6.574 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_out[13]_INST_0/O
                         net (fo=1, routed)           0.399     6.973    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/in[13]
    SLICE_X20Y136        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.687    15.604    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/ap_clk
    SLICE_X20Y136        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16/CLK
                         clock pessimism              0.170    15.774    
                         clock uncertainty           -0.196    15.577    
    SLICE_X20Y136        SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.067    15.510    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.616ns (34.787%)  route 3.029ns (65.213%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 15.604 - 13.750 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.766ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.693ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.072     2.279    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/CLK
    DSP48E2_X6Y51        DSP_OUTPUT                                   r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.276     2.555 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.612     3.167    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg_n_93
    SLICE_X23Y128        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     3.283 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144/O
                         net (fo=1, routed)           0.010     3.293    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144_n_5
    SLICE_X23Y128        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.229     3.522 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_100/O[7]
                         net (fo=3, routed)           0.694     4.216    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_18_fu_4429_p4[5]
    SLICE_X22Y127        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.364 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112/O
                         net (fo=9, routed)           0.168     4.532    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112_n_5
    SLICE_X22Y127        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.571 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99/O
                         net (fo=13, routed)          0.177     4.748    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99_n_5
    SLICE_X22Y128        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.812 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221/O
                         net (fo=1, routed)           0.011     4.823    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221_n_5
    SLICE_X22Y128        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.061 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148/CO[7]
                         net (fo=1, routed)           0.028     5.089    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148_n_5
    SLICE_X22Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.157 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101/CO[0]
                         net (fo=5, routed)           0.220     5.376    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101_n_12
    SLICE_X22Y130        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     5.439 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109/O
                         net (fo=8, routed)           0.176     5.615    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109_n_5
    SLICE_X22Y129        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     5.654 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_51/O
                         net (fo=2, routed)           0.251     5.905    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_51_n_5
    SLICE_X22Y137        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     6.020 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_73/O
                         net (fo=2, routed)           0.181     6.201    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/fifo_reg[19][9]_srl20
    SLICE_X22Y138        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     6.301 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/pf_bckgndYUV_U_i_15/O
                         net (fo=2, routed)           0.113     6.414    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_in[9]
    SLICE_X22Y136        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     6.535 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.389     6.924    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/in[9]
    SLICE_X20Y136        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.687    15.604    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/ap_clk
    SLICE_X20Y136        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16/CLK
                         clock pessimism              0.170    15.774    
                         clock uncertainty           -0.196    15.577    
    SLICE_X20Y136        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.068    15.509    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.690ns (36.315%)  route 2.964ns (63.685%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 15.598 - 13.750 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.766ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.693ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.072     2.279    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/CLK
    DSP48E2_X6Y51        DSP_OUTPUT                                   r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.276     2.555 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.612     3.167    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg_n_93
    SLICE_X23Y128        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     3.283 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144/O
                         net (fo=1, routed)           0.010     3.293    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144_n_5
    SLICE_X23Y128        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.229     3.522 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_100/O[7]
                         net (fo=3, routed)           0.694     4.216    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_18_fu_4429_p4[5]
    SLICE_X22Y127        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.364 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112/O
                         net (fo=9, routed)           0.168     4.532    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112_n_5
    SLICE_X22Y127        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.571 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99/O
                         net (fo=13, routed)          0.177     4.748    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99_n_5
    SLICE_X22Y128        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.812 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221/O
                         net (fo=1, routed)           0.011     4.823    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221_n_5
    SLICE_X22Y128        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.061 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148/CO[7]
                         net (fo=1, routed)           0.028     5.089    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148_n_5
    SLICE_X22Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.157 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101/CO[0]
                         net (fo=5, routed)           0.220     5.376    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101_n_12
    SLICE_X22Y130        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     5.439 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109/O
                         net (fo=8, routed)           0.170     5.609    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109_n_5
    SLICE_X22Y127        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     5.709 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_106/O
                         net (fo=2, routed)           0.331     6.039    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_106_n_5
    SLICE_X22Y138        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     6.188 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_34/O
                         net (fo=2, routed)           0.054     6.243    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/fifo_reg[19][21]_srl20
    SLICE_X22Y138        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     6.343 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/pf_bckgndYUV_U_i_3/O
                         net (fo=2, routed)           0.116     6.459    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_in[21]
    SLICE_X22Y136        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     6.559 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_out[21]_INST_0/O
                         net (fo=1, routed)           0.374     6.933    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/in[21]
    SLICE_X20Y137        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.681    15.598    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/ap_clk
    SLICE_X20Y137        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16/CLK
                         clock pessimism              0.170    15.768    
                         clock uncertainty           -0.196    15.571    
    SLICE_X20Y137        SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.050    15.521    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 1.517ns (36.423%)  route 2.648ns (63.577%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 15.579 - 13.750 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.766ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.693ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.102     2.309    design_1_i/v_tpg_0/U0/ap_clk
    RAMB18_X0Y42         RAMB18E2                                     r  design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.225     2.534 f  design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/DOUTADOUT[7]
                         net (fo=1, routed)           0.383     2.917    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/DOUTADOUT[7]
    SLICE_X27Y112        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.066 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_14/O
                         net (fo=26, routed)          0.239     3.305    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_14_n_5
    SLICE_X27Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.369 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_12/O
                         net (fo=8, routed)           0.184     3.553    design_1_i/v_tpg_0/U0/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_4_fu_3002_p7[7]
    SLICE_X28Y116        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.616 r  design_1_i/v_tpg_0/U0/p_reg_reg_i_69__0/O
                         net (fo=1, routed)           0.018     3.634    design_1_i/v_tpg_0/U0/p_reg_reg_i_69__0_n_5
    SLICE_X28Y116        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.872 r  design_1_i/v_tpg_0/U0/p_reg_reg_i_44__0/CO[7]
                         net (fo=1, routed)           0.028     3.900    design_1_i/v_tpg_0/U0/p_reg_reg_i_44__0_n_5
    SLICE_X28Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.045 f  design_1_i/v_tpg_0/U0/p_reg_reg_i_43__1/O[5]
                         net (fo=2, routed)           0.179     4.224    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/tmp_11_fu_3028_p4[11]
    SLICE_X27Y117        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.401 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_35__1/O
                         net (fo=1, routed)           0.012     4.413    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_35__1_n_5
    SLICE_X27Y117        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.610 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_16__2/CO[7]
                         net (fo=1, routed)           0.028     4.638    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_16__2_n_5
    SLICE_X27Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     4.715 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_13__3/CO[3]
                         net (fo=11, routed)          0.657     5.372    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/CO[0]
    SLICE_X24Y126        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     5.554 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/p_reg_reg_i_8__3/O
                         net (fo=2, routed)           0.920     6.474    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/A[2]
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.662    15.579    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/CLK
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.118    15.697    
                         clock uncertainty           -0.196    15.501    
    DSP48E2_X5Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.310    15.191    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.618ns (35.933%)  route 2.885ns (64.067%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 15.604 - 13.750 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.766ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.693ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.072     2.279    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/CLK
    DSP48E2_X6Y51        DSP_OUTPUT                                   r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.276     2.555 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.612     3.167    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg_n_93
    SLICE_X23Y128        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     3.283 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144/O
                         net (fo=1, routed)           0.010     3.293    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144_n_5
    SLICE_X23Y128        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.229     3.522 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_100/O[7]
                         net (fo=3, routed)           0.694     4.216    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_18_fu_4429_p4[5]
    SLICE_X22Y127        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.364 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112/O
                         net (fo=9, routed)           0.168     4.532    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112_n_5
    SLICE_X22Y127        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.571 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99/O
                         net (fo=13, routed)          0.177     4.748    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99_n_5
    SLICE_X22Y128        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.812 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221/O
                         net (fo=1, routed)           0.011     4.823    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221_n_5
    SLICE_X22Y128        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.061 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148/CO[7]
                         net (fo=1, routed)           0.028     5.089    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148_n_5
    SLICE_X22Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.157 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101/CO[0]
                         net (fo=5, routed)           0.220     5.376    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101_n_12
    SLICE_X22Y130        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     5.439 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109/O
                         net (fo=8, routed)           0.175     5.614    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109_n_5
    SLICE_X22Y129        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     5.761 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_43/O
                         net (fo=2, routed)           0.218     5.978    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_43_n_5
    SLICE_X22Y133        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     6.017 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_69/O
                         net (fo=2, routed)           0.048     6.066    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/fifo_reg[19][11]_srl20
    SLICE_X22Y133        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     6.106 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/pf_bckgndYUV_U_i_13/O
                         net (fo=2, routed)           0.233     6.339    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_in[11]
    SLICE_X21Y136        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     6.490 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_out[11]_INST_0/O
                         net (fo=1, routed)           0.292     6.782    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/in[11]
    SLICE_X20Y136        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.687    15.604    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/ap_clk
    SLICE_X20Y136        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16/CLK
                         clock pessimism              0.170    15.774    
                         clock uncertainty           -0.196    15.577    
    SLICE_X20Y136        SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.068    15.509    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.563ns (35.100%)  route 2.890ns (64.900%))
  Logic Levels:           11  (CARRY8=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 15.598 - 13.750 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.766ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.693ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.072     2.279    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/CLK
    DSP48E2_X6Y51        DSP_OUTPUT                                   r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.276     2.555 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.612     3.167    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg_n_93
    SLICE_X23Y128        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     3.283 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144/O
                         net (fo=1, routed)           0.010     3.293    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144_n_5
    SLICE_X23Y128        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.229     3.522 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_100/O[7]
                         net (fo=3, routed)           0.694     4.216    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_18_fu_4429_p4[5]
    SLICE_X22Y127        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.364 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112/O
                         net (fo=9, routed)           0.168     4.532    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112_n_5
    SLICE_X22Y127        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.571 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99/O
                         net (fo=13, routed)          0.177     4.748    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99_n_5
    SLICE_X22Y128        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.812 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221/O
                         net (fo=1, routed)           0.011     4.823    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221_n_5
    SLICE_X22Y128        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.061 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148/CO[7]
                         net (fo=1, routed)           0.028     5.089    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148_n_5
    SLICE_X22Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.157 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101/CO[0]
                         net (fo=5, routed)           0.220     5.376    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101_n_12
    SLICE_X22Y130        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     5.439 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109/O
                         net (fo=8, routed)           0.176     5.615    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109_n_5
    SLICE_X22Y129        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     5.654 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_51/O
                         net (fo=2, routed)           0.267     5.921    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/outpix_val_V_5_fu_552_reg[1]_1
    SLICE_X21Y137        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     6.069 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/pf_bckgndYUV_U_i_7/O
                         net (fo=3, routed)           0.231     6.300    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_in[17]
    SLICE_X19Y137        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.435 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_out[17]_INST_0/O
                         net (fo=1, routed)           0.297     6.732    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/in[17]
    SLICE_X20Y137        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.681    15.598    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/ap_clk
    SLICE_X20Y137        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16/CLK
                         clock pessimism              0.170    15.768    
                         clock uncertainty           -0.196    15.571    
    SLICE_X20Y137        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049    15.522    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.433ns (35.084%)  route 2.651ns (64.916%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 15.579 - 13.750 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.766ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.693ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.102     2.309    design_1_i/v_tpg_0/U0/ap_clk
    RAMB18_X0Y42         RAMB18E2                                     r  design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.225     2.534 f  design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/DOUTADOUT[7]
                         net (fo=1, routed)           0.383     2.917    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/DOUTADOUT[7]
    SLICE_X27Y112        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.066 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_14/O
                         net (fo=26, routed)          0.239     3.305    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_14_n_5
    SLICE_X27Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.369 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_12/O
                         net (fo=8, routed)           0.184     3.553    design_1_i/v_tpg_0/U0/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_4_fu_3002_p7[7]
    SLICE_X28Y116        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.616 r  design_1_i/v_tpg_0/U0/p_reg_reg_i_69__0/O
                         net (fo=1, routed)           0.018     3.634    design_1_i/v_tpg_0/U0/p_reg_reg_i_69__0_n_5
    SLICE_X28Y116        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.872 r  design_1_i/v_tpg_0/U0/p_reg_reg_i_44__0/CO[7]
                         net (fo=1, routed)           0.028     3.900    design_1_i/v_tpg_0/U0/p_reg_reg_i_44__0_n_5
    SLICE_X28Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.045 f  design_1_i/v_tpg_0/U0/p_reg_reg_i_43__1/O[5]
                         net (fo=2, routed)           0.179     4.224    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/tmp_11_fu_3028_p4[11]
    SLICE_X27Y117        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.401 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_35__1/O
                         net (fo=1, routed)           0.012     4.413    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_35__1_n_5
    SLICE_X27Y117        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.610 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_16__2/CO[7]
                         net (fo=1, routed)           0.028     4.638    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_16__2_n_5
    SLICE_X27Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     4.715 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_13__3/CO[3]
                         net (fo=11, routed)          0.506     5.220    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/CO[0]
    SLICE_X24Y128        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     5.318 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg_i_1__3/O
                         net (fo=14, routed)          1.075     6.393    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/A[9]
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.662    15.579    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/CLK
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.118    15.697    
                         clock uncertainty           -0.196    15.501    
    DSP48E2_X5Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.313    15.188    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.433ns (35.067%)  route 2.653ns (64.933%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 15.579 - 13.750 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.766ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.693ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.102     2.309    design_1_i/v_tpg_0/U0/ap_clk
    RAMB18_X0Y42         RAMB18E2                                     r  design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.225     2.534 f  design_1_i/v_tpg_0/U0/tpgBackground_U0/r_reg_5221_reg[6]_i_3/DOUTADOUT[7]
                         net (fo=1, routed)           0.383     2.917    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/DOUTADOUT[7]
    SLICE_X27Y112        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.066 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_14/O
                         net (fo=26, routed)          0.239     3.305    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_14_n_5
    SLICE_X27Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.369 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mux_53_32_1_1_U55/p_reg_reg_i_12/O
                         net (fo=8, routed)           0.184     3.553    design_1_i/v_tpg_0/U0/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_4_fu_3002_p7[7]
    SLICE_X28Y116        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.616 r  design_1_i/v_tpg_0/U0/p_reg_reg_i_69__0/O
                         net (fo=1, routed)           0.018     3.634    design_1_i/v_tpg_0/U0/p_reg_reg_i_69__0_n_5
    SLICE_X28Y116        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.872 r  design_1_i/v_tpg_0/U0/p_reg_reg_i_44__0/CO[7]
                         net (fo=1, routed)           0.028     3.900    design_1_i/v_tpg_0/U0/p_reg_reg_i_44__0_n_5
    SLICE_X28Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.045 f  design_1_i/v_tpg_0/U0/p_reg_reg_i_43__1/O[5]
                         net (fo=2, routed)           0.179     4.224    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/tmp_11_fu_3028_p4[11]
    SLICE_X27Y117        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.401 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_35__1/O
                         net (fo=1, routed)           0.012     4.413    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_35__1_n_5
    SLICE_X27Y117        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.610 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_16__2/CO[7]
                         net (fo=1, routed)           0.028     4.638    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_16__2_n_5
    SLICE_X27Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     4.715 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg_i_13__3/CO[3]
                         net (fo=11, routed)          0.506     5.220    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/CO[0]
    SLICE_X24Y128        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     5.318 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg_i_1__3/O
                         net (fo=14, routed)          1.077     6.395    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/A[10]
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.662    15.579    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/CLK
    DSP48E2_X5Y52        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.118    15.697    
                         clock uncertainty           -0.196    15.501    
    DSP48E2_X5Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.310    15.191    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.460ns (32.875%)  route 2.981ns (67.125%))
  Logic Levels:           11  (CARRY8=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 15.598 - 13.750 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.766ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.693ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.072     2.279    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/CLK
    DSP48E2_X6Y51        DSP_OUTPUT                                   r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.276     2.555 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.612     3.167    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg_n_93
    SLICE_X23Y128        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     3.283 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144/O
                         net (fo=1, routed)           0.010     3.293    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144_n_5
    SLICE_X23Y128        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.229     3.522 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_100/O[7]
                         net (fo=3, routed)           0.694     4.216    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_18_fu_4429_p4[5]
    SLICE_X22Y127        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.364 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112/O
                         net (fo=9, routed)           0.168     4.532    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112_n_5
    SLICE_X22Y127        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.571 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99/O
                         net (fo=13, routed)          0.177     4.748    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99_n_5
    SLICE_X22Y128        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.812 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221/O
                         net (fo=1, routed)           0.011     4.823    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221_n_5
    SLICE_X22Y128        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.061 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148/CO[7]
                         net (fo=1, routed)           0.028     5.089    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148_n_5
    SLICE_X22Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.157 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101/CO[0]
                         net (fo=5, routed)           0.220     5.376    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101_n_12
    SLICE_X22Y130        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     5.439 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109/O
                         net (fo=8, routed)           0.175     5.614    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109_n_5
    SLICE_X22Y129        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     5.653 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_47/O
                         net (fo=2, routed)           0.259     5.912    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/outpix_val_V_5_fu_552_reg[2]_1
    SLICE_X21Y137        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     5.950 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/pf_bckgndYUV_U_i_6/O
                         net (fo=3, routed)           0.244     6.194    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_in[18]
    SLICE_X19Y137        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     6.336 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_out[18]_INST_0/O
                         net (fo=1, routed)           0.384     6.720    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/in[18]
    SLICE_X20Y137        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.681    15.598    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/ap_clk
    SLICE_X20Y137        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16/CLK
                         clock pessimism              0.170    15.768    
                         clock uncertainty           -0.196    15.571    
    SLICE_X20Y137        SRL16E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.048    15.523    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.590ns (35.991%)  route 2.828ns (64.009%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 15.604 - 13.750 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.766ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.693ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.072     2.279    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/CLK
    DSP48E2_X6Y51        DSP_OUTPUT                                   r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.276     2.555 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.612     3.167    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg_n_93
    SLICE_X23Y128        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     3.283 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144/O
                         net (fo=1, routed)           0.010     3.293    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_144_n_5
    SLICE_X23Y128        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.229     3.522 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/pf_bckgndYUV_U_i_100/O[7]
                         net (fo=3, routed)           0.694     4.216    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tmp_18_fu_4429_p4[5]
    SLICE_X22Y127        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.364 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112/O
                         net (fo=9, routed)           0.168     4.532    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_112_n_5
    SLICE_X22Y127        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.571 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99/O
                         net (fo=13, routed)          0.177     4.748    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_99_n_5
    SLICE_X22Y128        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.812 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221/O
                         net (fo=1, routed)           0.011     4.823    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_221_n_5
    SLICE_X22Y128        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.061 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148/CO[7]
                         net (fo=1, routed)           0.028     5.089    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_148_n_5
    SLICE_X22Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.157 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101/CO[0]
                         net (fo=5, routed)           0.220     5.376    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_101_n_12
    SLICE_X22Y130        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     5.439 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109/O
                         net (fo=8, routed)           0.175     5.614    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_109_n_5
    SLICE_X22Y129        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     5.653 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_47/O
                         net (fo=2, routed)           0.314     5.967    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_47_n_5
    SLICE_X22Y137        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.148     6.115 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U_i_71/O
                         net (fo=2, routed)           0.172     6.287    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/fifo_reg[19][10]_srl20
    SLICE_X21Y137        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.351 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/pf_bckgndYUV_U_i_14/O
                         net (fo=2, routed)           0.110     6.461    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_in[10]
    SLICE_X21Y136        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.559 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.138     6.697    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/in[10]
    SLICE_X20Y136        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.687    15.604    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/ap_clk
    SLICE_X20Y136        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16/CLK
                         clock pessimism              0.170    15.774    
                         clock uncertainty           -0.196    15.577    
    SLICE_X20Y136        SRL16E (Setup_C5LUT_SLICEM_CLK_D)
                                                     -0.067    15.510    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  8.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.096ns (48.574%)  route 0.102ns (51.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.687ns (routing 0.693ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.766ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.687     1.854    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/ap_clk
    SLICE_X21Y119        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.923 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][8]/Q
                         net (fo=6, routed)           0.077     2.000    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg_n_5_[9][8]
    SLICE_X22Y120        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.027     2.027 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp[10][9]_i_1__1/O
                         net (fo=1, routed)           0.025     2.052    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp[10][9]_i_1__1_n_5
    SLICE_X22Y120        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.908     2.115    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/ap_clk
    SLICE_X22Y120        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp_reg[10][9]/C
                         clock pessimism             -0.118     1.997    
    SLICE_X22Y120        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.053     2.050    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp_reg[10][9]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp_reg[10][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.097ns (47.869%)  route 0.106ns (52.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.687ns (routing 0.693ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.766ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.687     1.854    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/ap_clk
    SLICE_X21Y119        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.923 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][8]/Q
                         net (fo=6, routed)           0.081     2.004    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg_n_5_[9][8]
    SLICE_X22Y120        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.028     2.032 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp[10][8]_i_1__1/O
                         net (fo=1, routed)           0.025     2.057    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp[10][8]_i_1__1_n_5
    SLICE_X22Y120        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp_reg[10][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.908     2.115    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/ap_clk
    SLICE_X22Y120        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp_reg[10][8]/C
                         clock pessimism             -0.118     1.997    
    SLICE_X22Y120        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     2.050    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[9].remd_tmp_reg[10][8]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/y_fu_90_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/y_1_reg_496_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.070ns (43.260%)  route 0.092ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.660ns (routing 0.693ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.766ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.660     1.827    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/ap_clk
    SLICE_X12Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/y_fu_90_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     1.897 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/y_fu_90_reg[8]/Q
                         net (fo=4, routed)           0.092     1.989    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/y_fu_90_reg[15]_0[8]
    SLICE_X11Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/y_1_reg_496_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.887     2.094    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/ap_clk
    SLICE_X11Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/y_1_reg_496_reg[8]/C
                         clock pessimism             -0.167     1.927    
    SLICE_X11Y139        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.980    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/y_1_reg_496_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[7].remd_tmp_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.079ns (51.072%)  route 0.076ns (48.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.960ns (routing 0.388ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.437ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.960     1.071    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/ap_clk
    SLICE_X21Y120        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[7].remd_tmp_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.110 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[7].remd_tmp_reg[8][1]/Q
                         net (fo=7, routed)           0.055     1.164    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[7].remd_tmp_reg_n_5_[8][1]
    SLICE_X21Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     1.204 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp[9][4]_i_1__1/O
                         net (fo=1, routed)           0.021     1.225    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp[9][4]_i_1__1_n_5
    SLICE_X21Y119        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.107     1.245    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/ap_clk
    SLICE_X21Y119        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][4]/C
                         clock pessimism             -0.079     1.166    
    SLICE_X21Y119        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.212    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].remd_tmp_reg[9][4]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.072ns (36.242%)  route 0.127ns (63.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.669ns (routing 0.693ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.766ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.669     1.836    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X7Y176         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     1.908 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/Q
                         net (fo=2, routed)           0.127     2.035    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1065]
    SLICE_X5Y177         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.925     2.132    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y177         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]/C
                         clock pessimism             -0.166     1.966    
    SLICE_X5Y177         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     2.021    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/rampStart_load_reg_1538_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zext_ln1032_cast_reg_4981_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.038ns (47.689%)  route 0.042ns (52.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.948ns (routing 0.388ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.437ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.948     1.059    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_clk
    SLICE_X13Y152        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/rampStart_load_reg_1538_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y152        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.097 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/rampStart_load_reg_1538_reg[4]/Q
                         net (fo=13, routed)          0.042     1.138    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/rampStart_load_reg_1538[1]
    SLICE_X13Y151        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zext_ln1032_cast_reg_4981_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.074     1.212    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X13Y151        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zext_ln1032_cast_reg_4981_reg[4]/C
                         clock pessimism             -0.136     1.076    
    SLICE_X13Y151        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.123    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zext_ln1032_cast_reg_4981_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter4_outpix_val_V_37_reg_1816_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.070ns (37.634%)  route 0.116ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.652ns (routing 0.693ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.766ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.652     1.819    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X14Y158        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.889 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816_reg[6]/Q
                         net (fo=1, routed)           0.116     2.005    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816_reg_n_5_[6]
    SLICE_X15Y159        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter4_outpix_val_V_37_reg_1816_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.893     2.100    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y159        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter4_outpix_val_V_37_reg_1816_reg[6]/C
                         clock pessimism             -0.167     1.933    
    SLICE_X15Y159        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     1.988    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter4_outpix_val_V_37_reg_1816_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter15_outpix_val_V_37_reg_1816_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter16_outpix_val_V_37_reg_1816_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.647ns (routing 0.693ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.766ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.647     1.814    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X20Y161        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter15_outpix_val_V_37_reg_1816_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y161        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     1.884 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter15_outpix_val_V_37_reg_1816_reg[1]/Q
                         net (fo=1, routed)           0.119     2.003    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter15_outpix_val_V_37_reg_1816[1]
    SLICE_X18Y160        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter16_outpix_val_V_37_reg_1816_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.891     2.098    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X18Y160        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter16_outpix_val_V_37_reg_1816_reg[1]/C
                         clock pessimism             -0.167     1.931    
    SLICE_X18Y160        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     1.986    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter16_outpix_val_V_37_reg_1816_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108_pp0_iter8_reg_reg[0]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.073ns (42.197%)  route 0.100ns (57.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.676ns (routing 0.693ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.766ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.676     1.843    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X21Y124        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.916 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108_reg[0]/Q
                         net (fo=1, routed)           0.100     2.016    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108[0]
    SLICE_X20Y125        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108_pp0_iter8_reg_reg[0]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.943     2.150    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X20Y125        SRL16E                                       r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108_pp0_iter8_reg_reg[0]_srl7/CLK
                         clock pessimism             -0.167     1.983    
    SLICE_X20Y125        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.015     1.998    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108_pp0_iter8_reg_reg[0]_srl7
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      0.999ns (routing 0.388ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.437ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.999     1.110    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X27Y140        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.149 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.033     1.182    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X27Y140        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.131     1.269    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y140        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.154     1.116    
    SLICE_X27Y140        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.163    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 6.875 }
Period(ns):         13.750
Sources:            { design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y104  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[10].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y108  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[11].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y114  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y107  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y106  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[3].IO_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       12.995ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.995ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.782ns  (logic 0.096ns (12.276%)  route 0.686ns (87.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X10Y176        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.686     0.782    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X8Y142         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X8Y142         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                 12.995    

Slack (MET) :             13.015ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.762ns  (logic 0.096ns (12.598%)  route 0.666ns (87.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y172                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/C
    SLICE_X10Y172        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/Q
                         net (fo=1, routed)           0.666     0.762    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[13]
    SLICE_X9Y147         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X9Y147         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                 13.015    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.750ns  (logic 0.096ns (12.800%)  route 0.654ns (87.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X4Y171         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.654     0.750    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X5Y147         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X5Y147         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.705ns  (logic 0.096ns (13.617%)  route 0.609ns (86.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X9Y156         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           0.609     0.705    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X8Y124         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X8Y124         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.705ns  (logic 0.096ns (13.617%)  route 0.609ns (86.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X9Y177         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           0.609     0.705    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X8Y150         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X8Y150         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.101ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.676ns  (logic 0.095ns (14.053%)  route 0.581ns (85.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X8Y177         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.581     0.676    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X8Y148         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X8Y148         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 13.101    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.672ns  (logic 0.096ns (14.286%)  route 0.576ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X8Y173         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.576     0.672    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X8Y149         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X8Y149         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.672ns  (logic 0.095ns (14.137%)  route 0.577ns (85.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X8Y167         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           0.577     0.672    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X8Y144         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X8Y144         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.107ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.670ns  (logic 0.096ns (14.328%)  route 0.574ns (85.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
    SLICE_X9Y177         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/Q
                         net (fo=1, routed)           0.574     0.670    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[14]
    SLICE_X9Y149         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X9Y149         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 13.107    

Slack (MET) :             13.109ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.668ns  (logic 0.096ns (14.371%)  route 0.572ns (85.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X7Y177         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.572     0.668    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X8Y152         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X8Y152         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                 13.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        9.308ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.308ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.719ns  (logic 0.096ns (13.352%)  route 0.623ns (86.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
    SLICE_X0Y123         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/Q
                         net (fo=1, routed)           0.623     0.719    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[25]
    SLICE_X1Y152         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y152         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  9.308    

Slack (MET) :             9.411ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.616ns  (logic 0.098ns (15.909%)  route 0.518ns (84.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X2Y122         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.518     0.616    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X5Y139         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y139         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  9.411    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.565ns  (logic 0.093ns (16.460%)  route 0.472ns (83.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X7Y124         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.472     0.565    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[39]
    SLICE_X7Y150         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y150         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.477ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.550ns  (logic 0.093ns (16.909%)  route 0.457ns (83.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/C
    SLICE_X8Y147         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/Q
                         net (fo=1, routed)           0.457     0.550    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[15]
    SLICE_X8Y158         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y158         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  9.477    

Slack (MET) :             9.477ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.550ns  (logic 0.093ns (16.909%)  route 0.457ns (83.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
    SLICE_X5Y147         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/Q
                         net (fo=1, routed)           0.457     0.550    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[6]
    SLICE_X5Y158         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y158         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  9.477    

Slack (MET) :             9.500ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.527ns  (logic 0.096ns (18.216%)  route 0.431ns (81.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
    SLICE_X6Y145         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/Q
                         net (fo=1, routed)           0.431     0.527    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[5]
    SLICE_X6Y158         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y158         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  9.500    

Slack (MET) :             9.515ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.512ns  (logic 0.096ns (18.750%)  route 0.416ns (81.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
    SLICE_X6Y142         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/Q
                         net (fo=1, routed)           0.416     0.512    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[9]
    SLICE_X6Y153         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y153         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  9.515    

Slack (MET) :             9.522ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.505ns  (logic 0.094ns (18.614%)  route 0.411ns (81.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
    SLICE_X5Y124         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/Q
                         net (fo=1, routed)           0.411     0.505    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[29]
    SLICE_X5Y137         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y137         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  9.522    

Slack (MET) :             9.526ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.501ns  (logic 0.096ns (19.162%)  route 0.405ns (80.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X6Y125         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.405     0.501    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X6Y139         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y139         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  9.526    

Slack (MET) :             9.557ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.470ns  (logic 0.093ns (19.787%)  route 0.377ns (80.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
    SLICE_X5Y149         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/Q
                         net (fo=1, routed)           0.377     0.470    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[3]
    SLICE_X5Y149         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y149         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  9.557    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.196ns (17.297%)  route 0.937ns (82.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     3.063    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.196ns (17.297%)  route 0.937ns (82.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     3.063    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.196ns (17.297%)  route 0.937ns (82.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     3.063    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.196ns (17.297%)  route 0.937ns (82.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     3.063    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.196ns (17.297%)  route 0.937ns (82.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     3.063    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X2Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.196ns (17.297%)  route 0.937ns (82.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     3.063    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X2Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.196ns (17.328%)  route 0.935ns (82.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.748     3.061    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.196ns (17.328%)  route 0.935ns (82.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.748     3.061    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDPE (Recov_GFF2_SLICEM_C_PRE)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.196ns (17.328%)  route 0.935ns (82.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.748     3.061    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.196ns (17.328%)  route 0.935ns (82.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.602ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.543ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.723     1.930    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y88          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.026 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.187     2.213    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y88          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.313 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.748     3.061    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.492    11.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.218    11.877    
                         clock uncertainty           -0.130    11.748    
    SLICE_X2Y89          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072    11.676    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.152%)  route 0.135ns (71.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.347ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y86          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.994     1.132    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y86          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.136     0.996    
    SLICE_X3Y86          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.976    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.152%)  route 0.135ns (71.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.347ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y86          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.994     1.132    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y86          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.136     0.996    
    SLICE_X3Y86          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.976    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.152%)  route 0.135ns (71.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.347ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y86          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.994     1.132    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y86          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.136     0.996    
    SLICE_X3Y86          FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     0.976    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.152%)  route 0.135ns (71.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.347ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y86          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.994     1.132    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y86          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.136     0.996    
    SLICE_X3Y86          FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     0.976    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.152%)  route 0.135ns (71.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.347ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y86          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.990     1.128    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y86          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.136     0.992    
    SLICE_X3Y86          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.972    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.152%)  route 0.135ns (71.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.347ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y86          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.990     1.128    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y86          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.136     0.992    
    SLICE_X3Y86          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.972    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.152%)  route 0.135ns (71.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.347ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y86          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.990     1.128    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y86          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.136     0.992    
    SLICE_X3Y86          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.972    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.152%)  route 0.135ns (71.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.347ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y86          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.990     1.128    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y86          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.136     0.992    
    SLICE_X3Y86          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.972    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.053ns (22.852%)  route 0.179ns (77.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.347ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.147     1.216    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y87          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.997     1.135    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y87          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.130     1.005    
    SLICE_X3Y87          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.985    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.053ns (22.852%)  route 0.179ns (77.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.347ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y86          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y86          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.068 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.147     1.216    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y87          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.997     1.135    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y87          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.130     1.005    
    SLICE_X3Y87          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.985    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.230    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.060ns  (logic 0.147ns (13.868%)  route 0.913ns (86.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.543ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.833     0.833    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y189         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.980 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.080     1.060    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X7Y189         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.524     1.691    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y189         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.050ns (10.707%)  route 0.417ns (89.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.004ns (routing 0.347ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.393     0.393    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y189         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     0.443 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.024     0.467    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X7Y189         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.004     1.142    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y189         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.093ns (7.277%)  route 1.185ns (92.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.602ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.543ns, distribution 0.953ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.699     1.906    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y129         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.999 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.185     3.184    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y86          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.496     1.663    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y86          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.093ns (7.277%)  route 1.185ns (92.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.602ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.543ns, distribution 0.953ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.699     1.906    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y129         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.999 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.185     3.184    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y86          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.496     1.663    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y86          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.275ns  (logic 0.093ns (7.294%)  route 1.182ns (92.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.602ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.543ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.699     1.906    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y129         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.999 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.182     3.181    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y88          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.493     1.660    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y88          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.275ns  (logic 0.093ns (7.294%)  route 1.182ns (92.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.602ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.543ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.699     1.906    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y129         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.999 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.182     3.181    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y88          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.493     1.660    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y88          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.099ns  (logic 0.096ns (8.734%)  route 1.003ns (91.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.602ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.543ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.733     1.940    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/Q
                         net (fo=21, routed)          1.003     3.039    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[6]
    SLICE_X6Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.485     1.652    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X6Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.096ns (10.857%)  route 0.788ns (89.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.602ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.543ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.733     1.940    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/Q
                         net (fo=21, routed)          0.788     2.824    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[4]
    SLICE_X6Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.485     1.652    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X6Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.920ns  (logic 0.093ns (10.109%)  route 0.827ns (89.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.696ns (routing 0.602ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.543ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.696     1.903    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X7Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.996 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]/Q
                         net (fo=1, routed)           0.827     2.823    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[13]
    SLICE_X8Y108         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.506     1.673    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y108         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.096ns (11.743%)  route 0.721ns (88.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.602ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.543ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.728     1.935    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/Q
                         net (fo=21, routed)          0.721     2.753    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[5]
    SLICE_X7Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.482     1.649    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X7Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.721ns  (logic 0.097ns (13.445%)  route 0.624ns (86.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.602ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.543ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.728     1.935    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.032 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/Q
                         net (fo=21, routed)          0.624     2.657    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[7]
    SLICE_X6Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.485     1.652    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X6Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.727ns  (logic 0.093ns (12.798%)  route 0.634ns (87.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.602ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.543ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.699     1.906    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y129         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.999 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         0.634     2.633    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y108         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.491     1.658    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y108         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.307ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.347ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.863     0.974    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[15]/Q
                         net (fo=1, routed)           0.055     1.068    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[15]
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.986     1.124    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.307ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.347ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.871     0.982    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/Q
                         net (fo=1, routed)           0.060     1.081    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[3]
    SLICE_X9Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.996     1.134    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X9Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.866ns (routing 0.307ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.347ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.866     0.977    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X4Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.015 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[10]/Q
                         net (fo=1, routed)           0.067     1.082    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[10]
    SLICE_X4Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.985     1.123    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X4Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.873ns (routing 0.307ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.347ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.873     0.984    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X8Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.023 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]/Q
                         net (fo=1, routed)           0.063     1.086    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0[0]
    SLICE_X8Y99          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.996     1.134    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X8Y99          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.307ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.347ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.872     0.983    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y99          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.021 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/Q
                         net (fo=1, routed)           0.066     1.087    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[29]
    SLICE_X5Y99          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.994     1.132    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X5Y99          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.866ns (routing 0.307ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.347ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.866     0.977    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X4Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.016 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[16]/Q
                         net (fo=1, routed)           0.078     1.094    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[16]
    SLICE_X4Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.985     1.123    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X4Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.307ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.347ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.863     0.974    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.013 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[19]/Q
                         net (fo=1, routed)           0.083     1.096    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[19]
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.986     1.124    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.793%)  route 0.073ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.875ns (routing 0.307ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.347ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.875     0.986    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/m_axi_mm2s_aclk
    SLICE_X12Y92         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.025 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.073     1.098    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X12Y90         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.000     1.138    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X12Y90         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.307ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.347ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.871     0.982    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.020 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[13]/Q
                         net (fo=1, routed)           0.081     1.101    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[13]
    SLICE_X5Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.995     1.133    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X5Y98          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.040ns (31.250%)  route 0.088ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.307ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.347ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.863     0.974    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.014 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/Q
                         net (fo=1, routed)           0.088     1.102    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[17]
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.986     1.124    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X0Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Max Delay             9 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.529ns  (logic 0.096ns (18.135%)  route 0.433ns (81.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.766ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.543ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.896     2.103    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg_0
    SLICE_X11Y125        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.199 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/Q
                         net (fo=2, routed)           0.433     2.632    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y121         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.486     1.653    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y121         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.457ns  (logic 0.096ns (21.007%)  route 0.361ns (78.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.766ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.543ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.912     2.119    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X9Y116         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.215 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.361     2.576    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y114         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.503     1.670    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y114         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.093ns (20.647%)  route 0.357ns (79.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.766ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.543ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.905     2.112    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X10Y120        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.205 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.357     2.562    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y117         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.509     1.676    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y117         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.417ns  (logic 0.096ns (23.001%)  route 0.321ns (76.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.894ns (routing 0.766ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.543ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.894     2.101    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg_1
    SLICE_X10Y122        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.197 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/Q
                         net (fo=2, routed)           0.321     2.518    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X10Y116        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.504     1.671    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X10Y116        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.359ns  (logic 0.093ns (25.905%)  route 0.266ns (74.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.766ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.543ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.895     2.102    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axis_mm2s_aclk
    SLICE_X13Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.195 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.266     2.461    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/Q
    SLICE_X12Y95         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.511     1.678    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axi_mm2s_aclk
    SLICE_X12Y95         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.343ns  (logic 0.096ns (27.958%)  route 0.247ns (72.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.766ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.543ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.904     2.111    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X9Y124         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.207 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/Q
                         net (fo=2, routed)           0.247     2.454    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y119         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.508     1.675    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y119         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.345ns  (logic 0.096ns (27.826%)  route 0.249ns (72.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.766ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.543ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.896     2.103    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/m_axis_mm2s_aclk
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.199 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.249     2.448    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.486     1.653    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/m_axi_mm2s_aclk
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.298ns  (logic 0.097ns (32.550%)  route 0.201ns (67.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.766ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.543ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.896     2.103    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/m_axis_mm2s_aclk
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.200 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.201     2.401    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X10Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.489     1.656    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/m_axi_mm2s_aclk
    SLICE_X10Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.272ns  (logic 0.099ns (36.376%)  route 0.173ns (63.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.766ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.543ns, distribution 0.969ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.902     2.109    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/m_axis_mm2s_aclk
    SLICE_X11Y98         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     2.208 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.173     2.381    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X11Y99         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.512     1.679    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/m_axi_mm2s_aclk
    SLICE_X11Y99         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.127%)  route 0.060ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.388ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.347ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.964     1.075    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/m_axis_mm2s_aclk
    SLICE_X11Y98         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.115 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.060     1.174    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X11Y99         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.999     1.137    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/m_axi_mm2s_aclk
    SLICE_X11Y99         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.388ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.347ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.965     1.076    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/m_axis_mm2s_aclk
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.115 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.068     1.183    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X10Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.989     1.127    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/m_axi_mm2s_aclk
    SLICE_X10Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.388ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.347ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.959     1.070    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X9Y120         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.109 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/Q
                         net (fo=1, routed)           0.084     1.193    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[32]
    SLICE_X8Y120         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.982     1.120    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X8Y120         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.388ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.347ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.968     1.079    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X9Y106         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.119 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.081     1.200    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[33]
    SLICE_X9Y106         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.996     1.134    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X9Y106         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.388ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.347ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.965     1.076    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.116 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.084     1.200    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[10]
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.000     1.138    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.388ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.347ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.965     1.076    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.115 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.086     1.201    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[0]
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.000     1.138    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.388ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.347ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.965     1.076    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.115 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.088     1.203    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.000     1.138    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.388ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.347ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.965     1.076    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.115 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.088     1.203    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.000     1.138    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.388ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.347ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.965     1.076    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.115 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.089     1.204    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[13]
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.000     1.138    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y111        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.388ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.347ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.969     1.080    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X8Y102         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.118 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.086     1.204    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[27]
    SLICE_X8Y102         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.993     1.131    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X8Y102         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.703ns  (logic 0.167ns (9.806%)  route 1.536ns (90.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.690ns (routing 0.693ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.833     0.833    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y189         LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.000 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.703     1.703    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y180        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.690     1.857    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y180        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.051ns (6.818%)  route 0.697ns (93.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.437ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.393     0.393    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y189         LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     0.444 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.304     0.748    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y180        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.097     1.235    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y180        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Max Delay            24 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.489ns  (logic 0.096ns (19.617%)  route 0.393ns (80.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.602ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.693ns, distribution 0.991ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.729     1.936    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg_0
    SLICE_X9Y112         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.032 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/Q
                         net (fo=2, routed)           0.393     2.425    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X10Y118        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.684     1.851    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X10Y118        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.501ns  (logic 0.093ns (18.574%)  route 0.408ns (81.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.602ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.693ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.714     1.921    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X5Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.014 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[9]/Q
                         net (fo=3, routed)           0.408     2.422    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[9]
    SLICE_X10Y93         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.670     1.837    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X10Y93         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.453ns  (logic 0.096ns (21.197%)  route 0.357ns (78.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.602ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.693ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.736     1.943    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X9Y118         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.039 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.357     2.396    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y122         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.671     1.838    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y122         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.455ns  (logic 0.094ns (20.638%)  route 0.361ns (79.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.602ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.693ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.714     1.921    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X5Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     2.015 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[10]/Q
                         net (fo=3, routed)           0.361     2.377    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[10]
    SLICE_X9Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.669     1.836    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X9Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.458ns  (logic 0.093ns (20.328%)  route 0.365ns (79.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.693ns (routing 0.602ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.693ns, distribution 0.990ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.693     1.900    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X7Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.993 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[2]/Q
                         net (fo=3, routed)           0.365     2.357    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[2]
    SLICE_X8Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.683     1.850    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X8Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.419ns  (logic 0.096ns (22.912%)  route 0.323ns (77.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.602ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.693ns, distribution 0.969ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.731     1.938    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/m_axi_mm2s_aclk
    SLICE_X11Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.034 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.323     2.357    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/Q
    SLICE_X13Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.662     1.829    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/m_axis_mm2s_aclk
    SLICE_X13Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.420ns  (logic 0.096ns (22.837%)  route 0.324ns (77.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.602ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.693ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.727     1.934    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_valid_i_reg_1
    SLICE_X8Y116         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.030 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/Q
                         net (fo=2, routed)           0.324     2.355    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X10Y120        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.675     1.842    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X10Y120        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.423ns  (logic 0.093ns (22.008%)  route 0.330ns (77.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.602ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.693ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.721     1.928    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X10Y116        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.021 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.330     2.350    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y122         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.675     1.842    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y122         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.426ns  (logic 0.097ns (22.762%)  route 0.329ns (77.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.602ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.693ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.715     1.922    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X8Y92          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.019 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/Q
                         net (fo=3, routed)           0.329     2.348    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[3]
    SLICE_X10Y94         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.672     1.839    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X10Y94         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.418ns  (logic 0.097ns (23.200%)  route 0.321ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.602ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.693ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        1.716     1.923    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X8Y92          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.020 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/Q
                         net (fo=3, routed)           0.321     2.341    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[7]
    SLICE_X10Y94         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.672     1.839    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X10Y94         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.307ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.437ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.845     0.956    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X8Y151         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.994 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.060     1.054    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[38]
    SLICE_X8Y151         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.072     1.210    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X8Y151         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.307ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.437ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.850     0.961    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X7Y142         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.999 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/Q
                         net (fo=1, routed)           0.060     1.059    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[14]
    SLICE_X7Y142         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.081     1.219    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X7Y142         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.842ns (routing 0.307ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.437ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.842     0.953    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X7Y151         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.992 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.069     1.061    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[36]
    SLICE_X7Y153         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.077     1.215    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X7Y153         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.842ns (routing 0.307ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.437ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.842     0.953    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X6Y145         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.992 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/Q
                         net (fo=1, routed)           0.075     1.067    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[8]
    SLICE_X6Y145         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.080     1.218    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X6Y145         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.854ns (routing 0.307ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.437ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.854     0.965    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X3Y124         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.004 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           0.074     1.078    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[18]
    SLICE_X3Y124         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.087     1.225    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X3Y124         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.852ns (routing 0.307ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.437ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.852     0.963    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X6Y128         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.002 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/Q
                         net (fo=1, routed)           0.079     1.081    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[22]
    SLICE_X6Y128         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.085     1.223    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X6Y128         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.846ns (routing 0.307ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.437ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.846     0.957    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X5Y146         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.995 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/Q
                         net (fo=1, routed)           0.086     1.081    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[7]
    SLICE_X5Y146         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.081     1.219    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X5Y146         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.852ns (routing 0.307ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.437ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.852     0.963    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X9Y147         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.002 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/Q
                         net (fo=1, routed)           0.079     1.081    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[12]
    SLICE_X9Y147         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.073     1.211    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X9Y147         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.307ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.437ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.876     0.987    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axi_mm2s_aclk
    SLICE_X11Y96         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.026 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.056     1.082    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X11Y95         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.086     1.224    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_aclk
    SLICE_X11Y95         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.307ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.437ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=3677, routed)        0.847     0.958    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X7Y145         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.996 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/Q
                         net (fo=1, routed)           0.086     1.082    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[10]
    SLICE_X7Y145         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.080     1.218    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X7Y145         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Max Delay          1166 Endpoints
Min Delay          1166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 1.044ns (25.111%)  route 3.114ns (74.889%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.693ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     6.044 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.072    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1_n_5
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     6.218 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[15]_i_2/O[7]
                         net (fo=1, routed)           0.031     6.249    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_103
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.644     1.811    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 1.043ns (25.093%)  route 3.114ns (74.907%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.693ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     6.044 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.072    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1_n_5
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     6.217 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.031     6.248    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_105
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.644     1.811    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.027ns (24.798%)  route 3.115ns (75.202%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.693ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     6.044 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.072    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1_n_5
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     6.201 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.032     6.233    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_104
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.644     1.811    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.120ns  (logic 1.007ns (24.445%)  route 3.113ns (75.555%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.693ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     6.044 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.072    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1_n_5
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     6.181 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.030     6.211    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_106
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.644     1.811    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.117ns  (logic 1.002ns (24.341%)  route 3.115ns (75.659%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.693ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     6.044 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.072    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1_n_5
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     6.176 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.032     6.208    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_107
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.640     1.807    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.109ns  (logic 0.995ns (24.218%)  route 3.114ns (75.782%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.693ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     6.044 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.072    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1_n_5
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     6.169 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.031     6.200    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_109
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.640     1.807    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 0.984ns (24.009%)  route 3.115ns (75.991%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.693ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     6.044 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.072    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1_n_5
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     6.158 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.032     6.190    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_108
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.640     1.807    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 0.970ns (23.760%)  route 3.113ns (76.240%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.693ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     6.044 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.072    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1_n_5
    SLICE_X15Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     6.144 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.030     6.174    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_110
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.640     1.807    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y144        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 0.992ns (24.329%)  route 3.086ns (75.671%))
  Logic Levels:           7  (CARRY8=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.693ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.244     6.138 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.031     6.169    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_111
    SLICE_X15Y143        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.655     1.822    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y143        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.076ns  (logic 0.990ns (24.291%)  route 3.086ns (75.709%))
  Logic Levels:           7  (CARRY8=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.766ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.693ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.884     2.091    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.186 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[15]/Q
                         net (fo=7, routed)           0.862     3.048    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7_0[12]
    SLICE_X17Y129        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.110 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10/O
                         net (fo=1, routed)           0.046     3.156    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_10_n_5
    SLICE_X17Y129        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     3.256 f  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_7/O
                         net (fo=4, routed)           0.179     3.435    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X17Y132        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     3.551 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_reg_5028[0]_i_2/O
                         net (fo=2, routed)           0.184     3.735    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028_reg[0]
    SLICE_X18Y130        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.851 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln520_reg_5028[0]_i_1/O
                         net (fo=35, routed)          0.824     4.675    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/icmp_ln520_fu_2051_p2251_in
    SLICE_X13Y153        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     4.764 f  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/zonePlateVDelta[15]_i_4/O
                         net (fo=34, routed)          0.505     5.270    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1285_reg_50730
    SLICE_X14Y143        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.170     5.440 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8/O
                         net (fo=1, routed)           0.454     5.894    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta[7]_i_8_n_5
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.242     6.136 r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/zonePlateVDelta_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.031     6.167    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U_n_113
    SLICE_X15Y143        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.655     1.822    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X15Y143        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVDelta_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.388ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.437ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.947     1.058    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.097 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[5]/Q
                         net (fo=3, routed)           0.027     1.123    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[15]_0[5]
    SLICE_X11Y141        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.146 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta[5]_i_1/O
                         net (fo=1, routed)           0.015     1.161    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/or9_out[5]
    SLICE_X11Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.074     1.212    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.750%)  route 0.044ns (41.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.388ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.437ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.947     1.058    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.097 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[14]/Q
                         net (fo=3, routed)           0.029     1.125    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[15]_0[14]
    SLICE_X11Y142        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.148 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX[14]_i_1/O
                         net (fo=1, routed)           0.015     1.163    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/or14_out[14]
    SLICE_X11Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.074     1.212    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/empty_reg_421_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.357%)  route 0.060ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.388ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.437ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.954     1.065    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y128        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y128        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.104 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorG_reg[0]/Q
                         net (fo=3, routed)           0.060     1.164    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/empty_reg_421_reg[7]_0[0]
    SLICE_X16Y129        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/empty_reg_421_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.083     1.221    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/ap_clk
    SLICE_X16Y129        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/empty_reg_421_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.291%)  route 0.047ns (43.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.388ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.437ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.947     1.058    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.097 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[7]/Q
                         net (fo=3, routed)           0.031     1.128    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[15]_0[7]
    SLICE_X11Y141        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.150 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta[7]_i_1/O
                         net (fo=1, routed)           0.016     1.166    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/or9_out[7]
    SLICE_X11Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.074     1.212    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContStart_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/Zplate_Hor_Control_Start_read_reg_4916_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.041ns (41.130%)  route 0.059ns (58.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.388ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.437ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.956     1.067    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X13Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContStart_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.108 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContStart_reg[10]/Q
                         net (fo=3, routed)           0.059     1.166    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/Zplate_Hor_Control_Start_read_reg_4916_reg[15]_0[10]
    SLICE_X14Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/Zplate_Hor_Control_Start_read_reg_4916_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.082     1.220    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_clk
    SLICE_X14Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/Zplate_Hor_Control_Start_read_reg_4916_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.060ns (54.703%)  route 0.050ns (45.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.388ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.437ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.947     1.058    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X12Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.096 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[9]/Q
                         net (fo=3, routed)           0.029     1.125    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[15]_0[9]
    SLICE_X12Y141        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.147 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX[9]_i_1/O
                         net (fo=1, routed)           0.021     1.168    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/or14_out[9]
    SLICE_X12Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.076     1.214    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X12Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.062ns (57.746%)  route 0.045ns (42.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.388ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.437ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.950     1.061    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.100 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[8]/Q
                         net (fo=3, routed)           0.030     1.130    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[8]
    SLICE_X14Y142        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.153 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta[8]_i_1/O
                         net (fo=1, routed)           0.015     1.168    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/or11_out[8]
    SLICE_X14Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.078     1.216    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y142        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.062ns (57.746%)  route 0.045ns (42.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.388ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.437ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.950     1.061    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y140        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.100 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[5]/Q
                         net (fo=3, routed)           0.030     1.130    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[5]
    SLICE_X16Y140        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.153 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta[5]_i_1/O
                         net (fo=1, routed)           0.015     1.168    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/or11_out[5]
    SLICE_X16Y140        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.078     1.216    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y140        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ovrlayId_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ovrlayId_load_read_reg_839_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.804%)  route 0.070ns (64.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.388ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.437ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.948     1.059    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X18Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ovrlayId_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.098 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ovrlayId_reg[2]/Q
                         net (fo=3, routed)           0.070     1.168    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ovrlayId_load_read_reg_839_reg[7]_0[2]
    SLICE_X19Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ovrlayId_load_read_reg_839_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.074     1.212    design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_clk
    SLICE_X19Y141        FDRE                                         r  design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ovrlayId_load_read_reg_839_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.666%)  route 0.044ns (41.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.952ns (routing 0.388ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.437ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.952     1.063    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X19Y138        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y138        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.102 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[0]/Q
                         net (fo=3, routed)           0.027     1.128    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[15]_0[0]
    SLICE_X19Y138        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.151 r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta[0]_i_1/O
                         net (fo=1, routed)           0.017     1.168    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/or9_out[0]
    SLICE_X19Y138        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.081     1.219    design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ap_clk
    SLICE_X19Y138        FDRE                                         r  design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.493ns  (logic 1.205ns (80.715%)  route 0.288ns (19.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.766ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        2.012     9.094    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y115
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y115
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.518     9.612 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.288     9.900    hdmi_out_data_OBUF[0]
    T6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.687    10.587 r  hdmi_out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.587    hdmi_out_data[0]
    T6                                                                r  hdmi_out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.528ns  (logic 1.242ns (81.283%)  route 0.286ns (18.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.766ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.977     9.059    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y125
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y125
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.537     9.596 r  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/OQ
                         net (fo=1, routed)           0.286     9.882    hdmi_out_hsync_OBUF
    K4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.705    10.587 r  hdmi_out_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.587    hdmi_out_hsync
    K4                                                                r  hdmi_out_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[3].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.500ns  (logic 1.212ns (80.801%)  route 0.288ns (19.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.766ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.985     9.067    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[3].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.538     9.605 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[3].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.288     9.893    hdmi_out_data_OBUF[3]
    U9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.674    10.567 r  hdmi_out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.567    hdmi_out_data[3]
    U9                                                                r  hdmi_out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.498ns  (logic 1.212ns (80.908%)  route 0.286ns (19.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.766ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.978     9.060    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y112
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y112
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.537     9.597 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.286     9.883    hdmi_out_data_OBUF[6]
    R7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.675    10.558 r  hdmi_out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.558    hdmi_out_data[6]
    R7                                                                r  hdmi_out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.499ns  (logic 1.213ns (80.921%)  route 0.286ns (19.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.766ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.974     9.056    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y138
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y138
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.537     9.593 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.286     9.879    hdmi_out_data_OBUF[7]
    N9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.676    10.555 r  hdmi_out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.555    hdmi_out_data[7]
    N9                                                                r  hdmi_out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[11].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.487ns  (logic 1.197ns (80.502%)  route 0.290ns (19.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.766ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.985     9.067    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[11].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.524     9.591 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[11].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.290     9.881    hdmi_out_data_OBUF[11]
    U8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.673    10.554 r  hdmi_out_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.554    hdmi_out_data[11]
    U8                                                                r  hdmi_out_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.476ns  (logic 1.190ns (80.630%)  route 0.286ns (19.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.987ns (routing 0.766ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.987     9.069    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y114
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y114
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.508     9.577 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.286     9.863    hdmi_out_data_OBUF[1]
    R6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.682    10.545 r  hdmi_out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.545    hdmi_out_data[1]
    R6                                                                r  hdmi_out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 1.212ns (82.280%)  route 0.261ns (17.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.766ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.985     9.067    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y126
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y126
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.507     9.574 r  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/OQ
                         net (fo=1, routed)           0.261     9.835    hdmi_out_vsync_OBUF
    K3                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.705    10.540 r  hdmi_out_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.540    hdmi_out_vsync
    K3                                                                r  hdmi_out_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.452ns  (logic 1.169ns (80.506%)  route 0.283ns (19.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.766ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.986     9.068    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.491     9.559 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.283     9.842    hdmi_out_data_OBUF[2]
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.678    10.520 r  hdmi_out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.520    hdmi_out_data[2]
    V9                                                                r  hdmi_out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.443ns  (logic 1.182ns (81.909%)  route 0.261ns (18.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.766ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        1.986     9.068    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y113
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y113
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.507     9.575 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.261     9.836    hdmi_out_data_OBUF[4]
    T7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.675    10.511 r  hdmi_out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.511    hdmi_out_data[4]
    T7                                                                r  hdmi_out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.519ns (82.243%)  route 0.112ns (17.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.388ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.975     1.086    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y131
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y131
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.201     1.287 r  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/OQ
                         net (fo=1, routed)           0.112     1.399    hdmi_out_clk_OBUF
    L6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.318     1.717 r  hdmi_out_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.717    hdmi_out_clk
    L6                                                                r  hdmi_out_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[8].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.520ns (82.272%)  route 0.112ns (17.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.977ns (routing 0.388ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.977     1.088    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[8].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.201     1.289 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[8].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.112     1.401    hdmi_out_data_OBUF[8]
    Y8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.319     1.720 r  hdmi_out_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.720    hdmi_out_data[8]
    Y8                                                                r  hdmi_out_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[9].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.528ns (82.630%)  route 0.111ns (17.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.388ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.976     1.087    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[9].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.215     1.302 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[9].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.111     1.413    hdmi_out_data_OBUF[9]
    V8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.313     1.726 r  hdmi_out_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.726    hdmi_out_data[9]
    V8                                                                r  hdmi_out_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[5].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.530ns (83.084%)  route 0.108ns (16.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.388ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.982     1.093    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[5].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.217     1.310 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[5].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.108     1.418    hdmi_out_data_OBUF[5]
    N8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.313     1.731 r  hdmi_out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.731    hdmi_out_data[5]
    N8                                                                r  hdmi_out_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.529ns (83.044%)  route 0.108ns (16.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.388ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.984     1.095    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y113
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y113
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.217     1.312 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.108     1.420    hdmi_out_data_OBUF[4]
    T7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.312     1.732 r  hdmi_out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.732    hdmi_out_data[4]
    T7                                                                r  hdmi_out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.534ns (82.791%)  route 0.111ns (17.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.388ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.984     1.095    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.219     1.314 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.111     1.425    hdmi_out_data_OBUF[2]
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.315     1.740 r  hdmi_out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.740    hdmi_out_data[2]
    V9                                                                r  hdmi_out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.540ns (82.829%)  route 0.112ns (17.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.977ns (routing 0.388ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.977     1.088    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y138
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y138
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.227     1.315 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.112     1.427    hdmi_out_data_OBUF[7]
    N9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.313     1.740 r  hdmi_out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.740    hdmi_out_data[7]
    N9                                                                r  hdmi_out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.539ns (82.803%)  route 0.112ns (17.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.388ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.979     1.090    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y112
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y112
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.227     1.317 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.112     1.429    hdmi_out_data_OBUF[6]
    R7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.312     1.741 r  hdmi_out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.741    hdmi_out_data[6]
    R7                                                                r  hdmi_out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_de
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.550ns (83.218%)  route 0.111ns (16.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.388ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.971     1.082    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y130
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y130
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.233     1.315 r  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/OQ
                         net (fo=1, routed)           0.111     1.426    hdmi_out_de_OBUF
    L7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.317     1.743 r  hdmi_out_de_OBUF_inst/O
                         net (fo=0)                   0.000     1.743    hdmi_out_de
    L7                                                                r  hdmi_out_de (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.535ns (82.426%)  route 0.114ns (17.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.985ns (routing 0.388ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6560, routed)        0.985     1.096    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y114
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y114
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.215     1.311 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.114     1.425    hdmi_out_data_OBUF[1]
    R6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.320     1.745 r  hdmi_out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.745    hdmi_out_data[1]
    R6                                                                r  hdmi_out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





