<?xml version="1.0"?>
<dblpperson name="Teck Chuan Lim" pid="225/6923" n="2">
<person key="homepages/225/6923" mdate="2018-08-30">
<author pid="225/6923">Teck Chuan Lim</author>
</person>
<r><article key="journals/jrtip/LamLWCJ19" mdate="2020-06-18">
<author orcid="0000-0002-8346-2635" pid="74/1907">Siew-Kei Lam</author>
<author pid="225/6923">Teck Chuan Lim</author>
<author pid="119/4173">Meiqing Wu</author>
<author pid="17/1169">Bin Cao</author>
<author pid="225/6873">Bhavan A. Jasani</author>
<title>Data-path unrolling with logic folding for area-time-efficient FPGA-based FAST corner detector.</title>
<pages>2147-2158</pages>
<year>2019</year>
<volume>16</volume>
<journal>J. Real Time Image Process.</journal>
<number>6</number>
<ee>https://doi.org/10.1007/s11554-017-0725-0</ee>
<url>db/journals/jrtip/jrtip16.html#LamLWCJ19</url>
</article>
</r>
<r><article key="journals/tcas/LamLWCJ18" mdate="2020-05-27">
<author orcid="0000-0002-8346-2635" pid="74/1907">Siew-Kei Lam</author>
<author pid="225/6923">Teck Chuan Lim</author>
<author pid="119/4173">Meiqing Wu</author>
<author pid="17/1169">Bin Cao</author>
<author pid="225/6873">Bhavan A. Jasani</author>
<title>Area-Time Efficient FAST Corner Detector Using Data-Path Transposition.</title>
<pages>1224-1228</pages>
<year>2018</year>
<volume>65-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCSII.2017.2752259</ee>
<url>db/journals/tcas/tcasII65.html#LamLWCJ18</url>
</article>
</r>
<coauthors n="4" nc="1">
<co c="0"><na f="c/Cao:Bin" pid="17/1169">Bin Cao</na></co>
<co c="0"><na f="j/Jasani:Bhavan_A=" pid="225/6873">Bhavan A. Jasani</na></co>
<co c="0"><na f="l/Lam:Siew=Kei" pid="74/1907">Siew-Kei Lam</na></co>
<co c="0"><na f="w/Wu:Meiqing" pid="119/4173">Meiqing Wu</na></co>
</coauthors>
</dblpperson>

