

================================================================
== Vivado HLS Report for 'get_lines_lsl'
================================================================
* Date:           Wed Mar 18 11:34:39 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 16.715 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |       19|      691| 0.950 us | 34.550 us |   19|  691|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_lines_lsl_label15        |       18|      690|  3 ~ 115 |          -|          -|     6|    no    |
        | + get_lines_lsl_label0        |       12|       12|         2|          1|          1|    12|    yes   |
        | + least_squares_line_label10  |       26|       26|         5|          2|          1|    12|    yes   |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 2, D = 5, States = { 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 83 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%lines_founded_write_s = alloca i1"   --->   Operation 84 'alloca' 'lines_founded_write_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.76ns)   --->   "store i1 false, i1* %lines_founded_write_s" [./wd_stage_2.h:352]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 86 [1/1] (1.76ns)   --->   "br label %._crit_edge.i" [./wd_stage_2.h:352]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%line_index_0_i = phi i3 [ 0, %entry ], [ %line_index, %._crit_edge.i.backedge ]"   --->   Operation 87 'phi' 'line_index_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.13ns)   --->   "%icmp_ln352 = icmp eq i3 %line_index_0_i, -2" [./wd_stage_2.h:352]   --->   Operation 88 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 89 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.65ns)   --->   "%line_index = add i3 %line_index_0_i, 1" [./wd_stage_2.h:352]   --->   Operation 90 'add' 'line_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln352, label %get_lines_lsl.exit, label %0" [./wd_stage_2.h:352]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i3 %line_index_0_i to i64" [./wd_stage_2.h:353]   --->   Operation 92 'zext' 'zext_ln353' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%line_bases_addr = getelementptr [6 x i17]* @line_bases, i64 0, i64 %zext_ln353" [./wd_stage_2.h:353]   --->   Operation 93 'getelementptr' 'line_bases_addr' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.32ns)   --->   "%line_bases_load = load i17* %line_bases_addr, align 4" [./wd_stage_2.h:353]   --->   Operation 94 'load' 'line_bases_load' <Predicate = (!icmp_ln352)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%lines_founded_write_1 = load i1* %lines_founded_write_s" [./wd_stage_2.h:348]   --->   Operation 95 'load' 'lines_founded_write_1' <Predicate = (icmp_ln352)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "ret i1 %lines_founded_write_1" [./wd_stage_2.h:348]   --->   Operation 96 'ret' <Predicate = (icmp_ln352)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i3 %line_index_0_i to i8" [./wd_stage_2.h:352]   --->   Operation 97 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str31) nounwind" [./wd_stage_2.h:352]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%line_bases_load = load i17* %line_bases_addr, align 4" [./wd_stage_2.h:353]   --->   Operation 99 'load' 'line_bases_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %line_bases_load, i32 16)" [./wd_stage_2.h:353]   --->   Operation 100 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_35, label %hls_label_16_begin, label %._crit_edge.i.backedge" [./wd_stage_2.h:353]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [./wd_stage_2.h:353]   --->   Operation 102 'specregionbegin' 'tmp_i' <Predicate = (tmp_35)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.76ns)   --->   "br label %1" [./wd_stage_2.h:356]   --->   Operation 103 'br' <Predicate = (tmp_35)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%s_index_0_i = phi i4 [ 0, %hls_label_16_begin ], [ %s_index, %get_lines_lsl_label0 ]"   --->   Operation 104 'phi' 's_index_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln356 = icmp eq i4 %s_index_0_i, -4" [./wd_stage_2.h:356]   --->   Operation 105 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 106 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.73ns)   --->   "%s_index = add i4 %s_index_0_i, 1" [./wd_stage_2.h:356]   --->   Operation 107 'add' 's_index' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln356, label %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader, label %get_lines_lsl_label0" [./wd_stage_2.h:356]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %s_index_0_i, i3 0)" [./wd_stage_2.h:357]   --->   Operation 109 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln357_1 = zext i7 %shl_ln to i8" [./wd_stage_2.h:357]   --->   Operation 110 'zext' 'zext_ln357_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln357_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %s_index_0_i, i1 false)" [./wd_stage_2.h:357]   --->   Operation 111 'bitconcatenate' 'shl_ln357_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln357_2 = zext i5 %shl_ln357_1 to i8" [./wd_stage_2.h:357]   --->   Operation 112 'zext' 'zext_ln357_2' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln357 = sub i8 %zext_ln357_1, %zext_ln357_2" [./wd_stage_2.h:357]   --->   Operation 113 'sub' 'sub_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln357 = add i8 %zext_ln352, %sub_ln357" [./wd_stage_2.h:357]   --->   Operation 114 'add' 'add_ln357' <Predicate = (!icmp_ln356)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln357 = sext i8 %add_ln357 to i32" [./wd_stage_2.h:357]   --->   Operation 115 'sext' 'sext_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln357_3 = zext i32 %sext_ln357 to i64" [./wd_stage_2.h:357]   --->   Operation 116 'zext' 'zext_ln357_3' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%centroids_addr = getelementptr [72 x i48]* @centroids, i64 0, i64 %zext_ln357_3" [./wd_stage_2.h:357]   --->   Operation 117 'getelementptr' 'centroids_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%centroids_load = load i48* %centroids_addr, align 8" [./wd_stage_2.h:357]   --->   Operation 118 'load' 'centroids_load' <Predicate = (!icmp_ln356)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str33) nounwind" [./wd_stage_2.h:357]   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_58_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str33)" [./wd_stage_2.h:357]   --->   Operation 120 'specregionbegin' 'tmp_58_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:357]   --->   Operation 121 'specpipeline' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i4 %s_index_0_i to i64" [./wd_stage_2.h:357]   --->   Operation 122 'zext' 'zext_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_5 : Operation 123 [1/2] (3.25ns)   --->   "%centroids_load = load i48* %centroids_addr, align 8" [./wd_stage_2.h:357]   --->   Operation 123 'load' 'centroids_load' <Predicate = (!icmp_ln356)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%line_centroids_addr = getelementptr [12 x i48]* @line_centroids, i64 0, i64 %zext_ln357" [./wd_stage_2.h:357]   --->   Operation 124 'getelementptr' 'line_centroids_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (2.32ns)   --->   "store i48 %centroids_load, i48* %line_centroids_addr, align 8" [./wd_stage_2.h:357]   --->   Operation 125 'store' <Predicate = (!icmp_ln356)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str33, i32 %tmp_58_i)" [./wd_stage_2.h:357]   --->   Operation 126 'specregionend' 'empty' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %1" [./wd_stage_2.h:356]   --->   Operation 127 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 128 [1/1] (1.76ns)   --->   "br label %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv" [./wd_stage_2.h:186->./wd_stage_2.h:360]   --->   Operation 128 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%sum_x_0_i = phi i20 [ %sum_x, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]"   --->   Operation 129 'phi' 'sum_x_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%sum_y_0_i = phi i32 [ %sum_y, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]"   --->   Operation 130 'phi' 'sum_y_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%sum_xy_0_i = phi i32 [ %sum_xy, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]"   --->   Operation 131 'phi' 'sum_xy_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sum_xx_0_i = phi i32 [ %sum_xx, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]"   --->   Operation 132 'phi' 'sum_xx_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]"   --->   Operation 133 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.30ns)   --->   "%icmp_ln186 = icmp eq i4 %i_0_i, -4" [./wd_stage_2.h:186->./wd_stage_2.h:360]   --->   Operation 134 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 135 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i, 1" [./wd_stage_2.h:186->./wd_stage_2.h:360]   --->   Operation 136 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %least_squares_line.1.exit, label %least_squares_line_label10" [./wd_stage_2.h:186->./wd_stage_2.h:360]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i4 %i_0_i to i64" [./wd_stage_2.h:188->./wd_stage_2.h:360]   --->   Operation 138 'zext' 'zext_ln188' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%line_centroids_addr_1 = getelementptr [12 x i48]* @line_centroids, i64 0, i64 %zext_ln188" [./wd_stage_2.h:188->./wd_stage_2.h:360]   --->   Operation 139 'getelementptr' 'line_centroids_addr_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_7 : Operation 140 [2/2] (2.32ns)   --->   "%line_centroids_load = load i48* %line_centroids_addr_1, align 8" [./wd_stage_2.h:188->./wd_stage_2.h:360]   --->   Operation 140 'load' 'line_centroids_load' <Predicate = (!icmp_ln186)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>

State 8 <SV = 6> <Delay = 13.3>
ST_8 : Operation 141 [1/2] (2.32ns)   --->   "%line_centroids_load = load i48* %line_centroids_addr_1, align 8" [./wd_stage_2.h:188->./wd_stage_2.h:360]   --->   Operation 141 'load' 'line_centroids_load' <Predicate = (!icmp_ln186)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i48 %line_centroids_load to i16" [./wd_stage_2.h:188->./wd_stage_2.h:360]   --->   Operation 142 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i16 %trunc_ln188 to i32" [./wd_stage_2.h:188->./wd_stage_2.h:360]   --->   Operation 143 'zext' 'zext_ln188_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i16 %trunc_ln188 to i20" [./wd_stage_2.h:188->./wd_stage_2.h:360]   --->   Operation 144 'zext' 'zext_ln188_2' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (2.19ns)   --->   "%sum_x = add i20 %sum_x_0_i, %zext_ln188_2" [./wd_stage_2.h:188->./wd_stage_2.h:360]   --->   Operation 145 'add' 'sum_x' <Predicate = (!icmp_ln186)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%centroids_y_1_load_n = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %line_centroids_load, i32 16, i32 47)" [./wd_stage_2.h:189->./wd_stage_2.h:360]   --->   Operation 146 'partselect' 'centroids_y_1_load_n' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (2.55ns)   --->   "%sum_y = add i32 %sum_y_0_i, %centroids_y_1_load_n" [./wd_stage_2.h:189->./wd_stage_2.h:360]   --->   Operation 147 'add' 'sum_y' <Predicate = (!icmp_ln186)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (8.51ns)   --->   "%mul_ln190 = mul nsw i32 %zext_ln188_1, %centroids_y_1_load_n" [./wd_stage_2.h:190->./wd_stage_2.h:360]   --->   Operation 148 'mul' 'mul_ln190' <Predicate = (!icmp_ln186)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (2.55ns)   --->   "%sum_xy = add i32 %sum_xy_0_i, %mul_ln190" [./wd_stage_2.h:190->./wd_stage_2.h:360]   --->   Operation 149 'add' 'sum_xy' <Predicate = (!icmp_ln186)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [3/3] (1.05ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_1, %zext_ln188_1" [./wd_stage_2.h:191->./wd_stage_2.h:360]   --->   Operation 150 'mul' 'mul_ln191' <Predicate = (!icmp_ln186)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 7> <Delay = 1.05>
ST_9 : Operation 151 [2/3] (1.05ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_1, %zext_ln188_1" [./wd_stage_2.h:191->./wd_stage_2.h:360]   --->   Operation 151 'mul' 'mul_ln191' <Predicate = (!icmp_ln186)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 2.10>
ST_10 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_1, %zext_ln188_1" [./wd_stage_2.h:191->./wd_stage_2.h:360]   --->   Operation 152 'mul' 'mul_ln191' <Predicate = (!icmp_ln186)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_xx = add i32 %sum_xx_0_i, %mul_ln191" [./wd_stage_2.h:191->./wd_stage_2.h:360]   --->   Operation 153 'add' 'sum_xx' <Predicate = (!icmp_ln186)> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 9> <Delay = 2.10>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str22) nounwind" [./wd_stage_2.h:187->./wd_stage_2.h:360]   --->   Operation 154 'specloopname' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str22)" [./wd_stage_2.h:187->./wd_stage_2.h:360]   --->   Operation 155 'specregionbegin' 'tmp_i1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:187->./wd_stage_2.h:360]   --->   Operation 156 'specpipeline' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_11 : Operation 157 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_xx = add i32 %sum_xx_0_i, %mul_ln191" [./wd_stage_2.h:191->./wd_stage_2.h:360]   --->   Operation 157 'add' 'sum_xx' <Predicate = (!icmp_ln186)> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str22, i32 %tmp_i1)" [./wd_stage_2.h:192->./wd_stage_2.h:360]   --->   Operation 158 'specregionend' 'empty_159' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv" [./wd_stage_2.h:186->./wd_stage_2.h:360]   --->   Operation 159 'br' <Predicate = (!icmp_ln186)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 16.6>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln6 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %sum_xy_0_i, i4 0)" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 160 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln731 = zext i36 %shl_ln6 to i37" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 161 'zext' 'zext_ln731' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln731_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %sum_xy_0_i, i2 0)" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 162 'bitconcatenate' 'shl_ln731_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln731_1 = zext i34 %shl_ln731_1 to i37" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 163 'zext' 'zext_ln731_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (2.71ns)   --->   "%sub_ln731 = sub i37 %zext_ln731, %zext_ln731_1" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 164 'sub' 'sub_ln731' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln731 = sext i37 %sub_ln731 to i48" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 165 'sext' 'sext_ln731' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln731_2 = zext i20 %sum_x_0_i to i48" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 166 'zext' 'zext_ln731_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln731_3 = zext i20 %sum_x_0_i to i40" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 167 'zext' 'zext_ln731_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln731_4 = zext i32 %sum_y_0_i to i48" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 168 'zext' 'zext_ln731_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (8.51ns)   --->   "%mul_ln731 = mul i48 %zext_ln731_2, %zext_ln731_4" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 169 'mul' 'mul_ln731' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (3.10ns)   --->   "%sub_ln731_1 = sub i48 %sext_ln731, %mul_ln731" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 170 'sub' 'sub_ln731_1' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln731_2 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %sum_xx_0_i, i4 0)" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 171 'bitconcatenate' 'shl_ln731_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln731_5 = zext i36 %shl_ln731_2 to i37" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 172 'zext' 'zext_ln731_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln731_3 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %sum_xx_0_i, i2 0)" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 173 'bitconcatenate' 'shl_ln731_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln731_6 = zext i34 %shl_ln731_3 to i37" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 174 'zext' 'zext_ln731_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (2.71ns)   --->   "%sub_ln731_2 = sub i37 %zext_ln731_5, %zext_ln731_6" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 175 'sub' 'sub_ln731_2' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln731_1 = sext i37 %sub_ln731_2 to i41" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 176 'sext' 'sext_ln731_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (5.86ns)   --->   "%mul_ln731_1 = mul i40 %zext_ln731_3, %zext_ln731_3" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 177 'mul' 'mul_ln731_1' <Predicate = true> <Delay = 5.86> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln731_7 = zext i40 %mul_ln731_1 to i41" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 178 'zext' 'zext_ln731_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (2.87ns)   --->   "%sub_ln731_3 = sub i41 %sext_ln731_1, %zext_ln731_7" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 179 'sub' 'sub_ln731_3' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%tmp = call i49 @_ssdm_op_BitConcatenate.i49.i41.i8(i41 %sub_ln731_3, i8 0)" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 180 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%t_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln731_1, i16 0)" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 181 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i49 %tmp to i64" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 182 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [68/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i20 %sum_x_0_i to i42" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 184 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (6.32ns)   --->   "%mul_ln196_1 = mul i42 1398102, %zext_ln196_2" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 185 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_37 = call i18 @_ssdm_op_PartSelect.i18.i42.i32.i32(i42 %mul_ln196_1, i32 24, i32 41)" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 186 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 5.07>
ST_13 : Operation 187 [67/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 5.07>
ST_14 : Operation 188 [66/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 5.07>
ST_15 : Operation 189 [65/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 5.07>
ST_16 : Operation 190 [64/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 5.07>
ST_17 : Operation 191 [63/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 5.07>
ST_18 : Operation 192 [62/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 5.07>
ST_19 : Operation 193 [61/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 5.07>
ST_20 : Operation 194 [60/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 5.07>
ST_21 : Operation 195 [59/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 5.07>
ST_22 : Operation 196 [58/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 5.07>
ST_23 : Operation 197 [57/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 5.07>
ST_24 : Operation 198 [56/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 5.07>
ST_25 : Operation 199 [55/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 5.07>
ST_26 : Operation 200 [54/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 5.07>
ST_27 : Operation 201 [53/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 5.07>
ST_28 : Operation 202 [52/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 5.07>
ST_29 : Operation 203 [51/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 5.07>
ST_30 : Operation 204 [50/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 5.07>
ST_31 : Operation 205 [49/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 5.07>
ST_32 : Operation 206 [48/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 5.07>
ST_33 : Operation 207 [47/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 5.07>
ST_34 : Operation 208 [46/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 5.07>
ST_35 : Operation 209 [45/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 30> <Delay = 5.07>
ST_36 : Operation 210 [44/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 31> <Delay = 5.07>
ST_37 : Operation 211 [43/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 32> <Delay = 5.07>
ST_38 : Operation 212 [42/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 33> <Delay = 5.07>
ST_39 : Operation 213 [41/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 34> <Delay = 5.07>
ST_40 : Operation 214 [40/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 5.07>
ST_41 : Operation 215 [39/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 215 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 5.07>
ST_42 : Operation 216 [38/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 37> <Delay = 5.07>
ST_43 : Operation 217 [37/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 38> <Delay = 5.07>
ST_44 : Operation 218 [36/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 39> <Delay = 5.07>
ST_45 : Operation 219 [35/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 40> <Delay = 5.07>
ST_46 : Operation 220 [34/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 41> <Delay = 5.07>
ST_47 : Operation 221 [33/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 42> <Delay = 5.07>
ST_48 : Operation 222 [32/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 43> <Delay = 5.07>
ST_49 : Operation 223 [31/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 44> <Delay = 5.07>
ST_50 : Operation 224 [30/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 45> <Delay = 5.07>
ST_51 : Operation 225 [29/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 225 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 46> <Delay = 5.07>
ST_52 : Operation 226 [28/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 47> <Delay = 5.07>
ST_53 : Operation 227 [27/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 227 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 48> <Delay = 5.07>
ST_54 : Operation 228 [26/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 228 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 49> <Delay = 5.07>
ST_55 : Operation 229 [25/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 50> <Delay = 5.07>
ST_56 : Operation 230 [24/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 230 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 51> <Delay = 5.07>
ST_57 : Operation 231 [23/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 231 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 52> <Delay = 5.07>
ST_58 : Operation 232 [22/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 232 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 53> <Delay = 5.07>
ST_59 : Operation 233 [21/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 233 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 54> <Delay = 5.07>
ST_60 : Operation 234 [20/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 234 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 55> <Delay = 5.07>
ST_61 : Operation 235 [19/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 235 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 56> <Delay = 5.07>
ST_62 : Operation 236 [18/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 236 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 57> <Delay = 5.07>
ST_63 : Operation 237 [17/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 237 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 58> <Delay = 5.07>
ST_64 : Operation 238 [16/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 238 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 59> <Delay = 5.07>
ST_65 : Operation 239 [15/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 239 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 60> <Delay = 5.07>
ST_66 : Operation 240 [14/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 240 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 61> <Delay = 5.07>
ST_67 : Operation 241 [13/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 241 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 62> <Delay = 5.07>
ST_68 : Operation 242 [12/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 242 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 63> <Delay = 5.07>
ST_69 : Operation 243 [11/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 243 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 64> <Delay = 5.07>
ST_70 : Operation 244 [10/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 244 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 65> <Delay = 5.07>
ST_71 : Operation 245 [9/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 245 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 66> <Delay = 5.07>
ST_72 : Operation 246 [8/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 246 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 67> <Delay = 5.07>
ST_73 : Operation 247 [7/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 247 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 68> <Delay = 5.07>
ST_74 : Operation 248 [6/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 248 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 69> <Delay = 5.07>
ST_75 : Operation 249 [5/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 249 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 70> <Delay = 5.07>
ST_76 : Operation 250 [4/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 250 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 71> <Delay = 5.07>
ST_77 : Operation 251 [3/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 251 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 72> <Delay = 5.07>
ST_78 : Operation 252 [2/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 252 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 73> <Delay = 16.7>
ST_79 : Operation 253 [1/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 253 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 254 [1/1] (0.00ns)   --->   "%m_V = trunc i64 %sdiv_ln1148 to i24" [./wd_stage_2.h:195->./wd_stage_2.h:360]   --->   Operation 254 'trunc' 'm_V' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i32 %sum_y_0_i to i65" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 255 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 256 [1/1] (8.49ns)   --->   "%mul_ln196 = mul i65 5726623062, %zext_ln196" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 256 'mul' 'mul_ln196' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%tmp_36 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln196, i32 36, i32 64)" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 257 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%zext_ln196_1 = zext i29 %tmp_36 to i32" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 258 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_V = sext i18 %tmp_37 to i20" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 259 'sext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i20 %tmp_V to i40" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 260 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i24 %m_V to i40" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 261 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 262 [1/1] (6.54ns)   --->   "%r_V = mul i40 %zext_ln1116, %sext_ln1118" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 262 'mul' 'r_V' <Predicate = true> <Delay = 6.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %r_V, i32 8, i32 39)" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 263 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V, i32 39)" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 264 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i40 %r_V to i8" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 265 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 266 [1/1] (1.55ns)   --->   "%icmp_ln851_6 = icmp eq i8 %trunc_ln851, 0" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 266 'icmp' 'icmp_ln851_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 267 [1/1] (2.55ns)   --->   "%add_ln555 = add i32 1, %tmp_s" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 267 'add' 'add_ln555' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%select_ln555 = select i1 %icmp_ln851_6, i32 %tmp_s, i32 %add_ln555" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 268 'select' 'select_ln555' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%select_ln850 = select i1 %p_Result_s, i32 %select_ln555, i32 %tmp_s" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 269 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 270 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Val2_19 = sub i32 %zext_ln196_1, %select_ln850" [./wd_stage_2.h:196->./wd_stage_2.h:360]   --->   Operation 270 'sub' 'p_Val2_19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i24 %m_V to i33" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 271 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 272 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_3 = mul i33 180, %sext_ln1116" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 272 'mul' 'r_V_3' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 74> <Delay = 2.15>
ST_80 : Operation 273 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_3 = mul i33 180, %sext_ln1116" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 273 'mul' 'r_V_3' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 75> <Delay = 2.15>
ST_81 : Operation 274 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_3 = mul i33 180, %sext_ln1116" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 274 'mul' 'r_V_3' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 76> <Delay = 9.57>
ST_82 : Operation 275 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3 = mul i33 180, %sext_ln1116" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 275 'mul' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 276 [1/1] (0.00ns)   --->   "%lhs_V = sext i33 %r_V_3 to i41" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 276 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 277 [1/1] (0.00ns)   --->   "%rhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %p_Val2_19, i8 0)" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 277 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i40 %rhs_V to i41" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 278 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 279 [1/1] (2.87ns)   --->   "%ret_V = add nsw i41 %lhs_V, %sext_ln728" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 279 'add' 'ret_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node y_temp)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V, i32 40)" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 280 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln851_8 = trunc i33 %r_V_3 to i8" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 281 'trunc' 'trunc_ln851_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 282 [1/1] (1.55ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851_8, 0" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 282 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %ret_V, i32 8, i32 39)" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 283 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 284 [1/1] (2.55ns)   --->   "%add_ln851 = add i32 1, %tmp_7" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 284 'add' 'add_ln851' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node y_temp)   --->   "%select_ln851 = select i1 %icmp_ln851, i32 %tmp_7, i32 %add_ln851" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 285 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 286 [1/1] (0.69ns) (out node of the LUT)   --->   "%y_temp = select i1 %p_Result_2, i32 %select_ln851, i32 %tmp_7" [./wd_stage_2.h:178->./wd_stage_2.h:362]   --->   Operation 286 'select' 'y_temp' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln363_2)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_temp, i32 31)" [./wd_stage_2.h:363]   --->   Operation 287 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln363_2)   --->   "%xor_ln363 = xor i1 %tmp_40, true" [./wd_stage_2.h:363]   --->   Operation 288 'xor' 'xor_ln363' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 289 [1/1] (2.47ns)   --->   "%icmp_ln363 = icmp slt i32 %y_temp, 107" [./wd_stage_2.h:363]   --->   Operation 289 'icmp' 'icmp_ln363' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 290 [1/1] (2.45ns)   --->   "%icmp_ln1495 = icmp slt i24 %m_V, -36" [./wd_stage_2.h:363]   --->   Operation 290 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 291 [1/1] (2.45ns)   --->   "%icmp_ln1494 = icmp sgt i24 %m_V, -256" [./wd_stage_2.h:363]   --->   Operation 291 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln363_2)   --->   "%and_ln363 = and i1 %icmp_ln363, %xor_ln363" [./wd_stage_2.h:363]   --->   Operation 292 'and' 'and_ln363' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln363_2)   --->   "%and_ln363_1 = and i1 %icmp_ln1495, %icmp_ln1494" [./wd_stage_2.h:363]   --->   Operation 293 'and' 'and_ln363_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 294 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln363_2 = and i1 %and_ln363_1, %and_ln363" [./wd_stage_2.h:363]   --->   Operation 294 'and' 'and_ln363_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %and_ln363_2, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i, label %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i" [./wd_stage_2.h:363]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 296 [1/1] (2.47ns)   --->   "%icmp_ln363_1 = icmp sgt i32 %y_temp, 212" [./wd_stage_2.h:363]   --->   Operation 296 'icmp' 'icmp_ln363_1' <Predicate = (!and_ln363_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 297 [1/1] (2.47ns)   --->   "%icmp_ln363_2 = icmp slt i32 %y_temp, 320" [./wd_stage_2.h:363]   --->   Operation 297 'icmp' 'icmp_ln363_2' <Predicate = (!and_ln363_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 298 [1/1] (2.45ns)   --->   "%icmp_ln1494_1 = icmp sgt i24 %m_V, 35" [./wd_stage_2.h:364]   --->   Operation 298 'icmp' 'icmp_ln1494_1' <Predicate = (!and_ln363_2)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %sdiv_ln1148, i32 8, i32 23)" [./wd_stage_2.h:364]   --->   Operation 299 'partselect' 'tmp_41' <Predicate = (!and_ln363_2)> <Delay = 0.00>
ST_82 : Operation 300 [1/1] (2.42ns)   --->   "%icmp_ln1495_1 = icmp slt i16 %tmp_41, 1" [./wd_stage_2.h:364]   --->   Operation 300 'icmp' 'icmp_ln1495_1' <Predicate = (!and_ln363_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln364_1)   --->   "%and_ln364 = and i1 %icmp_ln363_1, %icmp_ln363_2" [./wd_stage_2.h:364]   --->   Operation 301 'and' 'and_ln364' <Predicate = (!and_ln363_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln364_1)   --->   "%and_ln364_2 = and i1 %icmp_ln1494_1, %icmp_ln1495_1" [./wd_stage_2.h:364]   --->   Operation 302 'and' 'and_ln364_2' <Predicate = (!and_ln363_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 303 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln364_1 = and i1 %and_ln364_2, %and_ln364" [./wd_stage_2.h:364]   --->   Operation 303 'and' 'and_ln364_1' <Predicate = (!and_ln363_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 304 [1/1] (0.00ns)   --->   "br i1 %and_ln364_1, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i, label %._crit_edge104.i" [./wd_stage_2.h:363]   --->   Operation 304 'br' <Predicate = (!and_ln363_2)> <Delay = 0.00>
ST_82 : Operation 305 [1/1] (2.47ns)   --->   "%icmp_ln364 = icmp slt i32 %y_temp, 213" [./wd_stage_2.h:364]   --->   Operation 305 'icmp' 'icmp_ln364' <Predicate = (!and_ln363_2 & !and_ln364_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 306 [1/1] (2.47ns)   --->   "%icmp_ln364_1 = icmp sgt i32 %y_temp, 106" [./wd_stage_2.h:364]   --->   Operation 306 'icmp' 'icmp_ln364_1' <Predicate = (!and_ln363_2 & !and_ln364_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 307 [1/1] (2.45ns)   --->   "%icmp_ln1495_2 = icmp slt i24 %m_V, 102" [./wd_stage_2.h:365]   --->   Operation 307 'icmp' 'icmp_ln1495_2' <Predicate = (!and_ln363_2 & !and_ln364_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 308 [1/1] (2.45ns)   --->   "%icmp_ln1494_2 = icmp sgt i24 %m_V, -103" [./wd_stage_2.h:365]   --->   Operation 308 'icmp' 'icmp_ln1494_2' <Predicate = (!and_ln363_2 & !and_ln364_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln365_1)   --->   "%and_ln365 = and i1 %icmp_ln364, %icmp_ln364_1" [./wd_stage_2.h:365]   --->   Operation 309 'and' 'and_ln365' <Predicate = (!and_ln363_2 & !and_ln364_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln365_1)   --->   "%and_ln365_2 = and i1 %icmp_ln1495_2, %icmp_ln1494_2" [./wd_stage_2.h:365]   --->   Operation 310 'and' 'and_ln365_2' <Predicate = (!and_ln363_2 & !and_ln364_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln365_1 = and i1 %and_ln365_2, %and_ln365" [./wd_stage_2.h:365]   --->   Operation 311 'and' 'and_ln365_1' <Predicate = (!and_ln363_2 & !and_ln364_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %and_ln365_1, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i, label %._crit_edge107.i" [./wd_stage_2.h:364]   --->   Operation 312 'br' <Predicate = (!and_ln363_2 & !and_ln364_1)> <Delay = 0.00>
ST_82 : Operation 313 [1/1] (0.00ns)   --->   "%lines_addr_1 = getelementptr [6 x i57]* @lines, i64 0, i64 %zext_ln353" [./wd_stage_2.h:371]   --->   Operation 313 'getelementptr' 'lines_addr_1' <Predicate = (!and_ln363_2 & !and_ln364_1 & !and_ln365_1)> <Delay = 0.00>
ST_82 : Operation 314 [2/2] (2.32ns)   --->   "%lines_load = load i57* %lines_addr_1, align 8" [./wd_stage_2.h:371]   --->   Operation 314 'load' 'lines_load' <Predicate = (!and_ln363_2 & !and_ln364_1 & !and_ln365_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_82 : Operation 315 [1/1] (0.00ns)   --->   "%lines_addr = getelementptr [6 x i57]* @lines, i64 0, i64 %zext_ln353" [./wd_stage_2.h:366]   --->   Operation 315 'getelementptr' 'lines_addr' <Predicate = (and_ln365_1) | (and_ln364_1) | (and_ln363_2)> <Delay = 0.00>
ST_82 : Operation 316 [1/1] (0.00ns)   --->   "%final_lines_b_addr = call i57 @_ssdm_op_BitConcatenate.i57.i32.i24.i1(i32 %p_Val2_19, i24 %m_V, i1 true)" [./wd_stage_2.h:368]   --->   Operation 316 'bitconcatenate' 'final_lines_b_addr' <Predicate = (and_ln365_1) | (and_ln364_1) | (and_ln363_2)> <Delay = 0.00>
ST_82 : Operation 317 [1/1] (2.32ns)   --->   "store i57 %final_lines_b_addr, i57* %lines_addr, align 8" [./wd_stage_2.h:368]   --->   Operation 317 'store' <Predicate = (and_ln365_1) | (and_ln364_1) | (and_ln363_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_82 : Operation 318 [1/1] (1.76ns)   --->   "store i1 true, i1* %lines_founded_write_s" [./wd_stage_2.h:370]   --->   Operation 318 'store' <Predicate = (and_ln365_1) | (and_ln364_1) | (and_ln363_2)> <Delay = 1.76>
ST_82 : Operation 319 [1/1] (0.00ns)   --->   "br label %hls_label_16_end" [./wd_stage_2.h:370]   --->   Operation 319 'br' <Predicate = (and_ln365_1) | (and_ln364_1) | (and_ln363_2)> <Delay = 0.00>

State 83 <SV = 77> <Delay = 4.64>
ST_83 : Operation 320 [1/2] (2.32ns)   --->   "%lines_load = load i57* %lines_addr_1, align 8" [./wd_stage_2.h:371]   --->   Operation 320 'load' 'lines_load' <Predicate = (tmp_35 & !and_ln363_2 & !and_ln364_1 & !and_ln365_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_83 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_42 = call i57 @_ssdm_op_BitSet.i57.i57.i32.i1(i57 %lines_load, i32 0, i1 false)" [./wd_stage_2.h:371]   --->   Operation 321 'bitset' 'tmp_42' <Predicate = (tmp_35 & !and_ln363_2 & !and_ln364_1 & !and_ln365_1)> <Delay = 0.00>
ST_83 : Operation 322 [1/1] (2.32ns)   --->   "store i57 %tmp_42, i57* %lines_addr_1, align 8" [./wd_stage_2.h:371]   --->   Operation 322 'store' <Predicate = (tmp_35 & !and_ln363_2 & !and_ln364_1 & !and_ln365_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_83 : Operation 323 [1/1] (0.00ns)   --->   "br label %hls_label_16_end"   --->   Operation 323 'br' <Predicate = (tmp_35 & !and_ln363_2 & !and_ln364_1 & !and_ln365_1)> <Delay = 0.00>
ST_83 : Operation 324 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_i)" [./wd_stage_2.h:373]   --->   Operation 324 'specregionend' 'empty_160' <Predicate = (tmp_35)> <Delay = 0.00>
ST_83 : Operation 325 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.backedge" [./wd_stage_2.h:373]   --->   Operation 325 'br' <Predicate = (tmp_35)> <Delay = 0.00>
ST_83 : Operation 326 [1/1] (0.00ns)   --->   "br label %._crit_edge.i"   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('lines_founded') [9]  (0 ns)
	'store' operation ('store_ln352', ./wd_stage_2.h:352) of constant 0 on local variable 'lines_founded' [10]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('line_index') with incoming values : ('line_index', ./wd_stage_2.h:352) [13]  (0 ns)
	'getelementptr' operation ('line_bases_addr', ./wd_stage_2.h:353) [22]  (0 ns)
	'load' operation ('line_bases_load', ./wd_stage_2.h:353) on array 'line_bases' [23]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('line_bases_load', ./wd_stage_2.h:353) on array 'line_bases' [23]  (2.32 ns)

 <State 4>: 6.92ns
The critical path consists of the following:
	'phi' operation ('s_index') with incoming values : ('s_index', ./wd_stage_2.h:356) [30]  (0 ns)
	'sub' operation ('sub_ln357', ./wd_stage_2.h:357) [44]  (0 ns)
	'add' operation ('add_ln357', ./wd_stage_2.h:357) [45]  (3.67 ns)
	'getelementptr' operation ('centroids_addr', ./wd_stage_2.h:357) [48]  (0 ns)
	'load' operation ('centroids_load', ./wd_stage_2.h:357) on array 'centroids' [49]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('centroids_load', ./wd_stage_2.h:357) on array 'centroids' [49]  (3.25 ns)
	'store' operation ('store_ln357', ./wd_stage_2.h:357) of variable 'centroids_load', ./wd_stage_2.h:357 on array 'line_centroids' [51]  (2.32 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum_x') with incoming values : ('sum_x', ./wd_stage_2.h:188->./wd_stage_2.h:360) [57]  (1.77 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_2.h:186->./wd_stage_2.h:360) [61]  (0 ns)
	'getelementptr' operation ('line_centroids_addr_1', ./wd_stage_2.h:188->./wd_stage_2.h:360) [71]  (0 ns)
	'load' operation ('line_centroids_load', ./wd_stage_2.h:188->./wd_stage_2.h:360) on array 'line_centroids' [72]  (2.32 ns)

 <State 8>: 13.4ns
The critical path consists of the following:
	'load' operation ('line_centroids_load', ./wd_stage_2.h:188->./wd_stage_2.h:360) on array 'line_centroids' [72]  (2.32 ns)
	'mul' operation ('mul_ln190', ./wd_stage_2.h:190->./wd_stage_2.h:360) [79]  (8.51 ns)
	'add' operation ('sum_xy', ./wd_stage_2.h:190->./wd_stage_2.h:360) [80]  (2.55 ns)

 <State 9>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[82] ('mul_ln191', ./wd_stage_2.h:191->./wd_stage_2.h:360) [81]  (1.05 ns)

 <State 10>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[82] ('mul_ln191', ./wd_stage_2.h:191->./wd_stage_2.h:360) [81]  (0 ns)
	'add' operation of DSP[82] ('sum_xx', ./wd_stage_2.h:191->./wd_stage_2.h:360) [82]  (2.1 ns)

 <State 11>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[82] ('sum_xx', ./wd_stage_2.h:191->./wd_stage_2.h:360) [82]  (2.1 ns)

 <State 12>: 16.7ns
The critical path consists of the following:
	'mul' operation ('mul_ln731', ./wd_stage_2.h:195->./wd_stage_2.h:360) [95]  (8.51 ns)
	'sub' operation ('sub_ln731_1', ./wd_stage_2.h:195->./wd_stage_2.h:360) [96]  (3.1 ns)
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)

 <State 79>: 16.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:360) [109]  (5.07 ns)
	'mul' operation ('r.V', ./wd_stage_2.h:196->./wd_stage_2.h:360) [121]  (6.54 ns)
	'add' operation ('add_ln555', ./wd_stage_2.h:196->./wd_stage_2.h:360) [126]  (2.55 ns)
	'select' operation ('select_ln555', ./wd_stage_2.h:196->./wd_stage_2.h:360) [127]  (0 ns)
	'select' operation ('select_ln850', ./wd_stage_2.h:196->./wd_stage_2.h:360) [128]  (0 ns)
	'sub' operation ('b', ./wd_stage_2.h:196->./wd_stage_2.h:360) [129]  (2.55 ns)

 <State 80>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[131] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:362) [131]  (2.15 ns)

 <State 81>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[131] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:362) [131]  (2.15 ns)

 <State 82>: 9.58ns
The critical path consists of the following:
	'mul' operation of DSP[131] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:362) [131]  (0 ns)
	'add' operation ('ret.V', ./wd_stage_2.h:178->./wd_stage_2.h:362) [135]  (2.88 ns)
	'add' operation ('add_ln851', ./wd_stage_2.h:178->./wd_stage_2.h:362) [140]  (2.55 ns)
	'select' operation ('select_ln851', ./wd_stage_2.h:178->./wd_stage_2.h:362) [141]  (0 ns)
	'select' operation ('y_temp', ./wd_stage_2.h:178->./wd_stage_2.h:362) [142]  (0.698 ns)
	'icmp' operation ('icmp_ln364', ./wd_stage_2.h:364) [163]  (2.47 ns)
	'and' operation ('and_ln365', ./wd_stage_2.h:365) [167]  (0 ns)
	'and' operation ('and_ln365_1', ./wd_stage_2.h:365) [169]  (0.978 ns)

 <State 83>: 4.64ns
The critical path consists of the following:
	'load' operation ('lines_load', ./wd_stage_2.h:371) on array 'lines' [173]  (2.32 ns)
	'store' operation ('store_ln371', ./wd_stage_2.h:371) of variable 'tmp_42', ./wd_stage_2.h:371 on array 'lines' [175]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
