// Seed: 175168994
`define pp_2 0
`resetall `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
endmodule
