--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml tester.twx tester.ncd -o tester.twr tester.pcf -ucf
tester.ucf

Design file:              tester.ncd
Physical constraint file: tester.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |   11.380(R)|clock_BUFGP       |   0.000|
leds<1>     |   11.568(R)|clock_BUFGP       |   0.000|
leds<2>     |   11.492(R)|clock_BUFGP       |   0.000|
leds<3>     |   11.605(R)|clock_BUFGP       |   0.000|
leds<4>     |   11.327(R)|clock_BUFGP       |   0.000|
leds<5>     |   11.801(R)|clock_BUFGP       |   0.000|
leds<6>     |   11.846(R)|clock_BUFGP       |   0.000|
leds<7>     |   13.064(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   10.207|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
selDigit<0>    |leds<0>        |   10.320|
selDigit<0>    |leds<1>        |    9.762|
selDigit<0>    |leds<2>        |    9.844|
selDigit<0>    |leds<3>        |   10.169|
selDigit<0>    |leds<4>        |    9.602|
selDigit<0>    |leds<5>        |   10.455|
selDigit<0>    |leds<6>        |   10.845|
selDigit<0>    |leds<7>        |   11.680|
selDigit<1>    |leds<0>        |   10.170|
selDigit<1>    |leds<1>        |   10.337|
selDigit<1>    |leds<2>        |   10.706|
selDigit<1>    |leds<3>        |   11.042|
selDigit<1>    |leds<4>        |   10.490|
selDigit<1>    |leds<5>        |   10.675|
selDigit<1>    |leds<6>        |   11.065|
selDigit<1>    |leds<7>        |   11.530|
---------------+---------------+---------+


Analysis completed Sun Oct 07 20:33:01 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 102 MB



