// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module getURtoUL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cubiecube_0_ep_address0,
        cubiecube_0_ep_ce0,
        cubiecube_0_ep_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 47'd1;
parameter    ap_ST_fsm_state2 = 47'd2;
parameter    ap_ST_fsm_state3 = 47'd4;
parameter    ap_ST_fsm_state4 = 47'd8;
parameter    ap_ST_fsm_state5 = 47'd16;
parameter    ap_ST_fsm_state6 = 47'd32;
parameter    ap_ST_fsm_state7 = 47'd64;
parameter    ap_ST_fsm_state8 = 47'd128;
parameter    ap_ST_fsm_state9 = 47'd256;
parameter    ap_ST_fsm_state10 = 47'd512;
parameter    ap_ST_fsm_state11 = 47'd1024;
parameter    ap_ST_fsm_state12 = 47'd2048;
parameter    ap_ST_fsm_state13 = 47'd4096;
parameter    ap_ST_fsm_state14 = 47'd8192;
parameter    ap_ST_fsm_state15 = 47'd16384;
parameter    ap_ST_fsm_state16 = 47'd32768;
parameter    ap_ST_fsm_state17 = 47'd65536;
parameter    ap_ST_fsm_state18 = 47'd131072;
parameter    ap_ST_fsm_state19 = 47'd262144;
parameter    ap_ST_fsm_state20 = 47'd524288;
parameter    ap_ST_fsm_state21 = 47'd1048576;
parameter    ap_ST_fsm_state22 = 47'd2097152;
parameter    ap_ST_fsm_state23 = 47'd4194304;
parameter    ap_ST_fsm_state24 = 47'd8388608;
parameter    ap_ST_fsm_state25 = 47'd16777216;
parameter    ap_ST_fsm_state26 = 47'd33554432;
parameter    ap_ST_fsm_state27 = 47'd67108864;
parameter    ap_ST_fsm_state28 = 47'd134217728;
parameter    ap_ST_fsm_state29 = 47'd268435456;
parameter    ap_ST_fsm_state30 = 47'd536870912;
parameter    ap_ST_fsm_state31 = 47'd1073741824;
parameter    ap_ST_fsm_state32 = 47'd2147483648;
parameter    ap_ST_fsm_state33 = 47'd4294967296;
parameter    ap_ST_fsm_state34 = 47'd8589934592;
parameter    ap_ST_fsm_state35 = 47'd17179869184;
parameter    ap_ST_fsm_state36 = 47'd34359738368;
parameter    ap_ST_fsm_state37 = 47'd68719476736;
parameter    ap_ST_fsm_state38 = 47'd137438953472;
parameter    ap_ST_fsm_state39 = 47'd274877906944;
parameter    ap_ST_fsm_state40 = 47'd549755813888;
parameter    ap_ST_fsm_state41 = 47'd1099511627776;
parameter    ap_ST_fsm_state42 = 47'd2199023255552;
parameter    ap_ST_fsm_state43 = 47'd4398046511104;
parameter    ap_ST_fsm_state44 = 47'd8796093022208;
parameter    ap_ST_fsm_state45 = 47'd17592186044416;
parameter    ap_ST_fsm_state46 = 47'd35184372088832;
parameter    ap_ST_fsm_state47 = 47'd70368744177664;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] cubiecube_0_ep_address0;
output   cubiecube_0_ep_ce0;
input  [3:0] cubiecube_0_ep_q0;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cubiecube_0_ep_ce0;
reg[15:0] ap_return;

(* fsm_encoding = "none" *) reg   [46:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] n_assign_cast5_fu_373_p1;
reg   [31:0] n_assign_cast5_reg_725;
wire    ap_CS_fsm_state2;
wire   [3:0] j_4_fu_383_p2;
reg   [3:0] j_4_reg_735;
wire   [0:0] exitcond_fu_377_p2;
reg   [3:0] edge3_0_reg_766;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_159_fu_409_p2;
reg   [0:0] tmp_159_reg_773;
wire   [31:0] x_1_fu_415_p2;
reg   [31:0] x_1_reg_777;
wire   [31:0] tmp_380_i_fu_459_p2;
reg   [31:0] tmp_380_i_reg_785;
wire   [0:0] tmp_i_fu_421_p2;
wire   [31:0] s_fu_470_p2;
reg   [31:0] s_reg_793;
wire    ap_CS_fsm_state4;
wire   [0:0] exitcond_i_fu_465_p2;
wire   [31:0] i_24_fu_476_p2;
reg   [31:0] i_24_reg_798;
wire   [31:0] j_3_fu_487_p2;
reg   [31:0] j_3_reg_803;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_482_p2;
wire    ap_CS_fsm_state40;
wire   [4:0] j_1_cast4_fu_516_p1;
reg   [4:0] j_1_cast4_reg_816;
wire    ap_CS_fsm_state42;
wire   [0:0] cond1_fu_526_p2;
reg   [0:0] cond1_reg_824;
wire   [0:0] tmp_160_fu_520_p2;
wire    ap_CS_fsm_state43;
wire   [31:0] k_1_fu_586_p2;
reg   [31:0] k_1_reg_844;
wire   [1:0] tmp_164_fu_592_p2;
reg   [1:0] tmp_164_reg_849;
wire   [0:0] tmp_163_fu_581_p2;
wire   [1:0] j_fu_598_p2;
reg   [1:0] j_reg_854;
wire   [1:0] i_25_fu_610_p2;
reg   [1:0] i_25_reg_862;
wire    ap_CS_fsm_state44;
wire   [3:0] arr_load_phi_i_fu_622_p3;
wire   [0:0] exitcond1_fu_604_p2;
wire   [31:0] tmp_165_fu_673_p2;
reg   [31:0] tmp_165_reg_874;
wire    ap_CS_fsm_state46;
wire   [1:0] indvars_iv_next_fu_679_p2;
reg   [1:0] indvars_iv_next_reg_879;
wire   [31:0] b_1_fu_685_p2;
wire    ap_CS_fsm_state47;
reg   [3:0] i_reg_103;
wire    ap_CS_fsm_state41;
reg   [31:0] j_i_reg_115;
reg  signed [31:0] i_i_reg_127;
reg  signed [31:0] s_i_reg_136;
reg   [31:0] p_0_i_reg_148;
reg   [1:0] indvars_iv_reg_160;
reg   [1:0] r_assign_reg_172;
reg  signed [31:0] b_reg_184;
reg   [31:0] k_reg_196;
reg   [3:0] arr2_i_reg_208;
wire    ap_CS_fsm_state45;
reg   [0:0] write_flag_i_reg_218;
reg   [3:0] arr1_i_reg_230;
reg   [3:0] arr_i_reg_240;
wire   [1:0] ap_phi_mux_i_i1_phi_fu_256_p4;
reg   [1:0] i_i1_reg_252;
reg   [3:0] arr2_i_be_reg_263;
reg   [0:0] write_flag_i_be_reg_278;
reg   [3:0] arr1_i_be_reg_295;
reg   [3:0] arr_i_be_reg_310;
wire   [63:0] tmp_s_fu_389_p1;
reg   [3:0] edge3_2_1_fu_58;
wire   [1:0] tmp_122_fu_500_p1;
reg   [3:0] edge3_2_2_fu_62;
reg   [3:0] edge3_2_3_fu_66;
reg   [31:0] a_1_1_fu_70;
wire   [31:0] a_1_fu_493_p2;
reg   [31:0] x_fu_74;
reg   [3:0] temp_fu_78;
wire   [3:0] edge3_0_1_fu_647_p3;
reg   [3:0] edge3_1_1_fu_82;
wire   [3:0] edge3_1_fu_640_p3;
reg   [3:0] edge3_2_4_fu_86;
wire   [3:0] edge3_2_fu_633_p3;
wire   [2:0] p_lshr_f_i_cast_fu_426_p4;
wire   [31:0] tmp_i_cast_fu_436_p1;
wire   [0:0] tmp_379_i_fu_440_p2;
wire   [31:0] k_assign_1_fu_446_p2;
wire   [31:0] p_k_i_fu_451_p3;
wire   [31:0] tmp_fu_532_p2;
wire   [31:0] tmp_119_fu_538_p2;
wire   [31:0] tmp_161_fu_544_p2;
wire   [15:0] tmp_121_fu_554_p1;
wire   [15:0] tmp_120_fu_550_p1;
wire   [3:0] edge3_load_phi_fu_570_p3;
wire   [4:0] tmp_199_cast_fu_577_p1;
wire   [0:0] cond_i_fu_616_p2;
wire   [1:0] tmp_165_fu_673_p0;
reg    grp_fu_482_ap_start;
wire    grp_fu_482_ap_done;
wire   [15:0] tmp_162_fu_558_p2;
reg   [15:0] ap_return_preg;
reg   [46:0] ap_NS_fsm;
wire   [31:0] tmp_165_fu_673_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 47'd1;
#0 ap_return_preg = 16'd0;
end

solution_sdiv_32nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
solution_sdiv_32nkbM_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_482_ap_start),
    .done(grp_fu_482_ap_done),
    .din0(s_reg_793),
    .din1(j_i_reg_115),
    .ce(1'b1),
    .dout(grp_fu_482_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 16'd0;
    end else begin
        if (((tmp_160_fu_520_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
            ap_return_preg <= tmp_162_fu_558_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(tmp_122_fu_500_p1 == 2'd1) & ~(tmp_122_fu_500_p1 == 2'd0) & (tmp_159_reg_773 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((tmp_159_reg_773 == 1'd1) & (tmp_122_fu_500_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state41)) | ((tmp_159_reg_773 == 1'd1) & (tmp_122_fu_500_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        a_1_1_fu_70 <= a_1_fu_493_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_1_1_fu_70 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_604_p2 == 1'd0) & (ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        arr1_i_be_reg_295 <= arr_load_phi_i_fu_622_p3;
    end else if (((~(ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd1) & ~(ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd0) & (exitcond1_fu_604_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44)) | ((exitcond1_fu_604_p2 == 1'd0) & (ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        arr1_i_be_reg_295 <= arr1_i_reg_230;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        arr1_i_reg_230 <= arr1_i_be_reg_295;
    end else if (((tmp_163_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        arr1_i_reg_230 <= edge3_1_1_fu_82;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_fu_604_p2 == 1'd0) & (ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state44)) | ((exitcond1_fu_604_p2 == 1'd0) & (ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        arr2_i_be_reg_263 <= arr2_i_reg_208;
    end else if ((~(ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd1) & ~(ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd0) & (exitcond1_fu_604_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        arr2_i_be_reg_263 <= arr_load_phi_i_fu_622_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        arr2_i_reg_208 <= arr2_i_be_reg_263;
    end else if (((tmp_163_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        arr2_i_reg_208 <= edge3_2_4_fu_86;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_604_p2 == 1'd0) & (ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        arr_i_be_reg_310 <= arr_load_phi_i_fu_622_p3;
    end else if ((((exitcond1_fu_604_p2 == 1'd0) & (ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state44)) | (~(ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd1) & ~(ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd0) & (exitcond1_fu_604_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        arr_i_be_reg_310 <= arr_i_reg_240;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        b_reg_184 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        b_reg_184 <= b_1_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_604_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        edge3_1_1_fu_82 <= edge3_1_fu_640_p3;
    end else if (((exitcond_fu_377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        edge3_1_1_fu_82 <= edge3_2_2_fu_62;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_reg_773 == 1'd1) & (tmp_122_fu_500_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        edge3_2_1_fu_58 <= edge3_0_reg_766;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        edge3_2_1_fu_58 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_reg_773 == 1'd1) & (tmp_122_fu_500_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        edge3_2_2_fu_62 <= edge3_0_reg_766;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        edge3_2_2_fu_62 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_122_fu_500_p1 == 2'd1) & ~(tmp_122_fu_500_p1 == 2'd0) & (tmp_159_reg_773 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        edge3_2_3_fu_66 <= edge3_0_reg_766;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        edge3_2_3_fu_66 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_604_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        edge3_2_4_fu_86 <= edge3_2_fu_633_p3;
    end else if (((exitcond_fu_377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        edge3_2_4_fu_86 <= edge3_2_3_fu_66;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        i_i1_reg_252 <= i_25_reg_862;
    end else if (((tmp_163_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        i_i1_reg_252 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        i_i_reg_127 <= i_24_reg_798;
    end else if (((tmp_159_fu_409_p2 == 1'd1) & (tmp_i_fu_421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_i_reg_127 <= n_assign_cast5_reg_725;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_reg_103 <= j_4_reg_735;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_103 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv_reg_160 <= 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        indvars_iv_reg_160 <= indvars_iv_next_reg_879;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        j_i_reg_115 <= j_3_reg_803;
    end else if (((tmp_159_fu_409_p2 == 1'd1) & (tmp_i_fu_421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_i_reg_115 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_604_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        k_reg_196 <= k_1_reg_844;
    end else if (((tmp_160_fu_520_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        k_reg_196 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_465_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_i_reg_148 <= s_i_reg_136;
    end else if (((tmp_i_fu_421_p2 == 1'd1) & (tmp_159_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_0_i_reg_148 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        r_assign_reg_172 <= 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        r_assign_reg_172 <= j_reg_854;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        s_i_reg_136 <= grp_fu_482_p2;
    end else if (((tmp_159_fu_409_p2 == 1'd1) & (tmp_i_fu_421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        s_i_reg_136 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_604_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        temp_fu_78 <= edge3_0_1_fu_647_p3;
    end else if (((exitcond_fu_377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        temp_fu_78 <= edge3_2_1_fu_58;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_604_p2 == 1'd0) & (ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        write_flag_i_be_reg_278 <= 1'd1;
    end else if ((((exitcond1_fu_604_p2 == 1'd0) & (ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state44)) | (~(ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd1) & ~(ap_phi_mux_i_i1_phi_fu_256_p4 == 2'd0) & (exitcond1_fu_604_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        write_flag_i_be_reg_278 <= write_flag_i_reg_218;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        write_flag_i_reg_218 <= write_flag_i_be_reg_278;
    end else if (((tmp_163_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        write_flag_i_reg_218 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(tmp_122_fu_500_p1 == 2'd1) & ~(tmp_122_fu_500_p1 == 2'd0) & (tmp_159_reg_773 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((tmp_159_reg_773 == 1'd1) & (tmp_122_fu_500_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state41)) | ((tmp_159_reg_773 == 1'd1) & (tmp_122_fu_500_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        x_fu_74 <= x_1_reg_777;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_74 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        arr_i_reg_240 <= arr_i_be_reg_310;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_160_fu_520_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        cond1_reg_824 <= cond1_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        edge3_0_reg_766 <= cubiecube_0_ep_q0;
        tmp_159_reg_773 <= tmp_159_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_465_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_24_reg_798 <= i_24_fu_476_p2;
        s_reg_793 <= s_fu_470_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        i_25_reg_862 <= i_25_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        indvars_iv_next_reg_879 <= indvars_iv_next_fu_679_p2;
        tmp_165_reg_874 <= tmp_165_fu_673_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        j_1_cast4_reg_816[1 : 0] <= j_1_cast4_fu_516_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_3_reg_803 <= j_3_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        j_4_reg_735 <= j_4_fu_383_p2;
        n_assign_cast5_reg_725[3 : 0] <= n_assign_cast5_fu_373_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_163_fu_581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        j_reg_854 <= j_fu_598_p2;
        tmp_164_reg_849 <= tmp_164_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        k_1_reg_844 <= k_1_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_fu_409_p2 == 1'd1) & (tmp_i_fu_421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_380_i_reg_785 <= tmp_380_i_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        x_1_reg_777 <= x_1_fu_415_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_160_fu_520_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_160_fu_520_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_160_fu_520_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_return = tmp_162_fu_558_p2;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cubiecube_0_ep_ce0 = 1'b1;
    end else begin
        cubiecube_0_ep_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_482_ap_start = 1'b1;
    end else begin
        grp_fu_482_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond_fu_377_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_159_fu_409_p2 == 1'd1) & (tmp_i_fu_421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond_i_fu_465_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state42 : begin
            if (((tmp_160_fu_520_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((tmp_163_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((exitcond1_fu_604_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_fu_493_p2 = (p_0_i_reg_148 + a_1_1_fu_70);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_phi_mux_i_i1_phi_fu_256_p4 = i_i1_reg_252;

assign arr_load_phi_i_fu_622_p3 = ((cond_i_fu_616_p2[0:0] === 1'b1) ? arr1_i_reg_230 : arr2_i_reg_208);

assign b_1_fu_685_p2 = (k_reg_196 + tmp_165_reg_874);

assign cond1_fu_526_p2 = ((r_assign_reg_172 == 2'd1) ? 1'b1 : 1'b0);

assign cond_i_fu_616_p2 = ((i_i1_reg_252 == 2'd0) ? 1'b1 : 1'b0);

assign cubiecube_0_ep_address0 = tmp_s_fu_389_p1;

assign edge3_0_1_fu_647_p3 = ((write_flag_i_reg_218[0:0] === 1'b1) ? arr_i_reg_240 : temp_fu_78);

assign edge3_1_fu_640_p3 = ((cond1_reg_824[0:0] === 1'b1) ? temp_fu_78 : arr1_i_reg_230);

assign edge3_2_fu_633_p3 = ((cond1_reg_824[0:0] === 1'b1) ? arr2_i_reg_208 : temp_fu_78);

assign edge3_load_phi_fu_570_p3 = ((cond1_reg_824[0:0] === 1'b1) ? edge3_1_1_fu_82 : edge3_2_4_fu_86);

assign exitcond1_fu_604_p2 = ((i_i1_reg_252 == indvars_iv_reg_160) ? 1'b1 : 1'b0);

assign exitcond_fu_377_p2 = ((i_reg_103 == 4'd12) ? 1'b1 : 1'b0);

assign exitcond_i_fu_465_p2 = ((j_i_reg_115 == tmp_380_i_reg_785) ? 1'b1 : 1'b0);

assign i_24_fu_476_p2 = ($signed(i_i_reg_127) + $signed(32'd4294967295));

assign i_25_fu_610_p2 = (i_i1_reg_252 + 2'd1);

assign indvars_iv_next_fu_679_p2 = ($signed(indvars_iv_reg_160) + $signed(2'd3));

assign j_1_cast4_fu_516_p1 = r_assign_reg_172;

assign j_3_fu_487_p2 = (j_i_reg_115 + 32'd1);

assign j_4_fu_383_p2 = (i_reg_103 + 4'd1);

assign j_fu_598_p2 = ($signed(r_assign_reg_172) + $signed(2'd3));

assign k_1_fu_586_p2 = (k_reg_196 + 32'd1);

assign k_assign_1_fu_446_p2 = (n_assign_cast5_reg_725 - x_1_fu_415_p2);

assign n_assign_cast5_fu_373_p1 = i_reg_103;

assign p_k_i_fu_451_p3 = ((tmp_379_i_fu_440_p2[0:0] === 1'b1) ? k_assign_1_fu_446_p2 : x_1_fu_415_p2);

assign p_lshr_f_i_cast_fu_426_p4 = {{i_reg_103[3:1]}};

assign s_fu_470_p2 = ($signed(s_i_reg_136) * $signed(i_i_reg_127));

assign tmp_119_fu_538_p2 = a_1_1_fu_70 << 32'd1;

assign tmp_120_fu_550_p1 = b_reg_184[15:0];

assign tmp_121_fu_554_p1 = tmp_161_fu_544_p2[15:0];

assign tmp_122_fu_500_p1 = x_fu_74[1:0];

assign tmp_159_fu_409_p2 = ((cubiecube_0_ep_q0 < 4'd3) ? 1'b1 : 1'b0);

assign tmp_160_fu_520_p2 = ((r_assign_reg_172 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_161_fu_544_p2 = (tmp_fu_532_p2 - tmp_119_fu_538_p2);

assign tmp_162_fu_558_p2 = (tmp_121_fu_554_p1 + tmp_120_fu_550_p1);

assign tmp_163_fu_581_p2 = ((tmp_199_cast_fu_577_p1 == j_1_cast4_reg_816) ? 1'b1 : 1'b0);

assign tmp_164_fu_592_p2 = (r_assign_reg_172 + 2'd1);

assign tmp_165_fu_673_p0 = tmp_165_fu_673_p00;

assign tmp_165_fu_673_p00 = tmp_164_reg_849;

assign tmp_165_fu_673_p2 = ($signed({{1'b0}, {tmp_165_fu_673_p0}}) * $signed(b_reg_184));

assign tmp_199_cast_fu_577_p1 = edge3_load_phi_fu_570_p3;

assign tmp_379_i_fu_440_p2 = (($signed(tmp_i_cast_fu_436_p1) < $signed(x_1_fu_415_p2)) ? 1'b1 : 1'b0);

assign tmp_380_i_fu_459_p2 = (p_k_i_fu_451_p3 + 32'd1);

assign tmp_fu_532_p2 = a_1_1_fu_70 << 32'd3;

assign tmp_i_cast_fu_436_p1 = p_lshr_f_i_cast_fu_426_p4;

assign tmp_i_fu_421_p2 = (($signed(n_assign_cast5_reg_725) < $signed(x_1_fu_415_p2)) ? 1'b1 : 1'b0);

assign tmp_s_fu_389_p1 = i_reg_103;

assign x_1_fu_415_p2 = (x_fu_74 + 32'd1);

always @ (posedge ap_clk) begin
    n_assign_cast5_reg_725[31:4] <= 28'b0000000000000000000000000000;
    j_1_cast4_reg_816[4:2] <= 3'b000;
end

endmodule //getURtoUL
