// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module InstructionFetch(	// src/main/scala/components/InstructionFetch.scala:7:7
  input         reset,	// src/main/scala/components/InstructionFetch.scala:7:7
  input  [31:0] io_address,	// src/main/scala/components/InstructionFetch.scala:8:14
  output [31:0] io_instruction,	// src/main/scala/components/InstructionFetch.scala:8:14
  input         io_stall,	// src/main/scala/components/InstructionFetch.scala:8:14
  output        io_coreInstrReq_valid,	// src/main/scala/components/InstructionFetch.scala:8:14
  output [31:0] io_coreInstrReq_bits_addrRequest,	// src/main/scala/components/InstructionFetch.scala:8:14
  input         io_coreInstrResp_valid,	// src/main/scala/components/InstructionFetch.scala:8:14
  input  [31:0] io_coreInstrResp_bits_dataResponse	// src/main/scala/components/InstructionFetch.scala:8:14
);

  assign io_instruction =
    io_coreInstrResp_valid ? io_coreInstrResp_bits_dataResponse : 32'h0;	// src/main/scala/components/InstructionFetch.scala:7:7, :24:36, :29:24
  assign io_coreInstrReq_valid = ~(reset | io_stall);	// src/main/scala/components/InstructionFetch.scala:7:7, :18:26, :23:32, :27:{31,36}
  assign io_coreInstrReq_bits_addrRequest = {2'h0, io_address[31:2]};	// src/main/scala/components/InstructionFetch.scala:7:7, :26:{36,50}
endmodule

module CSRRegFile(	// src/main/scala/csr/CSRRegFile.scala:13:7
  input         clock,	// src/main/scala/csr/CSRRegFile.scala:13:7
                reset,	// src/main/scala/csr/CSRRegFile.scala:13:7
  input  [31:0] io_MISA_i_value,	// src/main/scala/csr/CSRRegFile.scala:14:16
                io_MHARTID_i_value,	// src/main/scala/csr/CSRRegFile.scala:14:16
  input  [1:0]  io_CSR_i_opr,	// src/main/scala/csr/CSRRegFile.scala:14:16
  output [31:0] io_CSR_o_data,	// src/main/scala/csr/CSRRegFile.scala:14:16
  input  [31:0] io_CSR_i_data,	// src/main/scala/csr/CSRRegFile.scala:14:16
  input  [11:0] io_CSR_i_addr,	// src/main/scala/csr/CSRRegFile.scala:14:16
  input         io_CSR_i_w_en,	// src/main/scala/csr/CSRRegFile.scala:14:16
  output        io_FCSR_nx,	// src/main/scala/csr/CSRRegFile.scala:14:16
                io_FCSR_uf,	// src/main/scala/csr/CSRRegFile.scala:14:16
                io_FCSR_of,	// src/main/scala/csr/CSRRegFile.scala:14:16
                io_FCSR_dz,	// src/main/scala/csr/CSRRegFile.scala:14:16
                io_FCSR_nv,	// src/main/scala/csr/CSRRegFile.scala:14:16
  output [2:0]  io_FCSR_frm	// src/main/scala/csr/CSRRegFile.scala:14:16
);

  reg  [31:0] MISA_REG;	// src/main/scala/csr/CSRRegFile.scala:18:38
  reg  [31:0] MHARTID_REG;	// src/main/scala/csr/CSRRegFile.scala:19:38
  reg  [31:0] MCAUSE_REG;	// src/main/scala/csr/CSRRegFile.scala:20:38
  reg  [31:0] MTVEC_REG;	// src/main/scala/csr/CSRRegFile.scala:21:38
  reg  [31:0] MEPC_REG;	// src/main/scala/csr/CSRRegFile.scala:22:38
  reg  [31:0] MIE_REG;	// src/main/scala/csr/CSRRegFile.scala:23:38
  reg         MSTATUS_TW_REG;	// src/main/scala/csr/CSRRegFile.scala:26:38
  reg         MSTATUS_MPRV_REG;	// src/main/scala/csr/CSRRegFile.scala:27:38
  reg  [1:0]  MSTATUS_MPP_REG;	// src/main/scala/csr/CSRRegFile.scala:28:38
  reg         MSTATUS_MPIE_REG;	// src/main/scala/csr/CSRRegFile.scala:29:38
  reg         MSTATUS_MIE_REG;	// src/main/scala/csr/CSRRegFile.scala:30:38
  reg         FCSR_NX_REG;	// src/main/scala/csr/CSRRegFile.scala:33:38
  reg         FCSR_UF_REG;	// src/main/scala/csr/CSRRegFile.scala:34:38
  reg         FCSR_OF_REG;	// src/main/scala/csr/CSRRegFile.scala:35:38
  reg         FCSR_DZ_REG;	// src/main/scala/csr/CSRRegFile.scala:36:38
  reg         FCSR_NV_REG;	// src/main/scala/csr/CSRRegFile.scala:37:38
  reg  [2:0]  FCSR_FRM_REG;	// src/main/scala/csr/CSRRegFile.scala:38:38
  wire [31:0] r_data =
    io_CSR_i_addr == 12'h301
      ? MISA_REG
      : io_CSR_i_addr == 12'hF14
          ? MHARTID_REG
          : io_CSR_i_addr == 12'h300
              ? {10'h0,
                 MSTATUS_TW_REG,
                 3'h0,
                 MSTATUS_MPRV_REG,
                 4'h0,
                 MSTATUS_MPP_REG,
                 3'h0,
                 MSTATUS_MPIE_REG,
                 3'h0,
                 MSTATUS_MIE_REG,
                 3'h0}
              : io_CSR_i_addr == 12'h342
                  ? MCAUSE_REG
                  : io_CSR_i_addr == 12'h305
                      ? MTVEC_REG
                      : io_CSR_i_addr == 12'h341
                          ? MEPC_REG
                          : io_CSR_i_addr == 12'h304
                              ? MIE_REG
                              : io_CSR_i_addr == 12'h1
                                  ? {27'h0,
                                     FCSR_NV_REG,
                                     FCSR_DZ_REG,
                                     FCSR_OF_REG,
                                     FCSR_UF_REG,
                                     FCSR_NX_REG}
                                  : io_CSR_i_addr == 12'h2
                                      ? {29'h0, FCSR_FRM_REG}
                                      : io_CSR_i_addr == 12'h3
                                          ? {24'h0,
                                             FCSR_FRM_REG,
                                             FCSR_NV_REG,
                                             FCSR_DZ_REG,
                                             FCSR_OF_REG,
                                             FCSR_UF_REG,
                                             FCSR_NX_REG}
                                          : 32'h0;	// src/main/scala/csr/CSRRegFile.scala:13:7, :18:38, :19:38, :20:38, :21:38, :22:38, :23:38, :26:38, :27:38, :28:38, :29:38, :30:38, :33:38, :34:38, :35:38, :36:38, :37:38, :38:38, :55:47, :60:47, :61:47, :62:47, :71:18, :72:21, :73:10, :74:23, :75:12, :76:25, :77:14, :78:27, :79:16, :80:29, :81:18, :82:31, :83:20, :84:33, :85:22, :86:35, :87:24, :88:37, :89:26, :90:39
  always @(posedge clock) begin	// src/main/scala/csr/CSRRegFile.scala:13:7
    if (reset) begin	// src/main/scala/csr/CSRRegFile.scala:13:7
      MISA_REG <= 32'h0;	// src/main/scala/csr/CSRRegFile.scala:18:38
      MHARTID_REG <= 32'h0;	// src/main/scala/csr/CSRRegFile.scala:18:38, :19:38
      MCAUSE_REG <= 32'h0;	// src/main/scala/csr/CSRRegFile.scala:18:38, :20:38
      MTVEC_REG <= 32'h0;	// src/main/scala/csr/CSRRegFile.scala:18:38, :21:38
      MEPC_REG <= 32'h0;	// src/main/scala/csr/CSRRegFile.scala:18:38, :22:38
      MIE_REG <= 32'h0;	// src/main/scala/csr/CSRRegFile.scala:18:38, :23:38
      MSTATUS_TW_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38
      MSTATUS_MPRV_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38, :27:38
      MSTATUS_MPP_REG <= 2'h0;	// src/main/scala/csr/CSRRegFile.scala:28:38
      MSTATUS_MPIE_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38, :29:38
      MSTATUS_MIE_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38, :30:38
      FCSR_NX_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38, :33:38
      FCSR_UF_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38, :34:38
      FCSR_OF_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38, :35:38
      FCSR_DZ_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38, :36:38
      FCSR_NV_REG <= 1'h0;	// src/main/scala/csr/CSRRegFile.scala:26:38, :37:38
      FCSR_FRM_REG <= 3'h0;	// src/main/scala/csr/CSRRegFile.scala:13:7, :38:38
    end
    else begin	// src/main/scala/csr/CSRRegFile.scala:13:7
      automatic logic [3:0][31:0] _GEN =
        {{r_data & ~io_CSR_i_data}, {r_data | io_CSR_i_data}, {io_CSR_i_data}, {32'h0}};	// src/main/scala/csr/CSRRegFile.scala:18:38, :71:18, :107:29, :108:{29,31}, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24
      automatic logic             _GEN_0 = io_CSR_i_addr == 12'h300;	// src/main/scala/csr/CSRRegFile.scala:76:25, :125:30
      automatic logic             _GEN_1 = io_CSR_i_addr == 12'h342;	// src/main/scala/csr/CSRRegFile.scala:78:27, :125:30
      automatic logic             _GEN_2 = io_CSR_i_addr == 12'h305;	// src/main/scala/csr/CSRRegFile.scala:80:29, :125:30
      automatic logic             _GEN_3 = io_CSR_i_addr == 12'h341;	// src/main/scala/csr/CSRRegFile.scala:82:31, :125:30
      automatic logic             _GEN_4 = io_CSR_i_addr == 12'h304;	// src/main/scala/csr/CSRRegFile.scala:84:33, :125:30
      MISA_REG <= io_MISA_i_value;	// src/main/scala/csr/CSRRegFile.scala:18:38
      MHARTID_REG <= io_MHARTID_i_value;	// src/main/scala/csr/CSRRegFile.scala:19:38
      if (~io_CSR_i_w_en | _GEN_0 | ~_GEN_1) begin	// src/main/scala/csr/CSRRegFile.scala:20:38, :124:24, :125:30
      end
      else	// src/main/scala/csr/CSRRegFile.scala:20:38, :124:24, :125:30
        MCAUSE_REG <= _GEN[io_CSR_i_opr];	// src/main/scala/csr/CSRRegFile.scala:20:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24
      if (~io_CSR_i_w_en | _GEN_0 | _GEN_1 | ~_GEN_2) begin	// src/main/scala/csr/CSRRegFile.scala:20:38, :21:38, :124:24, :125:30
      end
      else	// src/main/scala/csr/CSRRegFile.scala:21:38, :124:24, :125:30
        MTVEC_REG <= _GEN[io_CSR_i_opr];	// src/main/scala/csr/CSRRegFile.scala:21:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24
      if (~io_CSR_i_w_en | _GEN_0 | _GEN_1 | _GEN_2 | ~_GEN_3) begin	// src/main/scala/csr/CSRRegFile.scala:20:38, :22:38, :124:24, :125:30
      end
      else	// src/main/scala/csr/CSRRegFile.scala:22:38, :124:24, :125:30
        MEPC_REG <= _GEN[io_CSR_i_opr];	// src/main/scala/csr/CSRRegFile.scala:22:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24
      if (~io_CSR_i_w_en | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | ~_GEN_4) begin	// src/main/scala/csr/CSRRegFile.scala:20:38, :23:38, :124:24, :125:30
      end
      else	// src/main/scala/csr/CSRRegFile.scala:23:38, :124:24, :125:30
        MIE_REG <= _GEN[io_CSR_i_opr];	// src/main/scala/csr/CSRRegFile.scala:23:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24
      if (io_CSR_i_w_en & _GEN_0) begin	// src/main/scala/csr/CSRRegFile.scala:26:38, :124:24, :125:30, :127:34
        MSTATUS_TW_REG <= _GEN[io_CSR_i_opr][21];	// src/main/scala/csr/CSRRegFile.scala:26:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :127:43
        MSTATUS_MPRV_REG <= _GEN[io_CSR_i_opr][17];	// src/main/scala/csr/CSRRegFile.scala:27:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :128:43
        MSTATUS_MPP_REG <= _GEN[io_CSR_i_opr][12:11];	// src/main/scala/csr/CSRRegFile.scala:28:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :129:43
        MSTATUS_MPIE_REG <= _GEN[io_CSR_i_opr][7];	// src/main/scala/csr/CSRRegFile.scala:29:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :130:43
        MSTATUS_MIE_REG <= _GEN[io_CSR_i_opr][3];	// src/main/scala/csr/CSRRegFile.scala:30:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :131:43
      end
      if (~io_CSR_i_w_en | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4) begin	// src/main/scala/csr/CSRRegFile.scala:20:38, :33:38, :38:38, :124:24, :125:30
      end
      else if (io_CSR_i_addr == 12'h3) begin	// src/main/scala/csr/CSRRegFile.scala:90:39, :125:30
        FCSR_NX_REG <= _GEN[io_CSR_i_opr][0];	// src/main/scala/csr/CSRRegFile.scala:33:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :146:43
        FCSR_UF_REG <= _GEN[io_CSR_i_opr][1];	// src/main/scala/csr/CSRRegFile.scala:34:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :147:43
        FCSR_OF_REG <= _GEN[io_CSR_i_opr][2];	// src/main/scala/csr/CSRRegFile.scala:35:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :148:43
        FCSR_DZ_REG <= _GEN[io_CSR_i_opr][3];	// src/main/scala/csr/CSRRegFile.scala:36:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :149:43
        FCSR_NV_REG <= _GEN[io_CSR_i_opr][4];	// src/main/scala/csr/CSRRegFile.scala:37:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :150:43
        FCSR_FRM_REG <= _GEN[io_CSR_i_opr][7:5];	// src/main/scala/csr/CSRRegFile.scala:38:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :151:43
      end
      else begin	// src/main/scala/csr/CSRRegFile.scala:125:30
        automatic logic _GEN_5 = io_CSR_i_addr == 12'h1;	// src/main/scala/csr/CSRRegFile.scala:86:35, :125:30
        if (_GEN_5) begin	// src/main/scala/csr/CSRRegFile.scala:125:30
          FCSR_NX_REG <= _GEN[io_CSR_i_opr][0];	// src/main/scala/csr/CSRRegFile.scala:33:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :154:43
          FCSR_UF_REG <= _GEN[io_CSR_i_opr][1];	// src/main/scala/csr/CSRRegFile.scala:34:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :155:43
          FCSR_OF_REG <= _GEN[io_CSR_i_opr][2];	// src/main/scala/csr/CSRRegFile.scala:35:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :156:43
          FCSR_DZ_REG <= _GEN[io_CSR_i_opr][3];	// src/main/scala/csr/CSRRegFile.scala:36:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :157:43
          FCSR_NV_REG <= _GEN[io_CSR_i_opr][4];	// src/main/scala/csr/CSRRegFile.scala:37:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :158:43
        end
        if (_GEN_5 | io_CSR_i_addr != 12'h2) begin	// src/main/scala/csr/CSRRegFile.scala:38:38, :88:37, :125:30
        end
        else	// src/main/scala/csr/CSRRegFile.scala:38:38, :125:30
          FCSR_FRM_REG <= _GEN[io_CSR_i_opr][2:0];	// src/main/scala/csr/CSRRegFile.scala:38:38, :111:18, :112:20, :113:10, :114:22, :115:12, :116:24, :161:43
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/csr/CSRRegFile.scala:13:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/csr/CSRRegFile.scala:13:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/csr/CSRRegFile.scala:13:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/csr/CSRRegFile.scala:13:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/csr/CSRRegFile.scala:13:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/csr/CSRRegFile.scala:13:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/csr/CSRRegFile.scala:13:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/csr/CSRRegFile.scala:13:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/csr/CSRRegFile.scala:13:7
        end	// src/main/scala/csr/CSRRegFile.scala:13:7
        MISA_REG = _RANDOM[3'h0];	// src/main/scala/csr/CSRRegFile.scala:13:7, :18:38
        MHARTID_REG = _RANDOM[3'h1];	// src/main/scala/csr/CSRRegFile.scala:13:7, :19:38
        MCAUSE_REG = _RANDOM[3'h2];	// src/main/scala/csr/CSRRegFile.scala:13:7, :20:38
        MTVEC_REG = _RANDOM[3'h3];	// src/main/scala/csr/CSRRegFile.scala:13:7, :21:38
        MEPC_REG = _RANDOM[3'h4];	// src/main/scala/csr/CSRRegFile.scala:13:7, :22:38
        MIE_REG = _RANDOM[3'h5];	// src/main/scala/csr/CSRRegFile.scala:13:7, :23:38
        MSTATUS_TW_REG = _RANDOM[3'h6][0];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38
        MSTATUS_MPRV_REG = _RANDOM[3'h6][1];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :27:38
        MSTATUS_MPP_REG = _RANDOM[3'h6][3:2];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :28:38
        MSTATUS_MPIE_REG = _RANDOM[3'h6][4];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :29:38
        MSTATUS_MIE_REG = _RANDOM[3'h6][5];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :30:38
        FCSR_NX_REG = _RANDOM[3'h6][6];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :33:38
        FCSR_UF_REG = _RANDOM[3'h6][7];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :34:38
        FCSR_OF_REG = _RANDOM[3'h6][8];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :35:38
        FCSR_DZ_REG = _RANDOM[3'h6][9];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :36:38
        FCSR_NV_REG = _RANDOM[3'h6][10];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :37:38
        FCSR_FRM_REG = _RANDOM[3'h6][13:11];	// src/main/scala/csr/CSRRegFile.scala:13:7, :26:38, :38:38
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/csr/CSRRegFile.scala:13:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/csr/CSRRegFile.scala:13:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_CSR_o_data = r_data;	// src/main/scala/csr/CSRRegFile.scala:13:7, :71:18
  assign io_FCSR_nx = FCSR_NX_REG;	// src/main/scala/csr/CSRRegFile.scala:13:7, :33:38
  assign io_FCSR_uf = FCSR_UF_REG;	// src/main/scala/csr/CSRRegFile.scala:13:7, :34:38
  assign io_FCSR_of = FCSR_OF_REG;	// src/main/scala/csr/CSRRegFile.scala:13:7, :35:38
  assign io_FCSR_dz = FCSR_DZ_REG;	// src/main/scala/csr/CSRRegFile.scala:13:7, :36:38
  assign io_FCSR_nv = FCSR_NV_REG;	// src/main/scala/csr/CSRRegFile.scala:13:7, :37:38
  assign io_FCSR_frm = FCSR_FRM_REG;	// src/main/scala/csr/CSRRegFile.scala:13:7, :38:38
endmodule

module CSR(	// src/main/scala/components/CSR.scala:7:7
  input         clock,	// src/main/scala/components/CSR.scala:7:7
                reset,	// src/main/scala/components/CSR.scala:7:7
  input  [31:0] io_i_data,	// src/main/scala/components/CSR.scala:8:16
  input  [4:0]  io_i_imm,	// src/main/scala/components/CSR.scala:8:16
  output [31:0] io_o_data,	// src/main/scala/components/CSR.scala:8:16
  input  [2:0]  io_i_opr,	// src/main/scala/components/CSR.scala:8:16
  input  [11:0] io_i_addr,	// src/main/scala/components/CSR.scala:8:16
  input         io_i_w_en,	// src/main/scala/components/CSR.scala:8:16
  output [31:0] io_fcsr_o_data	// src/main/scala/components/CSR.scala:8:16
);

  wire       _csrRegFile_io_FCSR_nx;	// src/main/scala/components/CSR.scala:20:28
  wire       _csrRegFile_io_FCSR_uf;	// src/main/scala/components/CSR.scala:20:28
  wire       _csrRegFile_io_FCSR_of;	// src/main/scala/components/CSR.scala:20:28
  wire       _csrRegFile_io_FCSR_dz;	// src/main/scala/components/CSR.scala:20:28
  wire       _csrRegFile_io_FCSR_nv;	// src/main/scala/components/CSR.scala:20:28
  wire [2:0] _csrRegFile_io_FCSR_frm;	// src/main/scala/components/CSR.scala:20:28
  CSRRegFile csrRegFile (	// src/main/scala/components/CSR.scala:20:28
    .clock              (clock),
    .reset              (reset),
    .io_MISA_i_value    (32'h0),	// src/main/scala/components/CSR.scala:8:16, :20:28
    .io_MHARTID_i_value (32'h0),	// src/main/scala/components/CSR.scala:8:16, :20:28
    .io_CSR_i_opr       (io_i_opr[1:0]),	// src/main/scala/components/CSR.scala:24:37
    .io_CSR_o_data      (io_o_data),
    .io_CSR_i_data      (io_i_opr[2] ? {27'h0, io_i_imm} : io_i_data),	// src/main/scala/components/CSR.scala:23:{43,52}
    .io_CSR_i_addr      (io_i_addr),
    .io_CSR_i_w_en      (io_i_w_en),
    .io_FCSR_nx         (_csrRegFile_io_FCSR_nx),
    .io_FCSR_uf         (_csrRegFile_io_FCSR_uf),
    .io_FCSR_of         (_csrRegFile_io_FCSR_of),
    .io_FCSR_dz         (_csrRegFile_io_FCSR_dz),
    .io_FCSR_nv         (_csrRegFile_io_FCSR_nv),
    .io_FCSR_frm        (_csrRegFile_io_FCSR_frm)
  );
  assign io_fcsr_o_data =
    {24'h0,
     _csrRegFile_io_FCSR_frm,
     _csrRegFile_io_FCSR_nv,
     _csrRegFile_io_FCSR_dz,
     _csrRegFile_io_FCSR_of,
     _csrRegFile_io_FCSR_uf,
     _csrRegFile_io_FCSR_nx};	// src/main/scala/components/CSR.scala:7:7, :20:28, :31:43
endmodule

module CSRController(	// src/main/scala/components/CSRController.scala:6:7
  input        io_regWrExecute,	// src/main/scala/components/CSRController.scala:7:16
  input  [4:0] io_rdSelExecute,	// src/main/scala/components/CSRController.scala:7:16
  input        io_csrWrExecute,	// src/main/scala/components/CSRController.scala:7:16
               io_regWrMemory,	// src/main/scala/components/CSRController.scala:7:16
  input  [4:0] io_rdSelMemory,	// src/main/scala/components/CSRController.scala:7:16
  input        io_csrWrMemory,	// src/main/scala/components/CSRController.scala:7:16
               io_regWrWriteback,	// src/main/scala/components/CSRController.scala:7:16
  input  [4:0] io_rdSelWriteback,	// src/main/scala/components/CSRController.scala:7:16
  input        io_csrWrWriteback,	// src/main/scala/components/CSRController.scala:7:16
  input  [4:0] io_rs1SelDecode,	// src/main/scala/components/CSRController.scala:7:16
  input        io_csrInstDecode,	// src/main/scala/components/CSRController.scala:7:16
  output [2:0] io_forwardRS1	// src/main/scala/components/CSRController.scala:7:16
);

  wire _csrHazard_DecEx_T = io_regWrExecute & io_csrInstDecode;	// src/main/scala/components/CSRController.scala:33:44
  wire _csrHazard_DecEx_T_6 = io_rdSelExecute == io_rs1SelDecode;	// src/main/scala/components/CSRController.scala:38:44
  wire hazard_DecEx =
    _csrHazard_DecEx_T & (|io_rdSelExecute) & ~io_csrWrExecute & _csrHazard_DecEx_T_6;	// src/main/scala/components/CSRController.scala:33:44, :36:44, :37:{28,45}, :38:44
  wire _csrHazard_DecMem_T = io_regWrMemory & io_csrInstDecode;	// src/main/scala/components/CSRController.scala:42:44
  wire _csrHazard_DecMem_T_6 = io_rdSelMemory == io_rs1SelDecode;	// src/main/scala/components/CSRController.scala:47:43
  wire hazard_DecMem =
    _csrHazard_DecMem_T & (|io_rdSelMemory) & ~io_csrWrMemory & _csrHazard_DecMem_T_6
    & ~hazard_DecEx;	// src/main/scala/components/CSRController.scala:37:45, :42:44, :45:43, :46:28, :47:{43,63}, :48:28
  wire _csrHazard_DecWb_T = io_regWrWriteback & io_csrInstDecode;	// src/main/scala/components/CSRController.scala:52:46
  wire _csrHazard_DecWb_T_6 = io_rdSelWriteback == io_rs1SelDecode;	// src/main/scala/components/CSRController.scala:57:46
  wire csrHazard_DecEx =
    _csrHazard_DecEx_T & (|io_rdSelExecute) & io_csrWrExecute & _csrHazard_DecEx_T_6;	// src/main/scala/components/CSRController.scala:33:44, :36:44, :38:44, :67:44
  wire csrHazard_DecMem =
    _csrHazard_DecMem_T & (|io_rdSelMemory) & io_csrWrMemory & _csrHazard_DecMem_T_6
    & ~csrHazard_DecEx;	// src/main/scala/components/CSRController.scala:42:44, :45:43, :47:43, :67:44, :77:63, :78:28
  assign io_forwardRS1 =
    hazard_DecEx
      ? 3'h1
      : hazard_DecMem
          ? 3'h2
          : _csrHazard_DecWb_T & (|io_rdSelWriteback) & ~io_csrWrWriteback
            & _csrHazard_DecWb_T_6 & ~hazard_DecEx & hazard_DecMem
              ? 3'h3
              : csrHazard_DecEx
                  ? 3'h4
                  : csrHazard_DecMem
                      ? 3'h5
                      : _csrHazard_DecWb_T & (|io_rdSelWriteback) & io_csrWrWriteback
                        & _csrHazard_DecWb_T_6 & ~csrHazard_DecEx & csrHazard_DecMem
                          ? 3'h6
                          : 3'h0;	// src/main/scala/components/CSRController.scala:6:7, :37:45, :47:63, :48:28, :52:46, :55:46, :56:28, :57:46, :58:42, :67:44, :77:63, :78:28, :88:45, :93:25, :95:12, :97:16, :99:20, :101:24, :103:28
endmodule

module HazardUnit(	// src/main/scala/components/HazardUnit.scala:5:7
  input        io_id_ex_memRead,	// src/main/scala/components/HazardUnit.scala:6:14
               io_ex_mem_memRead,	// src/main/scala/components/HazardUnit.scala:6:14
               io_id_ex_branch,	// src/main/scala/components/HazardUnit.scala:6:14
  input  [4:0] io_id_ex_rd,	// src/main/scala/components/HazardUnit.scala:6:14
               io_ex_mem_rd,	// src/main/scala/components/HazardUnit.scala:6:14
               io_id_rs1,	// src/main/scala/components/HazardUnit.scala:6:14
               io_id_rs2,	// src/main/scala/components/HazardUnit.scala:6:14
  input        io_taken,	// src/main/scala/components/HazardUnit.scala:6:14
  input  [1:0] io_jump,	// src/main/scala/components/HazardUnit.scala:6:14
  input        io_branch,	// src/main/scala/components/HazardUnit.scala:6:14
  output       io_if_reg_write,	// src/main/scala/components/HazardUnit.scala:6:14
               io_pc_write,	// src/main/scala/components/HazardUnit.scala:6:14
               io_ctl_mux,	// src/main/scala/components/HazardUnit.scala:6:14
               io_ifid_flush,	// src/main/scala/components/HazardUnit.scala:6:14
               io_take_branch	// src/main/scala/components/HazardUnit.scala:6:14
);

  wire io_ctl_mux_0 =
    ~(io_ex_mem_memRead & io_branch
      & (io_ex_mem_rd == io_id_rs1 | io_ex_mem_rd == io_id_rs2))
    & ~((io_id_ex_memRead | io_branch)
        & (io_id_ex_rd == io_id_rs1 | io_id_ex_rd == io_id_rs2)
        & ((|io_id_ex_rd) & (|io_id_rs1) | (|io_id_ex_rd) & (|io_id_rs2))
        & ~io_id_ex_branch);	// src/main/scala/components/HazardUnit.scala:26:14, :30:17, :34:23, :35:{20,34,49}, :36:{21,29,42,51}, :37:{28,41,51}, :38:7, :40:3, :41:16, :47:{39,56,70,86,101}, :48:16
  assign io_if_reg_write = io_ctl_mux_0;	// src/main/scala/components/HazardUnit.scala:5:7, :40:3, :47:101, :48:16
  assign io_pc_write = io_ctl_mux_0;	// src/main/scala/components/HazardUnit.scala:5:7, :40:3, :47:101, :48:16
  assign io_ctl_mux = io_ctl_mux_0;	// src/main/scala/components/HazardUnit.scala:5:7, :40:3, :47:101, :48:16
  assign io_ifid_flush = io_taken | (|io_jump);	// src/main/scala/components/HazardUnit.scala:5:7, :55:{17,28}
  assign io_take_branch = io_ctl_mux_0;	// src/main/scala/components/HazardUnit.scala:5:7, :40:3, :47:101, :48:16
endmodule

module Control(	// src/main/scala/components/Control.scala:6:7
  input  [31:0] io_in,	// src/main/scala/components/Control.scala:7:14
  output        io_aluSrc,	// src/main/scala/components/Control.scala:7:14
  output [1:0]  io_memToReg,	// src/main/scala/components/Control.scala:7:14
  output        io_regWrite,	// src/main/scala/components/Control.scala:7:14
                io_memRead,	// src/main/scala/components/Control.scala:7:14
                io_memWrite,	// src/main/scala/components/Control.scala:7:14
                io_branch,	// src/main/scala/components/Control.scala:7:14
  output [1:0]  io_aluOp,	// src/main/scala/components/Control.scala:7:14
                io_jump,	// src/main/scala/components/Control.scala:7:14
                io_aluSrc1	// src/main/scala/components/Control.scala:7:14
);

  wire _signals_T_1 = io_in[6:0] == 7'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_3 = io_in[6:0] == 7'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_5 = io_in[6:0] == 7'h73;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_53 = io_in[6:0] == 7'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_61 = io_in[6:0] == 7'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_69 = io_in[6:0] == 7'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_13 = io_in[6:0] == 7'h37;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_94 = io_in[6:0] == 7'h17;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_17 = io_in[6:0] == 7'h6F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _signals_T_38 = io_in[6:0] == 7'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire _GEN = _signals_T_3 | _signals_T_5 | _signals_T_53 | _signals_T_61;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire _GEN_0 = _signals_T_61 | _signals_T_69 | _signals_T_13 | _signals_T_94;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire _GEN_1 = _signals_T_1 | _signals_T_3 | _signals_T_5;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire _GEN_2 = _signals_T_61 | _signals_T_69;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire _GEN_3 = _signals_T_1 | _signals_T_3 | _signals_T_5 | _signals_T_53;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_aluSrc = _signals_T_1 | ~_GEN & _signals_T_69;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/components/Control.scala:6:7
  assign io_memToReg =
    _GEN_1
      ? 2'h0
      : _signals_T_53 ? 2'h1 : _GEN_0 ? 2'h0 : {_signals_T_17 | _signals_T_38, 1'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/components/Control.scala:6:7
  assign io_regWrite =
    _GEN_3 | ~_GEN_2 & (_signals_T_13 | _signals_T_94 | _signals_T_17 | _signals_T_38);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/components/Control.scala:6:7
  assign io_memRead = ~_GEN_1 & _signals_T_53;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/components/Control.scala:6:7
  assign io_memWrite = ~_GEN_3 & _signals_T_61;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/components/Control.scala:6:7
  assign io_branch = ~(_signals_T_1 | _GEN) & _signals_T_69;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/components/Control.scala:6:7
  assign io_aluOp = {_GEN_1, 1'h0};	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/components/Control.scala:6:7
  assign io_jump =
    _signals_T_1 | _signals_T_3 | _signals_T_5 | _signals_T_53 | _GEN_0
      ? 2'h0
      : _signals_T_17 ? 2'h1 : {_signals_T_38, 1'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/components/Control.scala:6:7
  assign io_aluSrc1 =
    _signals_T_1 | _signals_T_3 | _signals_T_5 | _signals_T_53 | _GEN_2
      ? 2'h0
      : _signals_T_13 ? 2'h2 : {1'h0, _signals_T_94};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/components/Control.scala:6:7
endmodule

module Registers(	// src/main/scala/components/Registers.scala:5:7
  input         clock,	// src/main/scala/components/Registers.scala:5:7
                reset,	// src/main/scala/components/Registers.scala:5:7
  input  [4:0]  io_readAddress_0,	// src/main/scala/components/Registers.scala:6:14
                io_readAddress_1,	// src/main/scala/components/Registers.scala:6:14
  input         io_writeEnable,	// src/main/scala/components/Registers.scala:6:14
  input  [4:0]  io_writeAddress,	// src/main/scala/components/Registers.scala:6:14
  input  [31:0] io_writeData,	// src/main/scala/components/Registers.scala:6:14
  output [31:0] io_readData_0,	// src/main/scala/components/Registers.scala:6:14
                io_readData_1	// src/main/scala/components/Registers.scala:6:14
);

  reg  [31:0]       reg_0;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_1;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_2;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_3;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_4;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_5;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_6;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_7;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_8;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_9;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_10;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_11;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_12;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_13;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_14;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_15;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_16;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_17;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_18;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_19;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_20;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_21;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_22;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_23;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_24;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_25;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_26;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_27;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_28;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_29;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_30;	// src/main/scala/components/Registers.scala:14:20
  reg  [31:0]       reg_31;	// src/main/scala/components/Registers.scala:14:20
  wire [31:0][31:0] _GEN =
    {{reg_31},
     {reg_30},
     {reg_29},
     {reg_28},
     {reg_27},
     {reg_26},
     {reg_25},
     {reg_24},
     {reg_23},
     {reg_22},
     {reg_21},
     {reg_20},
     {reg_19},
     {reg_18},
     {reg_17},
     {reg_16},
     {reg_15},
     {reg_14},
     {reg_13},
     {reg_12},
     {reg_11},
     {reg_10},
     {reg_9},
     {reg_8},
     {reg_7},
     {reg_6},
     {reg_5},
     {reg_4},
     {reg_3},
     {reg_2},
     {reg_1},
     {reg_0}};	// src/main/scala/components/Registers.scala:14:20, :23:22
  always @(posedge clock) begin	// src/main/scala/components/Registers.scala:5:7
    if (reset) begin	// src/main/scala/components/Registers.scala:5:7
      reg_0 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_1 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_2 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_3 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_4 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_5 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_6 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_7 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_8 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_9 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_10 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_11 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_12 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_13 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_14 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_15 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_16 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_17 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_18 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_19 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_20 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_21 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_22 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_23 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_24 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_25 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_26 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_27 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_28 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_29 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_30 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
      reg_31 <= 32'h0;	// src/main/scala/components/Registers.scala:14:{20,28}
    end
    else begin	// src/main/scala/components/Registers.scala:5:7
      if (io_writeEnable & io_writeAddress == 5'h0)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_0 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h1)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_1 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h2)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_2 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h3)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_3 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h4)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_4 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h5)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_5 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h6)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_6 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h7)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_7 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h8)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_8 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h9)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_9 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'hA)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_10 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'hB)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_11 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'hC)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_12 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'hD)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_13 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'hE)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_14 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'hF)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_15 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h10)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_16 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h11)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_17 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h12)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_18 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h13)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_19 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h14)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_20 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h15)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_21 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h16)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_22 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h17)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_23 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h18)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_24 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h19)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_25 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h1A)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_26 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h1B)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_27 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h1C)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_28 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h1D)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_29 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & io_writeAddress == 5'h1E)	// src/main/scala/components/Registers.scala:5:7, :14:20, :16:24, :17:26
        reg_30 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
      if (io_writeEnable & (&io_writeAddress))	// src/main/scala/components/Registers.scala:14:20, :16:24, :17:26
        reg_31 <= io_writeData;	// src/main/scala/components/Registers.scala:14:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/Registers.scala:5:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/Registers.scala:5:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/Registers.scala:5:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/Registers.scala:5:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/components/Registers.scala:5:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/Registers.scala:5:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/Registers.scala:5:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/Registers.scala:5:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/components/Registers.scala:5:7
        end	// src/main/scala/components/Registers.scala:5:7
        reg_0 = _RANDOM[5'h0];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_1 = _RANDOM[5'h1];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_2 = _RANDOM[5'h2];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_3 = _RANDOM[5'h3];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_4 = _RANDOM[5'h4];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_5 = _RANDOM[5'h5];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_6 = _RANDOM[5'h6];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_7 = _RANDOM[5'h7];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_8 = _RANDOM[5'h8];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_9 = _RANDOM[5'h9];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_10 = _RANDOM[5'hA];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_11 = _RANDOM[5'hB];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_12 = _RANDOM[5'hC];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_13 = _RANDOM[5'hD];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_14 = _RANDOM[5'hE];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_15 = _RANDOM[5'hF];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_16 = _RANDOM[5'h10];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_17 = _RANDOM[5'h11];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_18 = _RANDOM[5'h12];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_19 = _RANDOM[5'h13];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_20 = _RANDOM[5'h14];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_21 = _RANDOM[5'h15];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_22 = _RANDOM[5'h16];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_23 = _RANDOM[5'h17];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_24 = _RANDOM[5'h18];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_25 = _RANDOM[5'h19];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_26 = _RANDOM[5'h1A];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_27 = _RANDOM[5'h1B];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_28 = _RANDOM[5'h1C];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_29 = _RANDOM[5'h1D];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_30 = _RANDOM[5'h1E];	// src/main/scala/components/Registers.scala:5:7, :14:20
        reg_31 = _RANDOM[5'h1F];	// src/main/scala/components/Registers.scala:5:7, :14:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/Registers.scala:5:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/Registers.scala:5:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_readData_0 = io_readAddress_0 == 5'h0 ? 32'h0 : _GEN[io_readAddress_0];	// src/main/scala/components/Registers.scala:5:7, :14:28, :20:{28,37}, :21:22, :23:22
  assign io_readData_1 = io_readAddress_1 == 5'h0 ? 32'h0 : _GEN[io_readAddress_1];	// src/main/scala/components/Registers.scala:5:7, :14:28, :20:{28,37}, :21:22, :23:22
endmodule

module ImmediateGen(	// src/main/scala/components/ImmediateGen.scala:6:7
  input  [31:0] io_instruction,	// src/main/scala/components/ImmediateGen.scala:7:14
  output [31:0] io_out	// src/main/scala/components/ImmediateGen.scala:7:14
);

  assign io_out =
    io_instruction[6:0] == 7'h3 | io_instruction[6:0] == 7'hF
    | io_instruction[6:0] == 7'h13 | io_instruction[6:0] == 7'h1B
    | io_instruction[6:0] == 7'h67 | io_instruction[6:0] == 7'h73
      ? {{20{io_instruction[31]}}, io_instruction[31:20]}
      : io_instruction[6:0] == 7'h17 | io_instruction[6:0] == 7'h37
          ? {io_instruction[31:12], 12'h0}
          : io_instruction[6:0] == 7'h23
              ? {{20{io_instruction[31]}}, io_instruction[31:25], io_instruction[11:7]}
              : {io_instruction[6:0] == 7'h63
                   ? {{20{io_instruction[31]}},
                      io_instruction[7],
                      io_instruction[30:25],
                      io_instruction[11:8]}
                   : {{12{io_instruction[31]}},
                      io_instruction[19:12],
                      io_instruction[20],
                      io_instruction[30:21]},
                 1'h0};	// src/main/scala/components/ImmediateGen.scala:6:7, :11:30, :15:{12,30,49,68,87,97,107}, :16:5, :17:31, :18:{20,25,35}, :19:12, :23:{22,31,41,51}, :24:33, :25:{22,34}, :26:14, :29:{22,32}, :30:{37,61}, :31:{22,27,37}, :32:14, :35:{22,32}, :37:23, :38:23, :39:23, :40:23, :42:23, :43:14, :49:21, :50:21, :51:21, :52:21, :54:21, :55:12
endmodule

module BranchUnit(	// src/main/scala/components/BranchUnit.scala:6:7
  input         io_branch,	// src/main/scala/components/BranchUnit.scala:7:14
  input  [2:0]  io_funct3,	// src/main/scala/components/BranchUnit.scala:7:14
  input  [31:0] io_rd1,	// src/main/scala/components/BranchUnit.scala:7:14
                io_rd2,	// src/main/scala/components/BranchUnit.scala:7:14
  input         io_take_branch,	// src/main/scala/components/BranchUnit.scala:7:14
  output        io_taken	// src/main/scala/components/BranchUnit.scala:7:14
);

  wire       _check_T_9 = io_rd1 >= io_rd2;	// src/main/scala/components/BranchUnit.scala:28:32
  wire [7:0] _GEN =
    {{_check_T_9},
     {io_rd1 < io_rd2},
     {$signed(io_rd1) >= $signed(io_rd2)},
     {$signed(io_rd1) < $signed(io_rd2)},
     {_check_T_9},
     {_check_T_9},
     {io_rd1 != io_rd2},
     {io_rd1 == io_rd2}};	// src/main/scala/components/BranchUnit.scala:22:21, :23:{21,32}, :24:{21,32}, :25:{21,39}, :26:{21,39}, :27:{21,32}, :28:32
  assign io_taken = _GEN[io_funct3] & io_branch & io_take_branch;	// src/main/scala/components/BranchUnit.scala:6:7, :22:21, :23:21, :24:21, :25:21, :26:21, :27:21, :31:33
endmodule

module InstructionDecode(	// src/main/scala/components/InstructionDecode.scala:6:7
  input         clock,	// src/main/scala/components/InstructionDecode.scala:6:7
                reset,	// src/main/scala/components/InstructionDecode.scala:6:7
  input  [31:0] io_id_instruction,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_writeData,	// src/main/scala/components/InstructionDecode.scala:7:14
  input  [4:0]  io_writeReg,	// src/main/scala/components/InstructionDecode.scala:7:14
  input  [31:0] io_pcAddress,	// src/main/scala/components/InstructionDecode.scala:7:14
  input         io_ctl_writeEnable,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_id_ex_mem_read,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ex_mem_mem_read,	// src/main/scala/components/InstructionDecode.scala:7:14
  input  [4:0]  io_id_ex_rd,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ex_mem_rd,	// src/main/scala/components/InstructionDecode.scala:7:14
  input         io_id_ex_branch,	// src/main/scala/components/InstructionDecode.scala:7:14
  input  [31:0] io_ex_mem_ins,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_mem_wb_ins,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ex_ins,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ex_result,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ex_mem_result,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_mem_wb_result,	// src/main/scala/components/InstructionDecode.scala:7:14
  input         io_id_ex_regWr,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ex_mem_regWr,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_csr_Ex,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_csr_Mem,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_csr_Wb,	// src/main/scala/components/InstructionDecode.scala:7:14
  input  [31:0] io_csr_Ex_data,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_csr_Mem_data,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_csr_Wb_data,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_dmem_data,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [31:0] io_immediate,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [4:0]  io_writeRegAddress,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [31:0] io_readData1,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_readData2,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [6:0]  io_func7,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [2:0]  io_func3,	// src/main/scala/components/InstructionDecode.scala:7:14
  output        io_ctl_aluSrc,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [1:0]  io_ctl_memToReg,	// src/main/scala/components/InstructionDecode.scala:7:14
  output        io_ctl_regWrite,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ctl_memRead,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ctl_memWrite,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [1:0]  io_ctl_aluOp,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_ctl_aluSrc1,	// src/main/scala/components/InstructionDecode.scala:7:14
  output        io_hdu_pcWrite,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_hdu_if_reg_write,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_pcSrc,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [31:0] io_pcPlusOffset,	// src/main/scala/components/InstructionDecode.scala:7:14
  output        io_ifid_flush,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_stall,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [31:0] io_csr_o_data,	// src/main/scala/components/InstructionDecode.scala:7:14
  output        io_is_csr,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [31:0] io_fscr_o_data,	// src/main/scala/components/InstructionDecode.scala:7:14
  output [4:0]  io_rs_addr_0,	// src/main/scala/components/InstructionDecode.scala:7:14
                io_rs_addr_1	// src/main/scala/components/InstructionDecode.scala:7:14
);

  wire             io_is_csr_0;	// src/main/scala/components/InstructionDecode.scala:82:58
  wire             _bu_io_taken;	// src/main/scala/components/InstructionDecode.scala:193:18
  wire [31:0]      _immediate_io_out;	// src/main/scala/components/InstructionDecode.scala:167:25
  wire [31:0]      _registers_io_readData_0;	// src/main/scala/components/InstructionDecode.scala:136:25
  wire [31:0]      _registers_io_readData_1;	// src/main/scala/components/InstructionDecode.scala:136:25
  wire             _control_io_regWrite;	// src/main/scala/components/InstructionDecode.scala:117:23
  wire             _control_io_memWrite;	// src/main/scala/components/InstructionDecode.scala:117:23
  wire             _control_io_branch;	// src/main/scala/components/InstructionDecode.scala:117:23
  wire [1:0]       _control_io_jump;	// src/main/scala/components/InstructionDecode.scala:117:23
  wire             _hdu_io_ctl_mux;	// src/main/scala/components/InstructionDecode.scala:101:19
  wire             _hdu_io_take_branch;	// src/main/scala/components/InstructionDecode.scala:101:19
  wire [2:0]       _csrController_io_forwardRS1;	// src/main/scala/components/InstructionDecode.scala:86:29
  assign io_is_csr_0 = io_id_instruction[6:0] == 7'h73;	// src/main/scala/components/InstructionDecode.scala:82:{51,58}
  wire             _GEN = _hdu_io_ctl_mux & io_id_instruction != 32'h13;	// src/main/scala/components/InstructionDecode.scala:101:19, :126:{23,44}
  wire [31:0]      io_readData1_0 =
    io_ctl_writeEnable & io_writeReg == io_id_instruction[19:15]
      ? (io_id_instruction[19:15] == 5'h0 ? 32'h0 : io_writeData)
      : _registers_io_readData_0;	// src/main/scala/components/InstructionDecode.scala:77:51, :80:74, :136:25, :147:{27,43,60}, :148:{22,30}, :149:20, :151:20, :154:18
  wire [31:0]      io_readData2_0 =
    io_ctl_writeEnable & io_writeReg == io_id_instruction[24:20]
      ? (io_id_instruction[24:20] == 5'h0 ? 32'h0 : io_writeData)
      : _registers_io_readData_1;	// src/main/scala/components/InstructionDecode.scala:80:74, :110:37, :136:25, :149:20, :156:{27,43,60}, :157:{22,30}, :158:20, :160:20, :163:18
  wire             _GEN_0 = io_id_instruction[19:15] == io_ex_mem_ins[11:7];	// src/main/scala/components/InstructionDecode.scala:77:51, :175:{20,37}
  wire             _GEN_1 = io_id_instruction[19:15] == io_mem_wb_ins[11:7];	// src/main/scala/components/InstructionDecode.scala:77:51, :177:{26,43}
  wire             _GEN_2 = io_id_instruction[19:15] == io_ex_ins[11:7];	// src/main/scala/components/InstructionDecode.scala:77:51, :203:{22,35}
  wire             _io_stall_T_2 = io_id_instruction[14:12] == 3'h5;	// src/main/scala/components/InstructionDecode.scala:78:51, :236:107
  wire [6:0]       io_func7_0 =
    io_id_instruction[6:0] == 7'h33 | io_id_instruction[6:0] == 7'h13 & _io_stall_T_2
      ? io_id_instruction[31:25]
      : 7'h0;	// src/main/scala/components/InstructionDecode.scala:82:51, :236:{32,50,77,95,107,117}, :237:{14,34}, :239:14
  wire [7:0][31:0] _GEN_3 =
    {{_registers_io_readData_1},
     {io_csr_Wb_data},
     {io_csr_Mem_data},
     {io_csr_Ex_data},
     {io_writeData},
     {io_ex_mem_mem_read ? io_dmem_data : io_ex_mem_result},
     {io_ex_result},
     {_registers_io_readData_1}};	// src/main/scala/components/InstructionDecode.scala:136:25, :244:23, :245:33, :246:8, :247:35, :248:10, :249:10, :250:37, :251:12, :252:39, :253:14, :254:41, :255:16, :256:43
  CSR csr (	// src/main/scala/components/InstructionDecode.scala:74:19
    .clock          (clock),
    .reset          (reset),
    .io_i_data      (_GEN_3[_csrController_io_forwardRS1]),	// src/main/scala/components/InstructionDecode.scala:86:29, :244:23, :245:33, :246:8, :247:35, :249:10, :250:37, :251:12, :252:39, :253:14, :254:41, :255:16, :256:43
    .io_i_imm       (io_id_instruction[19:15]),	// src/main/scala/components/InstructionDecode.scala:77:51
    .io_o_data      (io_csr_o_data),
    .io_i_opr       (io_id_instruction[14:12]),	// src/main/scala/components/InstructionDecode.scala:78:51
    .io_i_addr      (io_id_instruction[31:20]),	// src/main/scala/components/InstructionDecode.scala:79:51
    .io_i_w_en      (io_is_csr_0 & (|(io_id_instruction[19:15]))),	// src/main/scala/components/InstructionDecode.scala:77:51, :80:{44,74}, :82:58
    .io_fcsr_o_data (io_fscr_o_data)
  );
  CSRController csrController (	// src/main/scala/components/InstructionDecode.scala:86:29
    .io_regWrExecute   (io_id_ex_regWr),
    .io_rdSelExecute   (io_id_ex_rd),
    .io_csrWrExecute   (io_csr_Ex),
    .io_regWrMemory    (io_ex_mem_regWr),
    .io_rdSelMemory    (io_ex_mem_rd),
    .io_csrWrMemory    (io_csr_Mem),
    .io_regWrWriteback (io_ctl_writeEnable),
    .io_rdSelWriteback (io_writeReg),
    .io_csrWrWriteback (io_csr_Wb),
    .io_rs1SelDecode   (io_id_instruction[19:15]),	// src/main/scala/components/InstructionDecode.scala:77:51
    .io_csrInstDecode  (io_id_instruction[6:0] == 7'h73),	// src/main/scala/components/InstructionDecode.scala:82:{51,58}, :97:63
    .io_forwardRS1     (_csrController_io_forwardRS1)
  );
  HazardUnit hdu (	// src/main/scala/components/InstructionDecode.scala:101:19
    .io_id_ex_memRead  (io_id_ex_mem_read),
    .io_ex_mem_memRead (io_ex_mem_mem_read),
    .io_id_ex_branch   (io_id_ex_branch),
    .io_id_ex_rd       (io_id_ex_rd),
    .io_ex_mem_rd      (io_ex_mem_rd),
    .io_id_rs1         (io_id_instruction[19:15]),	// src/main/scala/components/InstructionDecode.scala:77:51
    .io_id_rs2         (io_id_instruction[24:20]),	// src/main/scala/components/InstructionDecode.scala:110:37
    .io_taken          (_bu_io_taken),	// src/main/scala/components/InstructionDecode.scala:193:18
    .io_jump           (_control_io_jump),	// src/main/scala/components/InstructionDecode.scala:117:23
    .io_branch         (_control_io_branch),	// src/main/scala/components/InstructionDecode.scala:117:23
    .io_if_reg_write   (io_hdu_if_reg_write),
    .io_pc_write       (io_hdu_pcWrite),
    .io_ctl_mux        (_hdu_io_ctl_mux),
    .io_ifid_flush     (io_ifid_flush),
    .io_take_branch    (_hdu_io_take_branch)
  );
  Control control (	// src/main/scala/components/InstructionDecode.scala:117:23
    .io_in       (io_id_instruction),
    .io_aluSrc   (io_ctl_aluSrc),
    .io_memToReg (io_ctl_memToReg),
    .io_regWrite (_control_io_regWrite),
    .io_memRead  (io_ctl_memRead),
    .io_memWrite (_control_io_memWrite),
    .io_branch   (_control_io_branch),
    .io_aluOp    (io_ctl_aluOp),
    .io_jump     (_control_io_jump),
    .io_aluSrc1  (io_ctl_aluSrc1)
  );
  Registers registers (	// src/main/scala/components/InstructionDecode.scala:136:25
    .clock            (clock),
    .reset            (reset),
    .io_readAddress_0 (io_id_instruction[19:15]),	// src/main/scala/components/InstructionDecode.scala:77:51
    .io_readAddress_1 (io_id_instruction[24:20]),	// src/main/scala/components/InstructionDecode.scala:110:37
    .io_writeEnable   (io_ctl_writeEnable | io_csr_Wb),	// src/main/scala/components/InstructionDecode.scala:142:50
    .io_writeAddress  (io_writeReg),
    .io_writeData     (io_csr_Wb ? io_csr_Wb_data : io_writeData),	// src/main/scala/components/InstructionDecode.scala:144:32
    .io_readData_0    (_registers_io_readData_0),
    .io_readData_1    (_registers_io_readData_1)
  );
  ImmediateGen immediate (	// src/main/scala/components/InstructionDecode.scala:167:25
    .io_instruction (io_id_instruction),
    .io_out         (_immediate_io_out)
  );
  BranchUnit bu (	// src/main/scala/components/InstructionDecode.scala:193:18
    .io_branch      (_control_io_branch),	// src/main/scala/components/InstructionDecode.scala:117:23
    .io_funct3      (io_id_instruction[14:12]),	// src/main/scala/components/InstructionDecode.scala:78:51
    .io_rd1
      (_GEN_0 ? io_ex_mem_result : _GEN_1 ? io_mem_wb_result : io_readData1_0),	// src/main/scala/components/InstructionDecode.scala:147:60, :148:30, :154:18, :175:{20,46}, :176:12, :177:{26,52}, :178:14, :181:14
    .io_rd2
      (io_id_instruction[24:20] == io_ex_mem_ins[11:7]
         ? io_ex_mem_result
         : io_id_instruction[24:20] == io_mem_wb_ins[11:7]
             ? io_mem_wb_result
             : io_readData2_0),	// src/main/scala/components/InstructionDecode.scala:110:37, :156:60, :157:30, :163:18, :175:37, :177:43, :183:{20,46}, :184:12, :185:{26,52}, :186:14, :189:14
    .io_take_branch (_hdu_io_take_branch),	// src/main/scala/components/InstructionDecode.scala:101:19
    .io_taken       (_bu_io_taken)
  );
  assign io_immediate = _immediate_io_out;	// src/main/scala/components/InstructionDecode.scala:6:7, :167:25
  assign io_writeRegAddress = io_id_instruction[11:7];	// src/main/scala/components/InstructionDecode.scala:6:7, :234:42
  assign io_readData1 = io_readData1_0;	// src/main/scala/components/InstructionDecode.scala:6:7, :147:60, :148:30, :154:18
  assign io_readData2 = io_readData2_0;	// src/main/scala/components/InstructionDecode.scala:6:7, :156:60, :157:30, :163:18
  assign io_func7 = io_func7_0;	// src/main/scala/components/InstructionDecode.scala:6:7, :236:117, :237:14, :239:14
  assign io_func3 = io_id_instruction[14:12];	// src/main/scala/components/InstructionDecode.scala:6:7, :78:51
  assign io_ctl_regWrite = _GEN & _control_io_regWrite;	// src/main/scala/components/InstructionDecode.scala:6:7, :117:23, :126:{23,57}, :128:21, :132:21
  assign io_ctl_memWrite = _GEN & _control_io_memWrite;	// src/main/scala/components/InstructionDecode.scala:6:7, :117:23, :126:{23,57}, :127:21, :131:21
  assign io_pcSrc = _bu_io_taken | (|_control_io_jump);	// src/main/scala/components/InstructionDecode.scala:6:7, :117:23, :193:18, :225:{20,35}
  assign io_pcPlusOffset =
    _control_io_jump == 2'h1
      ? io_pcAddress + _immediate_io_out
      : _control_io_jump == 2'h2
          ? (_GEN_2
               ? io_ex_result
               : _GEN_0
                   ? io_ex_mem_result
                   : _GEN_1 ? io_mem_wb_result : _GEN_2 ? io_ex_result : io_readData1_0)
            + _immediate_io_out
          : io_pcAddress + _immediate_io_out;	// src/main/scala/components/InstructionDecode.scala:6:7, :117:23, :147:60, :148:30, :154:18, :167:25, :175:20, :177:26, :203:{22,43}, :204:16, :205:54, :206:14, :207:52, :208:14, :209:47, :210:14, :212:16, :216:{20,29}, :217:{21,37}, :218:{26,35}, :219:{23,35}, :222:{23,39}
  assign io_stall =
    io_func7_0 == 7'h1
    & (io_id_instruction[14:12] == 3'h4 | _io_stall_T_2 | io_id_instruction[14:12] == 3'h6
       | (&(io_id_instruction[14:12])));	// src/main/scala/components/InstructionDecode.scala:6:7, :78:51, :236:{107,117}, :237:14, :239:14, :242:{24,32,45,85,93,105}
  assign io_is_csr = io_is_csr_0;	// src/main/scala/components/InstructionDecode.scala:6:7, :82:58
  assign io_rs_addr_0 = io_id_instruction[19:15];	// src/main/scala/components/InstructionDecode.scala:6:7, :77:51
  assign io_rs_addr_1 = io_id_instruction[24:20];	// src/main/scala/components/InstructionDecode.scala:6:7, :110:37
endmodule

module ALU(	// src/main/scala/components/ALU.scala:5:7
  input  [31:0] io_input1,	// src/main/scala/components/ALU.scala:6:14
                io_input2,	// src/main/scala/components/ALU.scala:6:14
  input  [3:0]  io_aluCtl,	// src/main/scala/components/ALU.scala:6:14
  output [31:0] io_result	// src/main/scala/components/ALU.scala:6:14
);

  wire [62:0]       _io_result_T_18 = {31'h0, io_input1} << io_input2[4:0];	// src/main/scala/components/ALU.scala:23:{41,53}
  wire [31:0]       _GEN = {27'h0, io_input2[4:0]};	// src/main/scala/components/ALU.scala:23:53, :24:41
  wire [15:0][31:0] _GEN_0 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {io_input1 ^ io_input2},
     {$signed($signed(io_input1) >>> _GEN)},
     {io_input1 >> _GEN},
     {_io_result_T_18[31:0]},
     {{31'h0, io_input1 < io_input2}},
     {{31'h0, $signed(io_input1) < $signed(io_input2)}},
     {io_input1 - io_input2},
     {io_input1 + io_input2},
     {io_input1 | io_input2},
     {io_input1 & io_input2}};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/ALU.scala:17:{18,41}, :18:{18,41}, :19:{18,41}, :20:{18,41}, :21:{18,48}, :22:{18,41}, :23:{18,41}, :24:{18,41}, :25:{18,48}, :26:{18,41}
  assign io_result = _GEN_0[io_aluCtl];	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/ALU.scala:5:7, :17:18, :18:18, :19:18, :20:18, :21:18, :22:18, :23:18, :24:18, :25:18, :26:18
endmodule

module AluControl(	// src/main/scala/components/AluControl.scala:22:7
  input  [1:0] io_aluOp,	// src/main/scala/components/AluControl.scala:23:14
  input        io_f7,	// src/main/scala/components/AluControl.scala:23:14
  input  [2:0] io_f3,	// src/main/scala/components/AluControl.scala:23:14
  input        io_aluSrc,	// src/main/scala/components/AluControl.scala:23:14
  output [3:0] io_out	// src/main/scala/components/AluControl.scala:23:14
);

  wire [7:0][3:0] _GEN =
    {{4'h0},
     {4'h1},
     {io_f7 ? 4'h8 : 4'h7},
     {4'h9},
     {4'h5},
     {4'h4},
     {4'h6},
     {{3'h1, ~(~io_aluSrc | ~io_f7)}}};	// src/main/scala/components/AluControl.scala:31:10, :36:19, :38:{14,25,34,43}, :39:18, :42:20, :46:16, :49:16, :52:16, :55:29, :56:18, :58:18, :62:16, :65:16, :68:16
  assign io_out = io_aluOp == 2'h0 ? 4'h2 : _GEN[io_f3];	// src/main/scala/components/AluControl.scala:22:7, :31:10, :33:{17,26}, :34:12, :36:19, :38:43, :46:16, :49:16, :52:16, :55:29, :62:16, :65:16, :68:16
endmodule

module ForwardingUnit(	// src/main/scala/components/ForwardingUnit.scala:5:7
  input  [4:0] io_ex_reg_rd,	// src/main/scala/components/ForwardingUnit.scala:6:14
               io_mem_reg_rd,	// src/main/scala/components/ForwardingUnit.scala:6:14
               io_reg_rs1,	// src/main/scala/components/ForwardingUnit.scala:6:14
               io_reg_rs2,	// src/main/scala/components/ForwardingUnit.scala:6:14
  input        io_ex_regWrite,	// src/main/scala/components/ForwardingUnit.scala:6:14
               io_mem_regWrite,	// src/main/scala/components/ForwardingUnit.scala:6:14
  output [1:0] io_forwardA,	// src/main/scala/components/ForwardingUnit.scala:6:14
               io_forwardB	// src/main/scala/components/ForwardingUnit.scala:6:14
);

  assign io_forwardA =
    io_reg_rs1 == io_ex_reg_rd & (|io_ex_reg_rd) & io_ex_regWrite
      ? 2'h1
      : {io_reg_rs1 == io_mem_reg_rd & (|io_mem_reg_rd) & io_mem_regWrite, 1'h0};	// src/main/scala/components/ForwardingUnit.scala:5:7, :21:{19,52,60,79}, :22:17, :24:{18,53,61}, :25:7, :26:19, :29:19
  assign io_forwardB =
    io_reg_rs2 == io_ex_reg_rd & (|io_ex_reg_rd) & io_ex_regWrite
      ? 2'h1
      : {io_reg_rs2 == io_mem_reg_rd & (|io_mem_reg_rd) & io_mem_regWrite, 1'h0};	// src/main/scala/components/ForwardingUnit.scala:5:7, :21:52, :22:17, :24:53, :25:7, :26:19, :29:19, :32:{19,60,79}, :33:17, :35:{18,61}, :36:7, :37:19, :40:19
endmodule

module MDU(	// src/main/scala/components/MDU.scala:19:7
  input         clock,	// src/main/scala/components/MDU.scala:19:7
                reset,	// src/main/scala/components/MDU.scala:19:7
  input  [31:0] io_src_a,	// src/main/scala/components/MDU.scala:20:16
                io_src_b,	// src/main/scala/components/MDU.scala:20:16
  input  [4:0]  io_op,	// src/main/scala/components/MDU.scala:20:16
  input         io_valid,	// src/main/scala/components/MDU.scala:20:16
  output        io_ready,	// src/main/scala/components/MDU.scala:20:16
                io_output_valid,	// src/main/scala/components/MDU.scala:20:16
  output [31:0] io_output_bits	// src/main/scala/components/MDU.scala:20:16
);

  wire        _result_T = io_op == 5'h0;	// src/main/scala/components/MDU.scala:34:16
  wire        _result_T_1 = io_op == 5'h3;	// src/main/scala/components/MDU.scala:34:33
  wire [63:0] _GEN = {32'h0, io_src_b};	// src/main/scala/components/MDU.scala:34:58, :43:29
  wire        _result_T_4 = io_op == 5'h2;	// src/main/scala/components/MDU.scala:35:16
  wire [63:0] _GEN_0 = {{32{io_src_a[31]}}, io_src_a};	// src/main/scala/components/MDU.scala:35:66
  wire        _result_T_11 = io_op == 5'h1;	// src/main/scala/components/MDU.scala:36:16
  wire [63:0] result =
    _result_T | _result_T_1
      ? {32'h0, io_src_a} * _GEN
      : _result_T_4
          ? _GEN_0 * _GEN
          : _result_T_11 ? _GEN_0 * {{32{io_src_b[31]}}, io_src_b} : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/MDU.scala:34:{16,24,33,58}, :35:{16,66}, :36:{16,66}, :43:29
  reg         r_ready;	// src/main/scala/components/MDU.scala:41:29
  reg  [5:0]  r_counter;	// src/main/scala/components/MDU.scala:42:29
  reg  [31:0] r_dividend;	// src/main/scala/components/MDU.scala:43:29
  reg  [31:0] r_quotient;	// src/main/scala/components/MDU.scala:44:29
  wire        _is_div_rem_u_T = io_op == 5'h5;	// src/main/scala/components/MDU.scala:48:39
  wire        _is_div_rem_u_T_1 = io_op == 5'h7;	// src/main/scala/components/MDU.scala:48:57
  wire        _is_div_rem_s_T = io_op == 5'h4;	// src/main/scala/components/MDU.scala:49:39
  wire        _is_div_rem_s_T_1 = io_op == 5'h6;	// src/main/scala/components/MDU.scala:49:56
  wire        is_div_rem_s = _is_div_rem_s_T | _is_div_rem_s_T_1;	// src/main/scala/components/MDU.scala:49:{39,47,56}
  wire        _GEN_1 = is_div_rem_s | _is_div_rem_u_T | _is_div_rem_u_T_1;	// src/main/scala/components/MDU.scala:48:{39,57}, :49:47, :50:23
  wire        _GEN_2 = _result_T_11 | _result_T_1 | _result_T_4;	// src/main/scala/components/MDU.scala:34:33, :35:16, :36:16, :76:50
  always @(posedge clock) begin	// src/main/scala/components/MDU.scala:19:7
    if (reset) begin	// src/main/scala/components/MDU.scala:19:7
      r_ready <= 1'h1;	// src/main/scala/components/MDU.scala:36:16, :41:29
      r_counter <= 6'h20;	// src/main/scala/components/MDU.scala:42:29
      r_dividend <= 32'h0;	// src/main/scala/components/MDU.scala:43:29
      r_quotient <= 32'h0;	// src/main/scala/components/MDU.scala:43:29, :44:29
    end
    else if (_GEN_1) begin	// src/main/scala/components/MDU.scala:50:23
      r_ready <= ~io_valid & ((|r_counter) ? r_counter == 6'h1 : r_ready);	// src/main/scala/components/MDU.scala:41:29, :42:29, :53:32, :54:24, :58:{30,38}, :66:{24,38}
      if (io_valid) begin	// src/main/scala/components/MDU.scala:20:16
        r_counter <= 6'h20;	// src/main/scala/components/MDU.scala:42:29
        r_dividend <= is_div_rem_s & io_src_a[31] ? 32'h0 - io_src_a : io_src_a;	// src/main/scala/components/MDU.scala:34:16, :43:29, :49:47, :51:{28,42,53,59}
        r_quotient <= 32'h0;	// src/main/scala/components/MDU.scala:43:29, :44:29
      end
      else begin	// src/main/scala/components/MDU.scala:20:16
        automatic logic [5:0]  _r_counter_T;	// src/main/scala/components/MDU.scala:59:52
        automatic logic [94:0] _GEN_3;	// src/main/scala/components/MDU.scala:59:40
        automatic logic [94:0] _GEN_4;	// src/main/scala/components/MDU.scala:59:40
        _r_counter_T = r_counter - 6'h1;	// src/main/scala/components/MDU.scala:42:29, :59:52
        _GEN_3 = {63'h0, is_div_rem_s & io_src_b[31] ? 32'h0 - io_src_b : io_src_b};	// src/main/scala/components/MDU.scala:34:16, :43:29, :49:47, :52:{28,42,53,59}, :59:40
        _GEN_4 = {89'h0, _r_counter_T};	// src/main/scala/components/MDU.scala:59:{40,52}
        if (|r_counter)	// src/main/scala/components/MDU.scala:42:29, :58:30
          r_counter <= _r_counter_T;	// src/main/scala/components/MDU.scala:42:29, :59:52
        if ((|r_counter) & {63'h0, r_dividend} >= _GEN_3 << _GEN_4) begin	// src/main/scala/components/MDU.scala:42:29, :43:29, :58:{30,38}, :59:{29,40,59}, :60:31
          automatic logic [94:0] _r_dividend_T_2;	// src/main/scala/components/MDU.scala:60:55
          automatic logic [63:0] _r_quotient_T_2;	// src/main/scala/components/MDU.scala:61:51
          _r_dividend_T_2 = _GEN_3 << _GEN_4;	// src/main/scala/components/MDU.scala:59:40, :60:55
          r_dividend <= r_dividend - _r_dividend_T_2[31:0];	// src/main/scala/components/MDU.scala:43:29, :60:{45,55}
          _r_quotient_T_2 = 64'h1 << _r_counter_T;	// src/main/scala/components/MDU.scala:59:52, :61:51
          r_quotient <= r_quotient + _r_quotient_T_2[31:0];	// src/main/scala/components/MDU.scala:44:29, :61:{45,51}
        end
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/MDU.scala:19:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/MDU.scala:19:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/MDU.scala:19:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/MDU.scala:19:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/components/MDU.scala:19:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/MDU.scala:19:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/MDU.scala:19:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/MDU.scala:19:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/components/MDU.scala:19:7
        end	// src/main/scala/components/MDU.scala:19:7
        r_ready = _RANDOM[2'h0][0];	// src/main/scala/components/MDU.scala:19:7, :41:29
        r_counter = _RANDOM[2'h0][6:1];	// src/main/scala/components/MDU.scala:19:7, :41:29, :42:29
        r_dividend = {_RANDOM[2'h0][31:7], _RANDOM[2'h1][6:0]};	// src/main/scala/components/MDU.scala:19:7, :41:29, :43:29
        r_quotient = {_RANDOM[2'h1][31:7], _RANDOM[2'h2][6:0]};	// src/main/scala/components/MDU.scala:19:7, :43:29, :44:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/MDU.scala:19:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/MDU.scala:19:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ready = r_ready;	// src/main/scala/components/MDU.scala:19:7, :41:29
  assign io_output_valid = _result_T | _GEN_2 | _GEN_1 & ~io_valid & ~(|r_counter);	// src/main/scala/components/MDU.scala:19:7, :34:16, :36:16, :42:29, :46:21, :50:{23,39}, :53:32, :54:24, :58:{30,38}, :68:29, :73:24, :75:25, :76:{50,70}, :78:25
  assign io_output_bits =
    _result_T
      ? result[31:0]
      : _GEN_2
          ? result[63:32]
          : _is_div_rem_s_T
              ? (io_src_a[31] != io_src_b[31] & (|io_src_b)
                   ? 32'h0 - r_quotient
                   : r_quotient)
              : _is_div_rem_u_T
                  ? r_quotient
                  : _is_div_rem_s_T_1
                      ? (io_src_a[31] ? 32'h0 - r_dividend : r_dividend)
                      : _is_div_rem_u_T_1 ? r_dividend : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/MDU.scala:19:7, :34:16, :43:29, :44:29, :48:{39,57}, :49:{39,56}, :73:24, :74:{24,33}, :76:{50,70}, :77:{24,33}, :79:30, :80:{24,30,39,44,56,61,72,76}, :81:31, :82:24, :83:30, :84:{24,30,39,44}, :85:31, :86:24, :88:24
endmodule

module Execute(	// src/main/scala/components/Execute.scala:6:7
  input         clock,	// src/main/scala/components/Execute.scala:6:7
                reset,	// src/main/scala/components/Execute.scala:6:7
  input  [31:0] io_immediate,	// src/main/scala/components/Execute.scala:7:14
                io_readData1,	// src/main/scala/components/Execute.scala:7:14
                io_readData2,	// src/main/scala/components/Execute.scala:7:14
                io_pcAddress,	// src/main/scala/components/Execute.scala:7:14
  input  [6:0]  io_func7,	// src/main/scala/components/Execute.scala:7:14
  input  [2:0]  io_func3,	// src/main/scala/components/Execute.scala:7:14
  input  [31:0] io_mem_result,	// src/main/scala/components/Execute.scala:7:14
                io_wb_result,	// src/main/scala/components/Execute.scala:7:14
  input         io_ex_mem_regWrite,	// src/main/scala/components/Execute.scala:7:14
                io_mem_wb_regWrite,	// src/main/scala/components/Execute.scala:7:14
  input  [31:0] io_id_ex_ins,	// src/main/scala/components/Execute.scala:7:14
                io_ex_mem_ins,	// src/main/scala/components/Execute.scala:7:14
                io_mem_wb_ins,	// src/main/scala/components/Execute.scala:7:14
  input         io_ctl_aluSrc,	// src/main/scala/components/Execute.scala:7:14
  input  [1:0]  io_ctl_aluOp,	// src/main/scala/components/Execute.scala:7:14
                io_ctl_aluSrc1,	// src/main/scala/components/Execute.scala:7:14
  output [31:0] io_writeData,	// src/main/scala/components/Execute.scala:7:14
                io_ALUresult,	// src/main/scala/components/Execute.scala:7:14
  output        io_stall	// src/main/scala/components/Execute.scala:7:14
);

  wire             _mdu_io_ready;	// src/main/scala/components/Execute.scala:83:22
  wire             _mdu_io_output_valid;	// src/main/scala/components/Execute.scala:83:22
  wire [31:0]      _mdu_io_output_bits;	// src/main/scala/components/Execute.scala:83:22
  wire [1:0]       _ForwardingUnit_io_forwardA;	// src/main/scala/components/Execute.scala:35:18
  wire [1:0]       _ForwardingUnit_io_forwardB;	// src/main/scala/components/Execute.scala:35:18
  wire [3:0]       _aluCtl_io_out;	// src/main/scala/components/Execute.scala:34:22
  wire [31:0]      _alu_io_result;	// src/main/scala/components/Execute.scala:33:19
  wire [3:0][31:0] _GEN = {{32'h0}, {io_wb_result}, {io_mem_result}, {io_readData1}};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/Execute.scala:49:20, :50:20, :51:20, :90:28
  wire [3:0][31:0] _GEN_0 = {{32'h0}, {io_wb_result}, {io_mem_result}, {io_readData2}};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/Execute.scala:57:20, :58:20, :59:20, :90:28
  wire [31:0]      inputMux2 = _GEN_0[_ForwardingUnit_io_forwardB];	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/Execute.scala:35:18, :57:20, :58:20, :59:20
  wire [31:0]      aluIn1 =
    io_ctl_aluSrc1 == 2'h1
      ? io_pcAddress
      : io_ctl_aluSrc1 == 2'h2 ? 32'h0 : _GEN[_ForwardingUnit_io_forwardA];	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/Execute.scala:6:7, :35:18, :49:20, :50:20, :51:20, :66:23, :67:23, :90:28
  wire [31:0]      aluIn2 = io_ctl_aluSrc ? inputMux2 : io_immediate;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/Execute.scala:70:19
  reg  [31:0]      src_a_reg;	// src/main/scala/components/Execute.scala:90:28
  reg  [31:0]      src_b_reg;	// src/main/scala/components/Execute.scala:91:28
  reg  [2:0]       op_reg;	// src/main/scala/components/Execute.scala:92:28
  reg              div_en;	// src/main/scala/components/Execute.scala:93:28
  reg  [5:0]       f7_reg;	// src/main/scala/components/Execute.scala:94:28
  reg  [5:0]       counter;	// src/main/scala/components/Execute.scala:95:28
  wire             _GEN_1 = io_func7 == 7'h1;	// src/main/scala/components/Execute.scala:97:19
  wire             _GEN_2 =
    _GEN_1 & ~div_en
    & (io_func3 == 3'h4 | io_func3 == 3'h5 | io_func3 == 3'h6 | (&io_func3));	// src/main/scala/components/Execute.scala:93:28, :97:19, :103:{30,38,51,71,91,99,111}
  wire             _GEN_3 = ~div_en | ~(counter[5]);	// src/main/scala/components/Execute.scala:93:28, :95:28, :103:120, :114:17, :116:{21,28}
  always @(posedge clock) begin	// src/main/scala/components/Execute.scala:6:7
    if (reset) begin	// src/main/scala/components/Execute.scala:6:7
      src_a_reg <= 32'h0;	// src/main/scala/components/Execute.scala:90:28
      src_b_reg <= 32'h0;	// src/main/scala/components/Execute.scala:90:28, :91:28
      op_reg <= 3'h0;	// src/main/scala/components/Execute.scala:92:28
      div_en <= 1'h0;	// src/main/scala/components/Execute.scala:49:20, :93:28
      f7_reg <= 6'h0;	// src/main/scala/components/Execute.scala:94:28
      counter <= 6'h0;	// src/main/scala/components/Execute.scala:94:28, :95:28
    end
    else begin	// src/main/scala/components/Execute.scala:6:7
      if (_GEN_2) begin	// src/main/scala/components/Execute.scala:103:38
        src_a_reg <= aluIn1;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/Execute.scala:90:28
        src_b_reg <= aluIn2;	// src/main/scala/components/Execute.scala:70:19, :91:28
        op_reg <= io_func3;	// src/main/scala/components/Execute.scala:92:28
        f7_reg <= io_func7[5:0];	// src/main/scala/components/Execute.scala:94:28, :109:14
      end
      div_en <= _GEN_3 & (_GEN_2 | div_en);	// src/main/scala/components/Execute.scala:93:28, :103:{38,120}, :105:14, :114:17, :116:28
      if (div_en) begin	// src/main/scala/components/Execute.scala:93:28
        if (counter[5])	// src/main/scala/components/Execute.scala:95:28, :116:21
          counter <= 6'h0;	// src/main/scala/components/Execute.scala:94:28, :95:28
        else	// src/main/scala/components/Execute.scala:116:21
          counter <= counter + 6'h1;	// src/main/scala/components/Execute.scala:95:28, :122:28, :133:27
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/Execute.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/Execute.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/Execute.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/Execute.scala:6:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/components/Execute.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/Execute.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/Execute.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/Execute.scala:6:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/components/Execute.scala:6:7
        end	// src/main/scala/components/Execute.scala:6:7
        src_a_reg = _RANDOM[2'h0];	// src/main/scala/components/Execute.scala:6:7, :90:28
        src_b_reg = _RANDOM[2'h1];	// src/main/scala/components/Execute.scala:6:7, :91:28
        op_reg = _RANDOM[2'h2][2:0];	// src/main/scala/components/Execute.scala:6:7, :92:28
        div_en = _RANDOM[2'h2][3];	// src/main/scala/components/Execute.scala:6:7, :92:28, :93:28
        f7_reg = _RANDOM[2'h2][9:4];	// src/main/scala/components/Execute.scala:6:7, :92:28, :94:28
        counter = _RANDOM[2'h2][15:10];	// src/main/scala/components/Execute.scala:6:7, :92:28, :95:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/Execute.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/Execute.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ALU alu (	// src/main/scala/components/Execute.scala:33:19
    .io_input1 (aluIn1),	// src/main/scala/chisel3/util/Mux.scala:126:16
    .io_input2 (aluIn2),	// src/main/scala/components/Execute.scala:70:19
    .io_aluCtl (_aluCtl_io_out),	// src/main/scala/components/Execute.scala:34:22
    .io_result (_alu_io_result)
  );
  AluControl aluCtl (	// src/main/scala/components/Execute.scala:34:22
    .io_aluOp  (io_ctl_aluOp),
    .io_f7     (io_func7[5]),	// src/main/scala/components/Execute.scala:73:27
    .io_f3     (io_func3),
    .io_aluSrc (io_ctl_aluSrc),
    .io_out    (_aluCtl_io_out)
  );
  ForwardingUnit ForwardingUnit (	// src/main/scala/components/Execute.scala:35:18
    .io_ex_reg_rd    (io_ex_mem_ins[11:7]),	// src/main/scala/components/Execute.scala:41:32
    .io_mem_reg_rd   (io_mem_wb_ins[11:7]),	// src/main/scala/components/Execute.scala:42:33
    .io_reg_rs1      (io_id_ex_ins[19:15]),	// src/main/scala/components/Execute.scala:43:29
    .io_reg_rs2      (io_id_ex_ins[24:20]),	// src/main/scala/components/Execute.scala:44:29
    .io_ex_regWrite  (io_ex_mem_regWrite),
    .io_mem_regWrite (io_mem_wb_regWrite),
    .io_forwardA     (_ForwardingUnit_io_forwardA),
    .io_forwardB     (_ForwardingUnit_io_forwardB)
  );
  MDU mdu (	// src/main/scala/components/Execute.scala:83:22
    .clock           (clock),
    .reset           (reset),
    .io_src_a        (div_en ? src_a_reg : aluIn1),	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/Execute.scala:84:18, :90:28, :93:28, :114:17, :116:28
    .io_src_b        (div_en ? src_b_reg : aluIn2),	// src/main/scala/components/Execute.scala:70:19, :85:18, :91:28, :93:28, :114:17, :116:28
    .io_op           ({2'h0, div_en ? op_reg : io_func3}),	// src/main/scala/components/Execute.scala:6:7, :86:18, :92:28, :93:28, :114:17, :116:28
    .io_valid
      (_GEN_3
       & (_GEN_2 | _GEN_1
          & (io_func3 == 3'h0 | io_func3 == 3'h1 | io_func3 == 3'h2 | io_func3 == 3'h3))),	// src/main/scala/components/Execute.scala:92:28, :97:{19,27,40,60,80,88,100,109}, :103:{38,120}, :104:20, :114:17, :116:28
    .io_ready        (_mdu_io_ready),
    .io_output_valid (_mdu_io_output_valid),
    .io_output_bits  (_mdu_io_output_bits)
  );
  assign io_writeData = inputMux2;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/components/Execute.scala:6:7
  assign io_ALUresult =
    div_en & f7_reg == 6'h1 & _mdu_io_ready
      ? (_mdu_io_output_valid ? _mdu_io_output_bits : 32'h0)
      : _GEN_1 & _mdu_io_ready
          ? (_mdu_io_output_valid ? _mdu_io_output_bits : 32'h0)
          : _alu_io_result;	// src/main/scala/components/Execute.scala:6:7, :33:19, :83:22, :90:28, :93:28, :94:28, :97:19, :133:{27,35,51}, :134:{20,26}, :136:{33,49}, :137:{20,26}, :139:29
  assign io_stall = div_en & ~(counter[5]) | _GEN_2;	// src/main/scala/components/Execute.scala:6:7, :93:28, :95:28, :103:{38,120}, :114:17, :116:{21,28}, :117:18
endmodule

module MemoryFetch(	// src/main/scala/components/MemoryFetch.scala:8:7
  input         clock,	// src/main/scala/components/MemoryFetch.scala:8:7
                reset,	// src/main/scala/components/MemoryFetch.scala:8:7
  input  [31:0] io_aluResultIn,	// src/main/scala/components/MemoryFetch.scala:9:14
                io_writeData,	// src/main/scala/components/MemoryFetch.scala:9:14
  input         io_writeEnable,	// src/main/scala/components/MemoryFetch.scala:9:14
                io_readEnable,	// src/main/scala/components/MemoryFetch.scala:9:14
  output [31:0] io_readData,	// src/main/scala/components/MemoryFetch.scala:9:14
  input  [2:0]  io_f3,	// src/main/scala/components/MemoryFetch.scala:9:14
  output        io_dccmReq_valid,	// src/main/scala/components/MemoryFetch.scala:9:14
  output [31:0] io_dccmReq_bits_addrRequest,	// src/main/scala/components/MemoryFetch.scala:9:14
                io_dccmReq_bits_dataRequest,	// src/main/scala/components/MemoryFetch.scala:9:14
  output [3:0]  io_dccmReq_bits_activeByteLane,	// src/main/scala/components/MemoryFetch.scala:9:14
  output        io_dccmReq_bits_isWrite,	// src/main/scala/components/MemoryFetch.scala:9:14
  input         io_dccmRsp_valid,	// src/main/scala/components/MemoryFetch.scala:9:14
  input  [31:0] io_dccmRsp_bits_dataResponse	// src/main/scala/components/MemoryFetch.scala:9:14
);

  wire [3:0][3:0]  _GEN = '{4'h8, 4'h4, 4'h2, 4'h1};	// src/main/scala/components/MemoryFetch.scala:45:{19,27}, :46:38, :47:{25,33}, :52:38, :53:{25,33}, :58:38, :64:38
  reg  [1:0]       offset;	// src/main/scala/components/MemoryFetch.scala:26:23
  reg  [2:0]       funct3;	// src/main/scala/components/MemoryFetch.scala:27:23
  wire             _GEN_0 = io_writeEnable & io_f3 == 3'h0;	// src/main/scala/components/MemoryFetch.scala:27:23, :44:{23,32}
  wire             _GEN_1 = io_aluResultIn[1:0] == 2'h0;	// src/main/scala/components/MemoryFetch.scala:26:23, :28:32, :45:19
  wire             _GEN_2 = io_aluResultIn[1:0] == 2'h1;	// src/main/scala/components/MemoryFetch.scala:28:32, :47:25
  wire             _GEN_3 = io_aluResultIn[1:0] == 2'h2;	// src/main/scala/components/MemoryFetch.scala:28:32, :52:38, :53:25
  wire             _GEN_4 = _GEN_1 | _GEN_2;	// src/main/scala/components/MemoryFetch.scala:40:12, :45:{19,27}, :47:{25,33}, :50:16, :53:33
  wire             _GEN_5 = io_writeEnable & io_f3 == 3'h1;	// src/main/scala/components/MemoryFetch.scala:68:{30,39}
  wire             _GEN_6 = ~_GEN_5 | _GEN_1;	// src/main/scala/components/MemoryFetch.scala:40:12, :45:19, :68:{30,52}, :70:27
  wire [31:0]      rdata = io_dccmRsp_valid ? io_dccmRsp_bits_dataResponse : 32'h0;	// src/main/scala/components/MemoryFetch.scala:101:15
  wire             _GEN_7 = offset == 2'h0;	// src/main/scala/components/MemoryFetch.scala:26:23, :111:21
  wire             _GEN_8 = offset == 2'h1;	// src/main/scala/components/MemoryFetch.scala:26:23, :47:25, :114:28
  wire [3:0][31:0] _GEN_9 =
    {{{{24{rdata[31]}}, rdata[31:24]}},
     {{{24{rdata[23]}}, rdata[23:16]}},
     {{{24{rdata[15]}}, rdata[15:8]}},
     {{{24{rdata[7]}}, rdata[7:0]}}};	// src/main/scala/components/MemoryFetch.scala:101:15, :111:{21,34}, :113:{23,29,34,43,53}, :114:{28,41}, :116:{23,29,34,44,55}, :117:{28,41}, :119:{23,29,34,44,55}, :120:41, :122:{29,34,44,55}
  wire [3:0][7:0]  _GEN_10 =
    {{rdata[31:24]}, {rdata[23:16]}, {rdata[15:8]}, {rdata[7:0]}};	// src/main/scala/components/MemoryFetch.scala:101:15, :111:21, :114:28, :117:28, :130:34, :132:{23,29,50}, :133:40, :135:{23,29,50}, :136:40, :138:{23,29,50}, :139:40, :141:{29,50}
  `ifndef SYNTHESIS	// src/main/scala/components/MemoryFetch.scala:189:11
    always @(posedge clock) begin	// src/main/scala/components/MemoryFetch.scala:189:11
      if ((`PRINTF_COND_) & io_writeEnable & io_aluResultIn[31:28] == 4'h8 & ~reset)	// src/main/scala/components/MemoryFetch.scala:64:38, :188:{40,49}, :189:11
        $fwrite(32'h80000002, "%x\n", io_writeData);	// src/main/scala/components/MemoryFetch.scala:189:11
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/components/MemoryFetch.scala:8:7
    if (reset) begin	// src/main/scala/components/MemoryFetch.scala:8:7
      offset <= 2'h0;	// src/main/scala/components/MemoryFetch.scala:26:23
      funct3 <= 3'h0;	// src/main/scala/components/MemoryFetch.scala:27:23
    end
    else if (io_dccmRsp_valid) begin	// src/main/scala/components/MemoryFetch.scala:9:14
    end
    else begin	// src/main/scala/components/MemoryFetch.scala:9:14
      offset <= io_aluResultIn[1:0];	// src/main/scala/components/MemoryFetch.scala:26:23, :28:32
      funct3 <= io_f3;	// src/main/scala/components/MemoryFetch.scala:27:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/MemoryFetch.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/MemoryFetch.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/MemoryFetch.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/MemoryFetch.scala:8:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/components/MemoryFetch.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/MemoryFetch.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/MemoryFetch.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/MemoryFetch.scala:8:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/components/MemoryFetch.scala:8:7
        offset = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/components/MemoryFetch.scala:8:7, :26:23
        funct3 = _RANDOM[/*Zero width*/ 1'b0][4:2];	// src/main/scala/components/MemoryFetch.scala:8:7, :26:23, :27:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/MemoryFetch.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/MemoryFetch.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_readData =
    funct3 == 3'h2
      ? rdata
      : funct3 == 3'h0
          ? _GEN_9[offset]
          : funct3 == 3'h4
              ? {24'h0, _GEN_10[offset]}
              : funct3 == 3'h5
                  ? {16'h0, _GEN_7 ? rdata[15:0] : _GEN_8 ? rdata[23:8] : rdata[31:16]}
                  : _GEN_7
                      ? {{16{rdata[15]}}, rdata[15:0]}
                      : _GEN_8
                          ? {{16{rdata[23]}}, rdata[23:8]}
                          : {{16{rdata[31]}}, rdata[31:16]};	// src/main/scala/components/MemoryFetch.scala:8:7, :26:23, :27:23, :58:38, :101:15, :105:{17,31}, :107:19, :109:{24,38}, :111:{21,34}, :113:{23,34}, :114:{28,41}, :116:23, :117:{28,41}, :119:23, :120:41, :128:{24,38}, :130:34, :132:{23,29}, :133:40, :135:{23,29}, :136:40, :138:{23,29}, :139:40, :141:29, :147:{24,38}, :149:34, :151:{23,29,34,49}, :152:41, :154:{23,29,49}, :155:41, :157:{29,49}, :163:38, :165:34, :167:{23,29,34,44,55}, :168:41, :170:{23,29,34,44,55}, :171:41, :173:{29,34,44,55}
  assign io_dccmReq_valid = io_writeEnable | io_readEnable;	// src/main/scala/components/MemoryFetch.scala:8:7, :97:42
  assign io_dccmReq_bits_addrRequest = {21'h0, io_aluResultIn[12:2]};	// src/main/scala/components/MemoryFetch.scala:8:7, :95:{31,67}
  assign io_dccmReq_bits_dataRequest =
    {_GEN_0
       ? (_GEN_1 | _GEN_2 | _GEN_3 ? io_writeData[31:24] : io_writeData[7:0])
       : ~_GEN_5 | _GEN_4 ? io_writeData[31:24] : io_writeData[15:8],
     _GEN_0
       ? (_GEN_4 ? io_writeData[23:16] : _GEN_3 ? io_writeData[7:0] : io_writeData[31:24])
       : _GEN_6 ? io_writeData[23:16] : _GEN_2 ? io_writeData[15:8] : io_writeData[7:0],
     _GEN_0
       ? (_GEN_1 ? io_writeData[15:8] : _GEN_2 ? io_writeData[7:0] : io_writeData[23:16])
       : _GEN_6 ? io_writeData[15:8] : _GEN_2 ? io_writeData[7:0] : io_writeData[31:24],
     _GEN_0
       ? (_GEN_1 ? io_writeData[7:0] : io_writeData[15:8])
       : _GEN_6 ? io_writeData[7:0] : io_writeData[23:16]};	// src/main/scala/components/MemoryFetch.scala:8:7, :38:{12,27}, :39:{12,27}, :40:{12,27}, :41:{12,27}, :44:{23,45}, :45:{19,27}, :47:{25,33}, :49:16, :50:16, :51:16, :53:{25,33}, :56:16, :57:16, :62:16, :63:16, :68:{30,52}, :70:27, :73:33, :77:16, :78:16, :83:16, :86:16, :94:37
  assign io_dccmReq_bits_activeByteLane =
    _GEN_0
      ? _GEN[io_aluResultIn[1:0]]
      : _GEN_5 ? (_GEN_1 ? 4'h3 : _GEN_2 ? 4'h6 : 4'hC) : 4'hF;	// src/main/scala/components/MemoryFetch.scala:8:7, :28:32, :44:{23,45}, :45:{19,27}, :46:38, :47:{25,33}, :52:38, :53:{25,33}, :58:38, :64:38, :68:{30,52}, :70:27, :72:38, :73:33, :75:38, :82:38, :91:36
  assign io_dccmReq_bits_isWrite = io_writeEnable;	// src/main/scala/components/MemoryFetch.scala:8:7
endmodule

module PC(	// src/main/scala/components/PC.scala:4:7
  input         clock,	// src/main/scala/components/PC.scala:4:7
                reset,	// src/main/scala/components/PC.scala:4:7
  input  [31:0] io_in,	// src/main/scala/components/PC.scala:5:14
  input         io_halt,	// src/main/scala/components/PC.scala:5:14
  output [31:0] io_out,	// src/main/scala/components/PC.scala:5:14
                io_pc4,	// src/main/scala/components/PC.scala:5:14
                io_pc2	// src/main/scala/components/PC.scala:5:14
);

  reg [31:0] pc_reg;	// src/main/scala/components/PC.scala:13:23
  always @(posedge clock) begin	// src/main/scala/components/PC.scala:4:7
    if (reset)	// src/main/scala/components/PC.scala:4:7
      pc_reg <= 32'hFFFFFFFC;	// src/main/scala/components/PC.scala:13:23
    else	// src/main/scala/components/PC.scala:4:7
      pc_reg <= io_in;	// src/main/scala/components/PC.scala:13:23
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/PC.scala:4:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/PC.scala:4:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/PC.scala:4:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/PC.scala:4:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/components/PC.scala:4:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/PC.scala:4:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/PC.scala:4:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/PC.scala:4:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/components/PC.scala:4:7
        pc_reg = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/components/PC.scala:4:7, :13:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/PC.scala:4:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/PC.scala:4:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out = pc_reg;	// src/main/scala/components/PC.scala:4:7, :13:23
  assign io_pc4 = io_halt ? pc_reg : pc_reg + 32'h4;	// src/main/scala/components/PC.scala:4:7, :13:23, :16:{16,41}
  assign io_pc2 = io_halt ? pc_reg : pc_reg + 32'h2;	// src/main/scala/components/PC.scala:4:7, :13:23, :17:{16,41}
endmodule

module Realigner(	// src/main/scala/components/Realigner.scala:23:7
  input         clock,	// src/main/scala/components/Realigner.scala:23:7
                reset,	// src/main/scala/components/Realigner.scala:23:7
  input  [31:0] io_ral_address_i,	// src/main/scala/components/Realigner.scala:24:14
                io_ral_instruction_i,	// src/main/scala/components/Realigner.scala:24:14
  input         io_ral_jmp,	// src/main/scala/components/Realigner.scala:24:14
  output [31:0] io_ral_address_o,	// src/main/scala/components/Realigner.scala:24:14
                io_ral_instruction_o,	// src/main/scala/components/Realigner.scala:24:14
  output        io_ral_halt_o	// src/main/scala/components/Realigner.scala:24:14
);

  wire        conc_sel;	// src/main/scala/components/Realigner.scala:103:30
  wire        pc4_sel;	// src/main/scala/components/Realigner.scala:101:50
  wire        nop_sel;	// src/main/scala/components/Realigner.scala:100:30
  reg  [15:0] lhw_reg;	// src/main/scala/components/Realigner.scala:49:24
  reg  [1:0]  stateReg;	// src/main/scala/components/Realigner.scala:68:25
  assign nop_sel = stateReg == 2'h1;	// src/main/scala/components/Realigner.scala:68:25, :74:18, :100:30
  assign pc4_sel = nop_sel & io_ral_address_i[1] & ~io_ral_jmp;	// src/main/scala/components/Realigner.scala:36:31, :100:30, :101:{50,52}
  assign conc_sel = stateReg == 2'h2;	// src/main/scala/components/Realigner.scala:68:25, :84:20, :103:30
  always @(posedge clock) begin	// src/main/scala/components/Realigner.scala:23:7
    if (reset) begin	// src/main/scala/components/Realigner.scala:23:7
      lhw_reg <= 16'h0;	// src/main/scala/components/Realigner.scala:49:24
      stateReg <= 2'h0;	// src/main/scala/components/Realigner.scala:68:25
    end
    else begin	// src/main/scala/components/Realigner.scala:23:7
      automatic logic [1:0]      _GEN = {1'h0, io_ral_address_i[1]};	// src/main/scala/components/Realigner.scala:23:7, :36:31, :73:20, :74:18, :76:18
      automatic logic [3:0][1:0] _GEN_0;	// src/main/scala/components/Realigner.scala:68:25, :71:19, :73:20, :80:18, :91:20
      lhw_reg <= io_ral_instruction_i[31:16];	// src/main/scala/components/Realigner.scala:49:24, :51:34
      _GEN_0 =
        {{stateReg},
         {_GEN},
         {io_ral_address_i[1] ? (io_ral_jmp ? 2'h1 : 2'h2) : 2'h0},
         {_GEN}};	// src/main/scala/components/Realigner.scala:36:31, :68:25, :71:19, :73:20, :74:18, :76:18, :80:18, :81:27, :82:20, :84:20, :87:18, :91:20
      stateReg <= _GEN_0[stateReg];	// src/main/scala/components/Realigner.scala:68:25, :71:19, :73:20, :80:18, :91:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/Realigner.scala:23:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/Realigner.scala:23:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/Realigner.scala:23:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/Realigner.scala:23:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/components/Realigner.scala:23:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/Realigner.scala:23:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/Realigner.scala:23:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/Realigner.scala:23:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/components/Realigner.scala:23:7
        lhw_reg = _RANDOM[/*Zero width*/ 1'b0][15:0];	// src/main/scala/components/Realigner.scala:23:7, :49:24
        stateReg = _RANDOM[/*Zero width*/ 1'b0][17:16];	// src/main/scala/components/Realigner.scala:23:7, :49:24, :68:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/Realigner.scala:23:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/Realigner.scala:23:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ral_address_o = pc4_sel ? io_ral_address_i + 32'h4 : io_ral_address_i;	// src/main/scala/components/Realigner.scala:23:7, :56:{26,53}, :101:50
  assign io_ral_instruction_o =
    nop_sel
      ? 32'h13
      : conc_sel ? {io_ral_instruction_i[15:0], lhw_reg} : io_ral_instruction_i;	// src/main/scala/components/Realigner.scala:23:7, :49:24, :53:{20,41}, :59:{30,69}, :100:30, :103:30
  assign io_ral_halt_o = nop_sel;	// src/main/scala/components/Realigner.scala:23:7, :100:30
endmodule

module CompressedDecoder(	// src/main/scala/components/CompressedDecoder.scala:15:7
  input  [31:0] io_instruction_i,	// src/main/scala/components/CompressedDecoder.scala:16:14
  output        io_is_comp,	// src/main/scala/components/CompressedDecoder.scala:16:14
  output [31:0] io_instruction_o	// src/main/scala/components/CompressedDecoder.scala:16:14
);

  wire             _GEN = io_instruction_i[15:14] == 2'h0;	// src/main/scala/components/CompressedDecoder.scala:42:{31,41}, :47:34
  wire             _GEN_0 = io_instruction_i[15:14] == 2'h1;	// src/main/scala/components/CompressedDecoder.scala:42:{31,41}, :47:34
  wire [3:0][31:0] _GEN_1 =
    {{{5'h0,
       io_instruction_i[5],
       io_instruction_i[12],
       2'h1,
       io_instruction_i[4:2],
       2'h1,
       io_instruction_i[9:7],
       3'h2,
       io_instruction_i[11:10],
       io_instruction_i[6],
       9'h23}},
     {io_instruction_i},
     {{5'h0,
       io_instruction_i[5],
       io_instruction_i[12:10],
       io_instruction_i[6],
       4'h1,
       io_instruction_i[9:7],
       5'h9,
       io_instruction_i[4:2],
       7'h3}},
     {{2'h0,
       io_instruction_i[10:7],
       io_instruction_i[12:11],
       io_instruction_i[5],
       io_instruction_i[6],
       12'h41,
       io_instruction_i[4:2],
       7'h13}}};	// src/main/scala/components/CompressedDecoder.scala:42:41, :47:{28,34,70,95,121}, :48:{47,143}, :54:{28,34,39,67,88,114}, :55:{68,128}, :61:{28,34,67,88,129}, :62:{66,108,134}, :272:34
  wire [3:0][31:0] _GEN_2 =
    {{{9'h1,
       io_instruction_i[4:2],
       2'h1,
       io_instruction_i[9:7],
       5'h1D,
       io_instruction_i[9:7],
       7'h33}},
     {{9'h1,
       io_instruction_i[4:2],
       2'h1,
       io_instruction_i[9:7],
       5'h19,
       io_instruction_i[9:7],
       7'h33}},
     {{9'h1,
       io_instruction_i[4:2],
       2'h1,
       io_instruction_i[9:7],
       5'h11,
       io_instruction_i[9:7],
       7'h33}},
     {{9'h81,
       io_instruction_i[4:2],
       2'h1,
       io_instruction_i[9:7],
       5'h1,
       io_instruction_i[9:7],
       7'h33}}};	// src/main/scala/components/CompressedDecoder.scala:35:20, :47:34, :148:38, :154:46, :159:{36,42,119}, :160:55, :166:{36,42,94}, :167:55, :173:{36,42,94}, :174:55, :180:{36,42,94}, :181:55
  wire [3:0][31:0] _GEN_3 =
    {{_GEN_2[io_instruction_i[6:5]]},
     {{{7{io_instruction_i[12]}},
       io_instruction_i[6:2],
       2'h1,
       io_instruction_i[9:7],
       5'h1D,
       io_instruction_i[9:7],
       7'h13}},
     {{1'h0,
       io_instruction_i[10],
       5'h0,
       io_instruction_i[6:2],
       2'h1,
       io_instruction_i[9:7],
       5'h15,
       io_instruction_i[9:7],
       7'h13}},
     {{1'h0,
       io_instruction_i[10],
       5'h0,
       io_instruction_i[6:2],
       2'h1,
       io_instruction_i[9:7],
       5'h15,
       io_instruction_i[9:7],
       7'h13}}};	// src/main/scala/components/CompressedDecoder.scala:34:14, :35:20, :47:34, :54:39, :129:44, :134:{32,38,63,106,148}, :141:{32,38,63,106,148}, :148:{32,38,62,106,148}, :154:{39,46}, :159:36, :166:36, :173:36, :180:36
  wire [7:0][31:0] _GEN_4 =
    {{{{4{io_instruction_i[12]}},
       io_instruction_i[6:5],
       io_instruction_i[2],
       7'h1,
       io_instruction_i[9:7],
       2'h0,
       io_instruction_i[13],
       io_instruction_i[11:10],
       io_instruction_i[4:3],
       io_instruction_i[12],
       7'h63}},
     {{{4{io_instruction_i[12]}},
       io_instruction_i[6:5],
       io_instruction_i[2],
       7'h1,
       io_instruction_i[9:7],
       2'h0,
       io_instruction_i[13],
       io_instruction_i[11:10],
       io_instruction_i[4:3],
       io_instruction_i[12],
       7'h63}},
     {{io_instruction_i[12],
       io_instruction_i[8],
       io_instruction_i[10:9],
       io_instruction_i[6],
       io_instruction_i[7],
       io_instruction_i[2],
       io_instruction_i[11],
       io_instruction_i[5:3],
       {9{io_instruction_i[12]}},
       4'h0,
       ~(io_instruction_i[15]),
       7'h6F}},
     {_GEN_3[io_instruction_i[11:10]]},
     {{{3{io_instruction_i[12]}},
       io_instruction_i[11:7] == 5'h2
         ? {io_instruction_i[4:3],
            io_instruction_i[5],
            io_instruction_i[2],
            io_instruction_i[6],
            24'h10113}
         : {{12{io_instruction_i[12]}},
            io_instruction_i[6:2],
            io_instruction_i[11:7],
            7'h37}}},
     {{{7{io_instruction_i[12]}},
       io_instruction_i[6:2],
       8'h0,
       io_instruction_i[11:7],
       7'h13}},
     {{io_instruction_i[12],
       io_instruction_i[8],
       io_instruction_i[10:9],
       io_instruction_i[6],
       io_instruction_i[7],
       io_instruction_i[2],
       io_instruction_i[11],
       io_instruction_i[5:3],
       {9{io_instruction_i[12]}},
       4'h0,
       ~(io_instruction_i[15]),
       7'h6F}},
     {{{7{io_instruction_i[12]}},
       io_instruction_i[6:2],
       io_instruction_i[11:7],
       3'h0,
       io_instruction_i[11:7],
       7'h13}}};	// src/main/scala/components/CompressedDecoder.scala:35:20, :47:34, :80:41, :86:{28,34,58,103}, :87:47, :93:{28,34,51,73,94,118}, :94:{47,67,88,110}, :95:{35,82,99}, :101:{28,34,51,73,94,118}, :102:{47,67,88,110}, :103:{35,82,99}, :110:{28,34,58,103}, :111:67, :118:{28,34,59,82,105}, :120:{39,62}, :122:{31,37,84,107,128}, :123:51, :129:{35,44}, :134:32, :141:32, :148:32, :154:46, :191:{28,34,39,58,81,104}, :192:{47,89,111,136}, :199:{28,34,39,58,81,104}, :200:{47,89,111,136}, :240:81
  wire [3:0][31:0] _GEN_5 =
    {{{4'h0,
       io_instruction_i[8:7],
       io_instruction_i[12],
       io_instruction_i[6:2],
       8'h12,
       io_instruction_i[11:9],
       9'h23}},
     {io_instruction_i[12]
        ? ((|(io_instruction_i[6:2]))
             ? {7'h0,
                io_instruction_i[6:2],
                io_instruction_i[11:7],
                3'h0,
                io_instruction_i[11:7],
                7'h33}
             : io_instruction_i[11:7] == 5'h0
                 ? 32'h100073
                 : {12'h0, io_instruction_i[11:7], 15'hE7})
        : (|(io_instruction_i[6:2]))
            ? {7'h0, io_instruction_i[6:2], 8'h0, io_instruction_i[11:7], 7'h33}
            : {12'h0, io_instruction_i[11:7], 15'h67}},
     {{4'h0,
       io_instruction_i[3:2],
       io_instruction_i[12],
       io_instruction_i[6:4],
       10'h12,
       io_instruction_i[11:7],
       7'h3}},
     {{7'h0,
       io_instruction_i[6:2],
       io_instruction_i[11:7],
       3'h1,
       io_instruction_i[11:7],
       7'h13}}};	// src/main/scala/components/CompressedDecoder.scala:35:20, :42:41, :47:34, :54:{34,39}, :93:34, :159:42, :166:47, :214:40, :220:{28,34,67,90}, :227:{28,34,67,90,112}, :228:67, :233:{32,50}, :235:{34,40,62}, :240:{32,38,81,109}, :245:{32,38,43,72}, :249:{34,40,62}, :253:{32,38,94}, :256:{36,43,65}, :259:34, :263:{34,40}, :272:{28,34,67,90,112}, :273:47
  wire [3:0][31:0] _GEN_6 =
    {{io_instruction_i},
     {_GEN_5[io_instruction_i[15:14]]},
     {_GEN_4[io_instruction_i[15:13]]},
     {_GEN_1[io_instruction_i[15:14]]}};	// src/main/scala/components/CompressedDecoder.scala:35:20, :37:34, :42:{31,41}, :47:28, :54:28, :61:28, :80:{31,41}, :86:28, :93:28, :101:28, :110:28, :120:62, :129:44, :191:28, :199:28, :214:40, :220:28, :227:28, :233:50, :272:28
  wire             _GEN_7 = io_instruction_i == 32'h0;	// src/main/scala/components/CompressedDecoder.scala:285:25
  assign io_is_comp =
    ~_GEN_7
    & (io_instruction_i[1:0] == 2'h0
         ? _GEN | _GEN_0 | (&(io_instruction_i[15:14]))
         : io_instruction_i[1:0] == 2'h1
             ? io_instruction_i[15:13] == 3'h0 | io_instruction_i[15:13] == 3'h1
               | io_instruction_i[15:13] == 3'h5 | io_instruction_i[15:13] == 3'h2
               | io_instruction_i[15:13] == 3'h3
               | (io_instruction_i[15:13] == 3'h4
                    ? io_instruction_i[11:10] == 2'h0 | io_instruction_i[11:10] == 2'h1
                      | io_instruction_i[11:10] == 2'h2 | (&(io_instruction_i[11:10]))
                      & (io_instruction_i[6:5] == 2'h0 | io_instruction_i[6:5] == 2'h1
                         | io_instruction_i[6:5] == 2'h2 | (&(io_instruction_i[6:5])))
                    : io_instruction_i[15:13] == 3'h6 | (&(io_instruction_i[15:13])))
             : io_instruction_i[1:0] == 2'h2
               & (_GEN | _GEN_0 | io_instruction_i[15:14] == 2'h2
                  | (&(io_instruction_i[15:14]))));	// src/main/scala/components/CompressedDecoder.scala:15:7, :34:14, :37:{27,34}, :42:{31,41}, :46:22, :47:34, :53:22, :54:34, :80:{31,41}, :85:22, :92:22, :100:22, :109:22, :117:22, :129:{35,44}, :133:26, :140:26, :147:26, :154:{39,46}, :158:30, :165:30, :172:30, :173:42, :190:22, :214:40, :219:22, :220:34, :226:22, :233:50, :285:{25,47}, :287:18
  assign io_instruction_o = _GEN_7 ? io_instruction_i : _GEN_6[io_instruction_i[1:0]];	// src/main/scala/components/CompressedDecoder.scala:15:7, :37:{27,34}, :42:41, :80:41, :214:40, :285:{25,47}, :288:24
endmodule

module Core(	// src/main/scala/components/Core.scala:6:7
  input         clock,	// src/main/scala/components/Core.scala:6:7
                reset,	// src/main/scala/components/Core.scala:6:7
  output [31:0] io_pin,	// src/main/scala/components/Core.scala:13:14
  output        io_dmemReq_valid,	// src/main/scala/components/Core.scala:13:14
  output [31:0] io_dmemReq_bits_addrRequest,	// src/main/scala/components/Core.scala:13:14
                io_dmemReq_bits_dataRequest,	// src/main/scala/components/Core.scala:13:14
  output [3:0]  io_dmemReq_bits_activeByteLane,	// src/main/scala/components/Core.scala:13:14
  output        io_dmemReq_bits_isWrite,	// src/main/scala/components/Core.scala:13:14
  input         io_dmemRsp_valid,	// src/main/scala/components/Core.scala:13:14
  input  [31:0] io_dmemRsp_bits_dataResponse,	// src/main/scala/components/Core.scala:13:14
  output        io_imemReq_valid,	// src/main/scala/components/Core.scala:13:14
  output [31:0] io_imemReq_bits_addrRequest,	// src/main/scala/components/Core.scala:13:14
  input         io_imemRsp_valid,	// src/main/scala/components/Core.scala:13:14
  input  [31:0] io_imemRsp_bits_dataResponse,	// src/main/scala/components/Core.scala:13:14
  output [31:0] io_rvfiUInt_0,	// src/main/scala/components/Core.scala:13:14
                io_rvfiUInt_1,	// src/main/scala/components/Core.scala:13:14
                io_rvfiUInt_2,	// src/main/scala/components/Core.scala:13:14
                io_rvfiUInt_3,	// src/main/scala/components/Core.scala:13:14
                io_rvfiSInt_0,	// src/main/scala/components/Core.scala:13:14
                io_rvfiSInt_1,	// src/main/scala/components/Core.scala:13:14
                io_rvfiSInt_2,	// src/main/scala/components/Core.scala:13:14
                io_rvfiSInt_3,	// src/main/scala/components/Core.scala:13:14
                io_rvfiSInt_4,	// src/main/scala/components/Core.scala:13:14
  output        io_rvfiBool_0,	// src/main/scala/components/Core.scala:13:14
  output [4:0]  io_rvfiRegAddr_0,	// src/main/scala/components/Core.scala:13:14
                io_rvfiRegAddr_1,	// src/main/scala/components/Core.scala:13:14
                io_rvfiRegAddr_2,	// src/main/scala/components/Core.scala:13:14
  output [31:0] io_fcsr_o_data	// src/main/scala/components/Core.scala:13:14
);

  wire        _CompressedDecoder_io_is_comp;	// src/main/scala/components/Core.scala:129:20
  wire [31:0] _CompressedDecoder_io_instruction_o;	// src/main/scala/components/Core.scala:129:20
  wire [31:0] _Realigner_io_ral_address_o;	// src/main/scala/components/Core.scala:115:20
  wire [31:0] _Realigner_io_ral_instruction_o;	// src/main/scala/components/Core.scala:115:20
  wire        _Realigner_io_ral_halt_o;	// src/main/scala/components/Core.scala:115:20
  wire [31:0] _pc_io_out;	// src/main/scala/components/Core.scala:98:18
  wire [31:0] _pc_io_pc4;	// src/main/scala/components/Core.scala:98:18
  wire [31:0] _pc_io_pc2;	// src/main/scala/components/Core.scala:98:18
  wire [31:0] _MEM_io_readData;	// src/main/scala/components/Core.scala:90:19
  wire [31:0] _Execute_io_writeData;	// src/main/scala/components/Core.scala:89:18
  wire [31:0] _Execute_io_ALUresult;	// src/main/scala/components/Core.scala:89:18
  wire        _Execute_io_stall;	// src/main/scala/components/Core.scala:89:18
  wire [31:0] _InstructionDecode_io_immediate;	// src/main/scala/components/Core.scala:88:18
  wire [4:0]  _InstructionDecode_io_writeRegAddress;	// src/main/scala/components/Core.scala:88:18
  wire [31:0] _InstructionDecode_io_readData1;	// src/main/scala/components/Core.scala:88:18
  wire [31:0] _InstructionDecode_io_readData2;	// src/main/scala/components/Core.scala:88:18
  wire [6:0]  _InstructionDecode_io_func7;	// src/main/scala/components/Core.scala:88:18
  wire [2:0]  _InstructionDecode_io_func3;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_ctl_aluSrc;	// src/main/scala/components/Core.scala:88:18
  wire [1:0]  _InstructionDecode_io_ctl_memToReg;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_ctl_regWrite;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_ctl_memRead;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_ctl_memWrite;	// src/main/scala/components/Core.scala:88:18
  wire [1:0]  _InstructionDecode_io_ctl_aluOp;	// src/main/scala/components/Core.scala:88:18
  wire [1:0]  _InstructionDecode_io_ctl_aluSrc1;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_hdu_pcWrite;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_hdu_if_reg_write;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_pcSrc;	// src/main/scala/components/Core.scala:88:18
  wire [31:0] _InstructionDecode_io_pcPlusOffset;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_ifid_flush;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_stall;	// src/main/scala/components/Core.scala:88:18
  wire [31:0] _InstructionDecode_io_csr_o_data;	// src/main/scala/components/Core.scala:88:18
  wire        _InstructionDecode_io_is_csr;	// src/main/scala/components/Core.scala:88:18
  wire [4:0]  _InstructionDecode_io_rs_addr_0;	// src/main/scala/components/Core.scala:88:18
  wire [4:0]  _InstructionDecode_io_rs_addr_1;	// src/main/scala/components/Core.scala:88:18
  wire [31:0] _InstructionFetch_io_instruction;	// src/main/scala/components/Core.scala:87:18
  wire        _InstructionFetch_io_coreInstrReq_valid;	// src/main/scala/components/Core.scala:87:18
  reg  [31:0] if_reg_pc;	// src/main/scala/components/Core.scala:34:26
  reg  [31:0] if_reg_ins;	// src/main/scala/components/Core.scala:35:27
  reg  [31:0] id_reg_pc;	// src/main/scala/components/Core.scala:38:26
  reg  [31:0] id_reg_rd1;	// src/main/scala/components/Core.scala:39:27
  reg  [31:0] id_reg_rd2;	// src/main/scala/components/Core.scala:40:27
  reg  [31:0] id_reg_imm;	// src/main/scala/components/Core.scala:41:27
  reg  [4:0]  id_reg_wra;	// src/main/scala/components/Core.scala:42:27
  reg  [6:0]  id_reg_f7;	// src/main/scala/components/Core.scala:43:26
  reg  [2:0]  id_reg_f3;	// src/main/scala/components/Core.scala:44:26
  reg  [31:0] id_reg_ins;	// src/main/scala/components/Core.scala:45:27
  reg         id_reg_ctl_aluSrc;	// src/main/scala/components/Core.scala:46:34
  reg  [1:0]  id_reg_ctl_aluSrc1;	// src/main/scala/components/Core.scala:47:35
  reg  [1:0]  id_reg_ctl_memToReg;	// src/main/scala/components/Core.scala:48:36
  reg         id_reg_ctl_regWrite;	// src/main/scala/components/Core.scala:49:36
  reg         id_reg_ctl_memRead;	// src/main/scala/components/Core.scala:50:35
  reg         id_reg_ctl_memWrite;	// src/main/scala/components/Core.scala:51:36
  reg  [1:0]  id_reg_ctl_aluOp;	// src/main/scala/components/Core.scala:53:33
  reg         id_reg_is_csr;	// src/main/scala/components/Core.scala:55:30
  reg  [31:0] id_reg_csr_data;	// src/main/scala/components/Core.scala:56:32
  reg  [31:0] ex_reg_result;	// src/main/scala/components/Core.scala:61:30
  reg  [31:0] ex_reg_wd;	// src/main/scala/components/Core.scala:62:26
  reg  [4:0]  ex_reg_wra;	// src/main/scala/components/Core.scala:63:27
  reg  [31:0] ex_reg_ins;	// src/main/scala/components/Core.scala:64:27
  reg  [1:0]  ex_reg_ctl_memToReg;	// src/main/scala/components/Core.scala:65:36
  reg         ex_reg_ctl_regWrite;	// src/main/scala/components/Core.scala:66:36
  reg         ex_reg_ctl_memRead;	// src/main/scala/components/Core.scala:67:35
  reg         ex_reg_ctl_memWrite;	// src/main/scala/components/Core.scala:68:36
  reg  [31:0] ex_reg_pc;	// src/main/scala/components/Core.scala:70:26
  reg         ex_reg_is_csr;	// src/main/scala/components/Core.scala:71:30
  reg  [31:0] ex_reg_csr_data;	// src/main/scala/components/Core.scala:72:32
  reg  [31:0] mem_reg_ins;	// src/main/scala/components/Core.scala:76:28
  reg  [31:0] mem_reg_result;	// src/main/scala/components/Core.scala:77:31
  reg  [4:0]  mem_reg_wra;	// src/main/scala/components/Core.scala:79:28
  reg  [1:0]  mem_reg_ctl_memToReg;	// src/main/scala/components/Core.scala:80:37
  reg         mem_reg_ctl_regWrite;	// src/main/scala/components/Core.scala:81:37
  reg  [31:0] mem_reg_pc;	// src/main/scala/components/Core.scala:82:27
  reg         mem_reg_is_csr;	// src/main/scala/components/Core.scala:83:31
  reg  [31:0] mem_reg_csr_data;	// src/main/scala/components/Core.scala:84:33
  wire        IF_stall =
    (_CompressedDecoder_io_instruction_o[6:0] == 7'h33
       ? _CompressedDecoder_io_instruction_o[30:25]
       : 6'h0) == 6'h1
    & (_CompressedDecoder_io_instruction_o[14:12] == 3'h4
       | _CompressedDecoder_io_instruction_o[14:12] == 3'h5
       | _CompressedDecoder_io_instruction_o[14:12] == 3'h6
       | (&(_CompressedDecoder_io_instruction_o[14:12])));	// src/main/scala/components/Core.scala:6:7, :129:20, :146:26, :148:{19,25,42}, :149:{11,25}, :151:11, :154:{24,32,42,59,76,84,93}
  wire [31:0] npc =
    _InstructionDecode_io_hdu_pcWrite
      ? (_InstructionDecode_io_pcSrc
           ? _InstructionDecode_io_pcPlusOffset
           : _CompressedDecoder_io_is_comp ? _pc_io_pc2 : _pc_io_pc4)
      : _pc_io_out;	// src/main/scala/components/Core.scala:88:18, :98:18, :129:20, :160:16, :161:18, :163:22
  wire [31:0] wb_data =
    mem_reg_ctl_memToReg == 2'h1
      ? _MEM_io_readData
      : mem_reg_ctl_memToReg == 2'h2 ? mem_reg_pc + 32'h4 : mem_reg_result;	// src/main/scala/components/Core.scala:77:31, :80:37, :82:27, :90:19, :322:{29,38}, :323:13, :325:{35,44}, :326:{15,28}, :330:15
  reg  [31:0] npcDelay_0;	// src/main/scala/components/Core.scala:349:23
  reg  [31:0] npcDelay_1;	// src/main/scala/components/Core.scala:349:23
  reg  [31:0] npcDelay_2;	// src/main/scala/components/Core.scala:349:23
  reg  [31:0] npcDelay_3;	// src/main/scala/components/Core.scala:349:23
  reg  [4:0]  rsAddrDelay_0_0;	// src/main/scala/components/Core.scala:350:53
  reg  [4:0]  rsAddrDelay_0_1;	// src/main/scala/components/Core.scala:350:53
  reg  [4:0]  rsAddrDelay_0_2;	// src/main/scala/components/Core.scala:350:53
  reg  [4:0]  rsAddrDelay_1_0;	// src/main/scala/components/Core.scala:350:53
  reg  [4:0]  rsAddrDelay_1_1;	// src/main/scala/components/Core.scala:350:53
  reg  [4:0]  rsAddrDelay_1_2;	// src/main/scala/components/Core.scala:350:53
  reg  [31:0] rsDataDelay_0_0;	// src/main/scala/components/Core.scala:351:53
  reg  [31:0] rsDataDelay_0_1;	// src/main/scala/components/Core.scala:351:53
  reg  [31:0] rsDataDelay_1_0;	// src/main/scala/components/Core.scala:351:53
  reg  [31:0] rsDataDelay_1_1;	// src/main/scala/components/Core.scala:351:53
  reg  [31:0] memAddrDelay;	// src/main/scala/components/Core.scala:352:31
  reg  [31:0] memWdataDelay;	// src/main/scala/components/Core.scala:353:32
  reg         stallDelay_0;	// src/main/scala/components/Core.scala:354:25
  reg         stallDelay_1;	// src/main/scala/components/Core.scala:354:25
  reg         stallDelay_2;	// src/main/scala/components/Core.scala:354:25
  reg         stallDelay_3;	// src/main/scala/components/Core.scala:354:25
  reg  [31:0] insDelay_0;	// src/main/scala/components/Core.scala:355:45
  reg  [31:0] insDelay_1;	// src/main/scala/components/Core.scala:355:45
  reg  [31:0] insDelay_2;	// src/main/scala/components/Core.scala:355:45
  reg  [31:0] insDelay_3;	// src/main/scala/components/Core.scala:355:45
  wire [31:0] c_ins_trace;	// src/main/scala/components/Core.scala:107:51
  always @(posedge clock) begin	// src/main/scala/components/Core.scala:6:7
    if (reset) begin	// src/main/scala/components/Core.scala:6:7
      if_reg_pc <= 32'h0;	// src/main/scala/components/Core.scala:34:26, :353:32
      if_reg_ins <= 32'h0;	// src/main/scala/components/Core.scala:35:27, :353:32
      id_reg_pc <= 32'h0;	// src/main/scala/components/Core.scala:38:26, :353:32
      id_reg_rd1 <= 32'h0;	// src/main/scala/components/Core.scala:39:27, :353:32
      id_reg_rd2 <= 32'h0;	// src/main/scala/components/Core.scala:40:27, :353:32
      id_reg_imm <= 32'h0;	// src/main/scala/components/Core.scala:41:27, :353:32
      id_reg_wra <= 5'h0;	// src/main/scala/components/Core.scala:42:27
      id_reg_f7 <= 7'h0;	// src/main/scala/components/Core.scala:43:26
      id_reg_f3 <= 3'h0;	// src/main/scala/components/Core.scala:44:26
      id_reg_ins <= 32'h0;	// src/main/scala/components/Core.scala:45:27, :353:32
      id_reg_ctl_aluSrc <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :46:34, :87:18
      id_reg_ctl_aluSrc1 <= 2'h0;	// src/main/scala/components/Core.scala:47:35
      id_reg_ctl_memToReg <= 2'h0;	// src/main/scala/components/Core.scala:47:35, :48:36
      id_reg_ctl_regWrite <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :49:36, :87:18
      id_reg_ctl_memRead <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :50:35, :87:18
      id_reg_ctl_memWrite <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :51:36, :87:18
      id_reg_ctl_aluOp <= 2'h0;	// src/main/scala/components/Core.scala:47:35, :53:33
      id_reg_is_csr <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :55:30, :87:18
      id_reg_csr_data <= 32'h0;	// src/main/scala/components/Core.scala:56:32, :353:32
      ex_reg_result <= 32'h0;	// src/main/scala/components/Core.scala:61:30, :353:32
      ex_reg_wd <= 32'h0;	// src/main/scala/components/Core.scala:62:26, :353:32
      ex_reg_wra <= 5'h0;	// src/main/scala/components/Core.scala:42:27, :63:27
      ex_reg_ins <= 32'h0;	// src/main/scala/components/Core.scala:64:27, :353:32
      ex_reg_ctl_memToReg <= 2'h0;	// src/main/scala/components/Core.scala:47:35, :65:36
      ex_reg_ctl_regWrite <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :66:36, :87:18
      ex_reg_ctl_memRead <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :67:35, :87:18
      ex_reg_ctl_memWrite <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :68:36, :87:18
      ex_reg_pc <= 32'h0;	// src/main/scala/components/Core.scala:70:26, :353:32
      ex_reg_is_csr <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :71:30, :87:18
      ex_reg_csr_data <= 32'h0;	// src/main/scala/components/Core.scala:72:32, :353:32
      mem_reg_ins <= 32'h0;	// src/main/scala/components/Core.scala:76:28, :353:32
      mem_reg_result <= 32'h0;	// src/main/scala/components/Core.scala:77:31, :353:32
      mem_reg_wra <= 5'h0;	// src/main/scala/components/Core.scala:42:27, :79:28
      mem_reg_ctl_memToReg <= 2'h0;	// src/main/scala/components/Core.scala:47:35, :80:37
      mem_reg_ctl_regWrite <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :81:37, :87:18
      mem_reg_pc <= 32'h0;	// src/main/scala/components/Core.scala:82:27, :353:32
      mem_reg_is_csr <= 1'h0;	// src/main/scala/components/Core.scala:6:7, :13:14, :83:31, :87:18
      mem_reg_csr_data <= 32'h0;	// src/main/scala/components/Core.scala:84:33, :353:32
      memAddrDelay <= 32'h0;	// src/main/scala/components/Core.scala:352:31, :353:32
      memWdataDelay <= 32'h0;	// src/main/scala/components/Core.scala:353:32
    end
    else begin	// src/main/scala/components/Core.scala:6:7
      if (_InstructionDecode_io_hdu_if_reg_write)	// src/main/scala/components/Core.scala:88:18
        if_reg_pc <= _pc_io_out;	// src/main/scala/components/Core.scala:34:26, :98:18
      if (_InstructionDecode_io_ifid_flush)	// src/main/scala/components/Core.scala:88:18
        if_reg_ins <= 32'h0;	// src/main/scala/components/Core.scala:35:27, :353:32
      else if (_InstructionDecode_io_hdu_if_reg_write)	// src/main/scala/components/Core.scala:88:18
        if_reg_ins <= _CompressedDecoder_io_instruction_o;	// src/main/scala/components/Core.scala:35:27, :129:20
      id_reg_pc <= if_reg_pc;	// src/main/scala/components/Core.scala:34:26, :38:26
      id_reg_rd1 <= _InstructionDecode_io_readData1;	// src/main/scala/components/Core.scala:39:27, :88:18
      id_reg_rd2 <= _InstructionDecode_io_readData2;	// src/main/scala/components/Core.scala:40:27, :88:18
      id_reg_imm <= _InstructionDecode_io_immediate;	// src/main/scala/components/Core.scala:41:27, :88:18
      if (_Execute_io_stall) begin	// src/main/scala/components/Core.scala:89:18
      end
      else begin	// src/main/scala/components/Core.scala:89:18
        id_reg_wra <= _InstructionDecode_io_writeRegAddress;	// src/main/scala/components/Core.scala:42:27, :88:18
        id_reg_ctl_regWrite <= _InstructionDecode_io_ctl_regWrite;	// src/main/scala/components/Core.scala:49:36, :88:18
      end
      id_reg_f7 <= _InstructionDecode_io_func7;	// src/main/scala/components/Core.scala:43:26, :88:18
      id_reg_f3 <= _InstructionDecode_io_func3;	// src/main/scala/components/Core.scala:44:26, :88:18
      id_reg_ins <= if_reg_ins;	// src/main/scala/components/Core.scala:35:27, :45:27
      id_reg_ctl_aluSrc <= _InstructionDecode_io_ctl_aluSrc;	// src/main/scala/components/Core.scala:46:34, :88:18
      id_reg_ctl_aluSrc1 <= _InstructionDecode_io_ctl_aluSrc1;	// src/main/scala/components/Core.scala:47:35, :88:18
      id_reg_ctl_memToReg <= _InstructionDecode_io_ctl_memToReg;	// src/main/scala/components/Core.scala:48:36, :88:18
      id_reg_ctl_memRead <= _InstructionDecode_io_ctl_memRead;	// src/main/scala/components/Core.scala:50:35, :88:18
      id_reg_ctl_memWrite <= _InstructionDecode_io_ctl_memWrite;	// src/main/scala/components/Core.scala:51:36, :88:18
      id_reg_ctl_aluOp <= _InstructionDecode_io_ctl_aluOp;	// src/main/scala/components/Core.scala:53:33, :88:18
      id_reg_is_csr <= _InstructionDecode_io_is_csr;	// src/main/scala/components/Core.scala:55:30, :88:18
      id_reg_csr_data <= _InstructionDecode_io_csr_o_data;	// src/main/scala/components/Core.scala:56:32, :88:18
      ex_reg_result <= _Execute_io_ALUresult;	// src/main/scala/components/Core.scala:61:30, :89:18
      ex_reg_wd <= _Execute_io_writeData;	// src/main/scala/components/Core.scala:62:26, :89:18
      ex_reg_wra <= id_reg_wra;	// src/main/scala/components/Core.scala:42:27, :63:27
      ex_reg_ins <= id_reg_ins;	// src/main/scala/components/Core.scala:45:27, :64:27
      ex_reg_ctl_memToReg <= id_reg_ctl_memToReg;	// src/main/scala/components/Core.scala:48:36, :65:36
      ex_reg_ctl_regWrite <= id_reg_ctl_regWrite;	// src/main/scala/components/Core.scala:49:36, :66:36
      ex_reg_ctl_memRead <= id_reg_ctl_memRead;	// src/main/scala/components/Core.scala:50:35, :67:35
      ex_reg_ctl_memWrite <= id_reg_ctl_memWrite;	// src/main/scala/components/Core.scala:51:36, :68:36
      ex_reg_pc <= id_reg_pc;	// src/main/scala/components/Core.scala:38:26, :70:26
      ex_reg_is_csr <= id_reg_is_csr;	// src/main/scala/components/Core.scala:55:30, :71:30
      ex_reg_csr_data <= id_reg_csr_data;	// src/main/scala/components/Core.scala:56:32, :72:32
      mem_reg_ins <= ex_reg_ins;	// src/main/scala/components/Core.scala:64:27, :76:28
      mem_reg_result <= ex_reg_result;	// src/main/scala/components/Core.scala:61:30, :77:31
      mem_reg_wra <= ex_reg_wra;	// src/main/scala/components/Core.scala:63:27, :79:28
      mem_reg_ctl_memToReg <= ex_reg_ctl_memToReg;	// src/main/scala/components/Core.scala:65:36, :80:37
      mem_reg_ctl_regWrite <= ex_reg_ctl_regWrite;	// src/main/scala/components/Core.scala:66:36, :81:37
      mem_reg_pc <= ex_reg_pc;	// src/main/scala/components/Core.scala:70:26, :82:27
      mem_reg_is_csr <= ex_reg_is_csr;	// src/main/scala/components/Core.scala:71:30, :83:31
      mem_reg_csr_data <= ex_reg_csr_data;	// src/main/scala/components/Core.scala:72:32, :84:33
      memAddrDelay <= ex_reg_result;	// src/main/scala/components/Core.scala:61:30, :352:31
      memWdataDelay <= ex_reg_wd;	// src/main/scala/components/Core.scala:62:26, :353:32
    end
    npcDelay_0 <= npc;	// src/main/scala/components/Core.scala:160:16, :349:23
    npcDelay_1 <= npcDelay_0;	// src/main/scala/components/Core.scala:349:23
    npcDelay_2 <= npcDelay_1;	// src/main/scala/components/Core.scala:349:23
    npcDelay_3 <= npcDelay_2;	// src/main/scala/components/Core.scala:349:23
    rsAddrDelay_0_0 <= _InstructionDecode_io_rs_addr_0;	// src/main/scala/components/Core.scala:88:18, :350:53
    rsAddrDelay_0_1 <= rsAddrDelay_0_0;	// src/main/scala/components/Core.scala:350:53
    rsAddrDelay_0_2 <= rsAddrDelay_0_1;	// src/main/scala/components/Core.scala:350:53
    rsAddrDelay_1_0 <= _InstructionDecode_io_rs_addr_1;	// src/main/scala/components/Core.scala:88:18, :350:53
    rsAddrDelay_1_1 <= rsAddrDelay_1_0;	// src/main/scala/components/Core.scala:350:53
    rsAddrDelay_1_2 <= rsAddrDelay_1_1;	// src/main/scala/components/Core.scala:350:53
    rsDataDelay_0_0 <= id_reg_rd1;	// src/main/scala/components/Core.scala:39:27, :351:53
    rsDataDelay_0_1 <= rsDataDelay_0_0;	// src/main/scala/components/Core.scala:351:53
    rsDataDelay_1_0 <= id_reg_rd2;	// src/main/scala/components/Core.scala:40:27, :351:53
    rsDataDelay_1_1 <= rsDataDelay_1_0;	// src/main/scala/components/Core.scala:351:53
    stallDelay_0 <= _InstructionDecode_io_hdu_if_reg_write;	// src/main/scala/components/Core.scala:88:18, :354:25
    stallDelay_1 <= stallDelay_0;	// src/main/scala/components/Core.scala:354:25
    stallDelay_2 <= stallDelay_1;	// src/main/scala/components/Core.scala:354:25
    stallDelay_3 <= stallDelay_2;	// src/main/scala/components/Core.scala:354:25
    insDelay_0 <= c_ins_trace;	// src/main/scala/components/Core.scala:107:51, :355:45
    insDelay_1 <= insDelay_0;	// src/main/scala/components/Core.scala:355:45
    insDelay_2 <= insDelay_1;	// src/main/scala/components/Core.scala:355:45
    insDelay_3 <= insDelay_2;	// src/main/scala/components/Core.scala:355:45
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/Core.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/Core.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/Core.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/Core.scala:6:7
      automatic logic [31:0] _RANDOM[0:37];	// src/main/scala/components/Core.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/Core.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/Core.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/Core.scala:6:7
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/components/Core.scala:6:7
        end	// src/main/scala/components/Core.scala:6:7
        if_reg_pc = _RANDOM[6'h0];	// src/main/scala/components/Core.scala:6:7, :34:26
        if_reg_ins = _RANDOM[6'h1];	// src/main/scala/components/Core.scala:6:7, :35:27
        id_reg_pc = _RANDOM[6'h2];	// src/main/scala/components/Core.scala:6:7, :38:26
        id_reg_rd1 = _RANDOM[6'h3];	// src/main/scala/components/Core.scala:6:7, :39:27
        id_reg_rd2 = _RANDOM[6'h4];	// src/main/scala/components/Core.scala:6:7, :40:27
        id_reg_imm = _RANDOM[6'h5];	// src/main/scala/components/Core.scala:6:7, :41:27
        id_reg_wra = _RANDOM[6'h6][4:0];	// src/main/scala/components/Core.scala:6:7, :42:27
        id_reg_f7 = _RANDOM[6'h6][11:5];	// src/main/scala/components/Core.scala:6:7, :42:27, :43:26
        id_reg_f3 = _RANDOM[6'h6][14:12];	// src/main/scala/components/Core.scala:6:7, :42:27, :44:26
        id_reg_ins = {_RANDOM[6'h6][31:15], _RANDOM[6'h7][14:0]};	// src/main/scala/components/Core.scala:6:7, :42:27, :45:27
        id_reg_ctl_aluSrc = _RANDOM[6'h7][15];	// src/main/scala/components/Core.scala:6:7, :45:27, :46:34
        id_reg_ctl_aluSrc1 = _RANDOM[6'h7][17:16];	// src/main/scala/components/Core.scala:6:7, :45:27, :47:35
        id_reg_ctl_memToReg = _RANDOM[6'h7][19:18];	// src/main/scala/components/Core.scala:6:7, :45:27, :48:36
        id_reg_ctl_regWrite = _RANDOM[6'h7][20];	// src/main/scala/components/Core.scala:6:7, :45:27, :49:36
        id_reg_ctl_memRead = _RANDOM[6'h7][21];	// src/main/scala/components/Core.scala:6:7, :45:27, :50:35
        id_reg_ctl_memWrite = _RANDOM[6'h7][22];	// src/main/scala/components/Core.scala:6:7, :45:27, :51:36
        id_reg_ctl_aluOp = _RANDOM[6'h7][25:24];	// src/main/scala/components/Core.scala:6:7, :45:27, :53:33
        id_reg_is_csr = _RANDOM[6'h7][28];	// src/main/scala/components/Core.scala:6:7, :45:27, :55:30
        id_reg_csr_data = {_RANDOM[6'h7][31:29], _RANDOM[6'h8][28:0]};	// src/main/scala/components/Core.scala:6:7, :45:27, :56:32
        ex_reg_result = {_RANDOM[6'hA][31:29], _RANDOM[6'hB][28:0]};	// src/main/scala/components/Core.scala:6:7, :61:30
        ex_reg_wd = {_RANDOM[6'hB][31:29], _RANDOM[6'hC][28:0]};	// src/main/scala/components/Core.scala:6:7, :61:30, :62:26
        ex_reg_wra = {_RANDOM[6'hC][31:29], _RANDOM[6'hD][1:0]};	// src/main/scala/components/Core.scala:6:7, :62:26, :63:27
        ex_reg_ins = {_RANDOM[6'hD][31:2], _RANDOM[6'hE][1:0]};	// src/main/scala/components/Core.scala:6:7, :63:27, :64:27
        ex_reg_ctl_memToReg = _RANDOM[6'hE][3:2];	// src/main/scala/components/Core.scala:6:7, :64:27, :65:36
        ex_reg_ctl_regWrite = _RANDOM[6'hE][4];	// src/main/scala/components/Core.scala:6:7, :64:27, :66:36
        ex_reg_ctl_memRead = _RANDOM[6'hE][5];	// src/main/scala/components/Core.scala:6:7, :64:27, :67:35
        ex_reg_ctl_memWrite = _RANDOM[6'hE][6];	// src/main/scala/components/Core.scala:6:7, :64:27, :68:36
        ex_reg_pc = {_RANDOM[6'hE][31:8], _RANDOM[6'hF][7:0]};	// src/main/scala/components/Core.scala:6:7, :64:27, :70:26
        ex_reg_is_csr = _RANDOM[6'hF][8];	// src/main/scala/components/Core.scala:6:7, :70:26, :71:30
        ex_reg_csr_data = {_RANDOM[6'hF][31:9], _RANDOM[6'h10][8:0]};	// src/main/scala/components/Core.scala:6:7, :70:26, :72:32
        mem_reg_ins = {_RANDOM[6'h11][31:9], _RANDOM[6'h12][8:0]};	// src/main/scala/components/Core.scala:6:7, :76:28
        mem_reg_result = {_RANDOM[6'h12][31:9], _RANDOM[6'h13][8:0]};	// src/main/scala/components/Core.scala:6:7, :76:28, :77:31
        mem_reg_wra = _RANDOM[6'h14][13:9];	// src/main/scala/components/Core.scala:6:7, :79:28
        mem_reg_ctl_memToReg = _RANDOM[6'h14][15:14];	// src/main/scala/components/Core.scala:6:7, :79:28, :80:37
        mem_reg_ctl_regWrite = _RANDOM[6'h14][16];	// src/main/scala/components/Core.scala:6:7, :79:28, :81:37
        mem_reg_pc = {_RANDOM[6'h14][31:17], _RANDOM[6'h15][16:0]};	// src/main/scala/components/Core.scala:6:7, :79:28, :82:27
        mem_reg_is_csr = _RANDOM[6'h15][17];	// src/main/scala/components/Core.scala:6:7, :82:27, :83:31
        mem_reg_csr_data = {_RANDOM[6'h15][31:18], _RANDOM[6'h16][17:0]};	// src/main/scala/components/Core.scala:6:7, :82:27, :84:33
        npcDelay_0 = {_RANDOM[6'h16][31:18], _RANDOM[6'h17][17:0]};	// src/main/scala/components/Core.scala:6:7, :84:33, :349:23
        npcDelay_1 = {_RANDOM[6'h17][31:18], _RANDOM[6'h18][17:0]};	// src/main/scala/components/Core.scala:6:7, :349:23
        npcDelay_2 = {_RANDOM[6'h18][31:18], _RANDOM[6'h19][17:0]};	// src/main/scala/components/Core.scala:6:7, :349:23
        npcDelay_3 = {_RANDOM[6'h19][31:18], _RANDOM[6'h1A][17:0]};	// src/main/scala/components/Core.scala:6:7, :349:23
        rsAddrDelay_0_0 = _RANDOM[6'h1A][22:18];	// src/main/scala/components/Core.scala:6:7, :349:23, :350:53
        rsAddrDelay_0_1 = _RANDOM[6'h1A][27:23];	// src/main/scala/components/Core.scala:6:7, :349:23, :350:53
        rsAddrDelay_0_2 = {_RANDOM[6'h1A][31:28], _RANDOM[6'h1B][0]};	// src/main/scala/components/Core.scala:6:7, :349:23, :350:53
        rsAddrDelay_1_0 = _RANDOM[6'h1B][5:1];	// src/main/scala/components/Core.scala:6:7, :350:53
        rsAddrDelay_1_1 = _RANDOM[6'h1B][10:6];	// src/main/scala/components/Core.scala:6:7, :350:53
        rsAddrDelay_1_2 = _RANDOM[6'h1B][15:11];	// src/main/scala/components/Core.scala:6:7, :350:53
        rsDataDelay_0_0 = {_RANDOM[6'h1B][31:16], _RANDOM[6'h1C][15:0]};	// src/main/scala/components/Core.scala:6:7, :350:53, :351:53
        rsDataDelay_0_1 = {_RANDOM[6'h1C][31:16], _RANDOM[6'h1D][15:0]};	// src/main/scala/components/Core.scala:6:7, :351:53
        rsDataDelay_1_0 = {_RANDOM[6'h1D][31:16], _RANDOM[6'h1E][15:0]};	// src/main/scala/components/Core.scala:6:7, :351:53
        rsDataDelay_1_1 = {_RANDOM[6'h1E][31:16], _RANDOM[6'h1F][15:0]};	// src/main/scala/components/Core.scala:6:7, :351:53
        memAddrDelay = {_RANDOM[6'h1F][31:16], _RANDOM[6'h20][15:0]};	// src/main/scala/components/Core.scala:6:7, :351:53, :352:31
        memWdataDelay = {_RANDOM[6'h20][31:16], _RANDOM[6'h21][15:0]};	// src/main/scala/components/Core.scala:6:7, :352:31, :353:32
        stallDelay_0 = _RANDOM[6'h21][16];	// src/main/scala/components/Core.scala:6:7, :353:32, :354:25
        stallDelay_1 = _RANDOM[6'h21][17];	// src/main/scala/components/Core.scala:6:7, :353:32, :354:25
        stallDelay_2 = _RANDOM[6'h21][18];	// src/main/scala/components/Core.scala:6:7, :353:32, :354:25
        stallDelay_3 = _RANDOM[6'h21][19];	// src/main/scala/components/Core.scala:6:7, :353:32, :354:25
        insDelay_0 = {_RANDOM[6'h21][31:20], _RANDOM[6'h22][19:0]};	// src/main/scala/components/Core.scala:6:7, :353:32, :355:45
        insDelay_1 = {_RANDOM[6'h22][31:20], _RANDOM[6'h23][19:0]};	// src/main/scala/components/Core.scala:6:7, :355:45
        insDelay_2 = {_RANDOM[6'h23][31:20], _RANDOM[6'h24][19:0]};	// src/main/scala/components/Core.scala:6:7, :355:45
        insDelay_3 = {_RANDOM[6'h24][31:20], _RANDOM[6'h25][19:0]};	// src/main/scala/components/Core.scala:6:7, :355:45
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/Core.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/Core.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  InstructionFetch InstructionFetch (	// src/main/scala/components/Core.scala:87:18
    .reset                              (reset),
    .io_address                         (_Realigner_io_ral_address_o),	// src/main/scala/components/Core.scala:115:20
    .io_instruction                     (_InstructionFetch_io_instruction),
    .io_stall
      (_Execute_io_stall | _InstructionDecode_io_stall | IF_stall),	// src/main/scala/components/Core.scala:88:18, :89:18, :154:32, :156:48
    .io_coreInstrReq_valid              (_InstructionFetch_io_coreInstrReq_valid),
    .io_coreInstrReq_bits_addrRequest   (io_imemReq_bits_addrRequest),
    .io_coreInstrResp_valid             (io_imemRsp_valid),
    .io_coreInstrResp_bits_dataResponse (io_imemRsp_bits_dataResponse)
  );
  assign c_ins_trace = _InstructionFetch_io_instruction;	// src/main/scala/components/Core.scala:87:18, :107:51
  InstructionDecode InstructionDecode (	// src/main/scala/components/Core.scala:88:18
    .clock               (clock),
    .reset               (reset),
    .io_id_instruction   (if_reg_ins),	// src/main/scala/components/Core.scala:35:27
    .io_writeData        (wb_data),	// src/main/scala/components/Core.scala:322:38, :323:13, :325:44
    .io_writeReg         (mem_reg_wra),	// src/main/scala/components/Core.scala:79:28
    .io_pcAddress        (if_reg_pc),	// src/main/scala/components/Core.scala:34:26
    .io_ctl_writeEnable  (mem_reg_ctl_regWrite),	// src/main/scala/components/Core.scala:81:37
    .io_id_ex_mem_read   (id_reg_ctl_memRead),	// src/main/scala/components/Core.scala:50:35
    .io_ex_mem_mem_read  (ex_reg_ctl_memRead),	// src/main/scala/components/Core.scala:67:35
    .io_id_ex_rd         (id_reg_ins[11:7]),	// src/main/scala/components/Core.scala:45:27, :251:28
    .io_ex_mem_rd        (ex_reg_ins[11:7]),	// src/main/scala/components/Core.scala:64:27, :253:29
    .io_id_ex_branch     (id_reg_ins[6:0] == 7'h63),	// src/main/scala/components/Core.scala:45:27, :252:{36,42}
    .io_ex_mem_ins       (ex_reg_ins),	// src/main/scala/components/Core.scala:64:27
    .io_mem_wb_ins       (mem_reg_ins),	// src/main/scala/components/Core.scala:76:28
    .io_ex_ins           (id_reg_ins),	// src/main/scala/components/Core.scala:45:27
    .io_ex_result        (_Execute_io_ALUresult),	// src/main/scala/components/Core.scala:89:18
    .io_ex_mem_result    (ex_reg_result),	// src/main/scala/components/Core.scala:61:30
    .io_mem_wb_result    (wb_data),	// src/main/scala/components/Core.scala:322:38, :323:13, :325:44
    .io_id_ex_regWr      (id_reg_ctl_regWrite),	// src/main/scala/components/Core.scala:49:36
    .io_ex_mem_regWr     (ex_reg_ctl_regWrite),	// src/main/scala/components/Core.scala:66:36
    .io_csr_Ex           (id_reg_is_csr),	// src/main/scala/components/Core.scala:55:30
    .io_csr_Mem          (ex_reg_is_csr),	// src/main/scala/components/Core.scala:71:30
    .io_csr_Wb           (mem_reg_is_csr),	// src/main/scala/components/Core.scala:83:31
    .io_csr_Ex_data      (id_reg_csr_data),	// src/main/scala/components/Core.scala:56:32
    .io_csr_Mem_data     (ex_reg_csr_data),	// src/main/scala/components/Core.scala:72:32
    .io_csr_Wb_data      (mem_reg_csr_data),	// src/main/scala/components/Core.scala:84:33
    .io_dmem_data        (io_dmemRsp_bits_dataResponse),
    .io_immediate        (_InstructionDecode_io_immediate),
    .io_writeRegAddress  (_InstructionDecode_io_writeRegAddress),
    .io_readData1        (_InstructionDecode_io_readData1),
    .io_readData2        (_InstructionDecode_io_readData2),
    .io_func7            (_InstructionDecode_io_func7),
    .io_func3            (_InstructionDecode_io_func3),
    .io_ctl_aluSrc       (_InstructionDecode_io_ctl_aluSrc),
    .io_ctl_memToReg     (_InstructionDecode_io_ctl_memToReg),
    .io_ctl_regWrite     (_InstructionDecode_io_ctl_regWrite),
    .io_ctl_memRead      (_InstructionDecode_io_ctl_memRead),
    .io_ctl_memWrite     (_InstructionDecode_io_ctl_memWrite),
    .io_ctl_aluOp        (_InstructionDecode_io_ctl_aluOp),
    .io_ctl_aluSrc1      (_InstructionDecode_io_ctl_aluSrc1),
    .io_hdu_pcWrite      (_InstructionDecode_io_hdu_pcWrite),
    .io_hdu_if_reg_write (_InstructionDecode_io_hdu_if_reg_write),
    .io_pcSrc            (_InstructionDecode_io_pcSrc),
    .io_pcPlusOffset     (_InstructionDecode_io_pcPlusOffset),
    .io_ifid_flush       (_InstructionDecode_io_ifid_flush),
    .io_stall            (_InstructionDecode_io_stall),
    .io_csr_o_data       (_InstructionDecode_io_csr_o_data),
    .io_is_csr           (_InstructionDecode_io_is_csr),
    .io_fscr_o_data      (io_fcsr_o_data),
    .io_rs_addr_0        (_InstructionDecode_io_rs_addr_0),
    .io_rs_addr_1        (_InstructionDecode_io_rs_addr_1)
  );
  Execute Execute (	// src/main/scala/components/Core.scala:89:18
    .clock              (clock),
    .reset              (reset),
    .io_immediate       (id_reg_imm),	// src/main/scala/components/Core.scala:41:27
    .io_readData1       (id_reg_rd1),	// src/main/scala/components/Core.scala:39:27
    .io_readData2       (id_reg_rd2),	// src/main/scala/components/Core.scala:40:27
    .io_pcAddress       (id_reg_pc),	// src/main/scala/components/Core.scala:38:26
    .io_func7           (id_reg_f7),	// src/main/scala/components/Core.scala:43:26
    .io_func3           (id_reg_f3),	// src/main/scala/components/Core.scala:44:26
    .io_mem_result      (ex_reg_result),	// src/main/scala/components/Core.scala:61:30
    .io_wb_result       (wb_data),	// src/main/scala/components/Core.scala:322:38, :323:13, :325:44
    .io_ex_mem_regWrite (ex_reg_ctl_regWrite),	// src/main/scala/components/Core.scala:66:36
    .io_mem_wb_regWrite (mem_reg_ctl_regWrite),	// src/main/scala/components/Core.scala:81:37
    .io_id_ex_ins       (id_reg_ins),	// src/main/scala/components/Core.scala:45:27
    .io_ex_mem_ins      (ex_reg_ins),	// src/main/scala/components/Core.scala:64:27
    .io_mem_wb_ins      (mem_reg_ins),	// src/main/scala/components/Core.scala:76:28
    .io_ctl_aluSrc      (id_reg_ctl_aluSrc),	// src/main/scala/components/Core.scala:46:34
    .io_ctl_aluOp       (id_reg_ctl_aluOp),	// src/main/scala/components/Core.scala:53:33
    .io_ctl_aluSrc1     (id_reg_ctl_aluSrc1),	// src/main/scala/components/Core.scala:47:35
    .io_writeData       (_Execute_io_writeData),
    .io_ALUresult       (_Execute_io_ALUresult),
    .io_stall           (_Execute_io_stall)
  );
  MemoryFetch MEM (	// src/main/scala/components/Core.scala:90:19
    .clock                          (clock),
    .reset                          (reset),
    .io_aluResultIn                 (ex_reg_result),	// src/main/scala/components/Core.scala:61:30
    .io_writeData                   (ex_reg_wd),	// src/main/scala/components/Core.scala:62:26
    .io_writeEnable                 (ex_reg_ctl_memWrite),	// src/main/scala/components/Core.scala:68:36
    .io_readEnable                  (ex_reg_ctl_memRead),	// src/main/scala/components/Core.scala:67:35
    .io_readData                    (_MEM_io_readData),
    .io_f3                          (ex_reg_ins[14:12]),	// src/main/scala/components/Core.scala:64:27, :310:26
    .io_dccmReq_valid               (io_dmemReq_valid),
    .io_dccmReq_bits_addrRequest    (io_dmemReq_bits_addrRequest),
    .io_dccmReq_bits_dataRequest    (io_dmemReq_bits_dataRequest),
    .io_dccmReq_bits_activeByteLane (io_dmemReq_bits_activeByteLane),
    .io_dccmReq_bits_isWrite        (io_dmemReq_bits_isWrite),
    .io_dccmRsp_valid               (io_dmemRsp_valid),
    .io_dccmRsp_bits_dataResponse   (io_dmemRsp_bits_dataResponse)
  );
  PC pc (	// src/main/scala/components/Core.scala:98:18
    .clock   (clock),
    .reset   (reset),
    .io_in   (npc),	// src/main/scala/components/Core.scala:160:16
    .io_halt
      (_Execute_io_stall | _InstructionDecode_io_stall | IF_stall
       | ~_InstructionFetch_io_coreInstrReq_valid | _Realigner_io_ral_halt_o),	// src/main/scala/components/Core.scala:87:18, :88:18, :89:18, :115:20, :154:32, :159:{59,78}
    .io_out  (_pc_io_out),
    .io_pc4  (_pc_io_pc4),
    .io_pc2  (_pc_io_pc2)
  );
  Realigner Realigner (	// src/main/scala/components/Core.scala:115:20
    .clock                (clock),
    .reset                (reset),
    .io_ral_address_i     (npc),	// src/main/scala/components/Core.scala:160:16
    .io_ral_instruction_i (_InstructionFetch_io_instruction),	// src/main/scala/components/Core.scala:87:18
    .io_ral_jmp           (_InstructionDecode_io_pcSrc),	// src/main/scala/components/Core.scala:88:18
    .io_ral_address_o     (_Realigner_io_ral_address_o),
    .io_ral_instruction_o (_Realigner_io_ral_instruction_o),
    .io_ral_halt_o        (_Realigner_io_ral_halt_o)
  );
  CompressedDecoder CompressedDecoder (	// src/main/scala/components/Core.scala:129:20
    .io_instruction_i (_Realigner_io_ral_instruction_o),	// src/main/scala/components/Core.scala:115:20
    .io_is_comp       (_CompressedDecoder_io_is_comp),
    .io_instruction_o (_CompressedDecoder_io_instruction_o)
  );
  assign io_pin = wb_data;	// src/main/scala/components/Core.scala:6:7, :322:38, :323:13, :325:44
  assign io_imemReq_valid = _InstructionFetch_io_coreInstrReq_valid;	// src/main/scala/components/Core.scala:6:7, :87:18
  assign io_rvfiUInt_0 = mem_reg_pc;	// src/main/scala/components/Core.scala:6:7, :82:27
  assign io_rvfiUInt_1 = npcDelay_3;	// src/main/scala/components/Core.scala:6:7, :349:23
  assign io_rvfiUInt_2 = insDelay_3;	// src/main/scala/components/Core.scala:6:7, :355:45
  assign io_rvfiUInt_3 = memAddrDelay;	// src/main/scala/components/Core.scala:6:7, :352:31
  assign io_rvfiSInt_0 = wb_data;	// src/main/scala/components/Core.scala:6:7, :322:38, :323:13, :325:44
  assign io_rvfiSInt_1 = rsDataDelay_0_1;	// src/main/scala/components/Core.scala:6:7, :351:53
  assign io_rvfiSInt_2 = rsDataDelay_1_1;	// src/main/scala/components/Core.scala:6:7, :351:53
  assign io_rvfiSInt_3 = _MEM_io_readData;	// src/main/scala/components/Core.scala:6:7, :90:19
  assign io_rvfiSInt_4 = memWdataDelay;	// src/main/scala/components/Core.scala:6:7, :353:32
  assign io_rvfiBool_0 = stallDelay_3;	// src/main/scala/components/Core.scala:6:7, :354:25
  assign io_rvfiRegAddr_0 = mem_reg_wra;	// src/main/scala/components/Core.scala:6:7, :79:28
  assign io_rvfiRegAddr_1 = rsAddrDelay_0_2;	// src/main/scala/components/Core.scala:6:7, :350:53
  assign io_rvfiRegAddr_2 = rsAddrDelay_1_2;	// src/main/scala/components/Core.scala:6:7, :350:53
endmodule

// external module sram_top

module SRamTop(	// src/main/scala/components/SRamTop.scala:8:7
  input         clock,	// src/main/scala/components/SRamTop.scala:8:7
                reset,	// src/main/scala/components/SRamTop.scala:8:7
                io_req_valid,	// src/main/scala/components/SRamTop.scala:9:16
  input  [31:0] io_req_bits_addrRequest,	// src/main/scala/components/SRamTop.scala:9:16
                io_req_bits_dataRequest,	// src/main/scala/components/SRamTop.scala:9:16
  input  [3:0]  io_req_bits_activeByteLane,	// src/main/scala/components/SRamTop.scala:9:16
  input         io_req_bits_isWrite,	// src/main/scala/components/SRamTop.scala:9:16
  output        io_rsp_valid,	// src/main/scala/components/SRamTop.scala:9:16
  output [31:0] io_rsp_bits_dataResponse	// src/main/scala/components/SRamTop.scala:9:16
);

  reg  validReg;	// src/main/scala/components/SRamTop.scala:14:27
  wire _GEN = io_req_valid & ~io_req_bits_isWrite;	// src/main/scala/components/SRamTop.scala:40:{27,30}
  wire _GEN_0 = io_req_valid & io_req_bits_isWrite;	// src/main/scala/components/SRamTop.scala:49:34
  always @(posedge clock) begin	// src/main/scala/components/SRamTop.scala:8:7
    if (reset)	// src/main/scala/components/SRamTop.scala:8:7
      validReg <= 1'h0;	// src/main/scala/components/SRamTop.scala:8:7, :14:27
    else	// src/main/scala/components/SRamTop.scala:8:7
      validReg <= _GEN | _GEN_0;	// src/main/scala/components/SRamTop.scala:14:27, :40:{27,52}, :43:22, :49:{34,58}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/SRamTop.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/SRamTop.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/SRamTop.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/SRamTop.scala:8:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/components/SRamTop.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/SRamTop.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/SRamTop.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/SRamTop.scala:8:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/components/SRamTop.scala:8:7
        validReg = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/components/SRamTop.scala:8:7, :14:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/SRamTop.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/SRamTop.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  sram_top #(
    .IFILE_IN("data.hex")
  ) sram (	// src/main/scala/components/SRamTop.scala:21:22
    .clk_i   (clock),
    .rst_i   (reset),
    .csb_i   (~_GEN & ~_GEN_0),	// src/main/scala/components/SRamTop.scala:14:27, :16:18, :29:19, :40:{27,52}, :44:27, :49:{34,58}, :54:27
    .we_i    (_GEN),	// src/main/scala/components/SRamTop.scala:40:27
    .wmask_i (io_req_bits_activeByteLane),
    .addr_i  (io_req_bits_addrRequest[12:0]),	// src/main/scala/components/SRamTop.scala:46:28
    .wdata_i (io_req_bits_dataRequest),
    .rdata_o (io_rsp_bits_dataResponse)
  );
  assign io_rsp_valid = validReg;	// src/main/scala/components/SRamTop.scala:8:7, :14:27
endmodule

// external module sram_top

module SRamTop_1(	// src/main/scala/components/SRamTop.scala:8:7
  input         clock,	// src/main/scala/components/SRamTop.scala:8:7
                reset,	// src/main/scala/components/SRamTop.scala:8:7
                io_req_valid,	// src/main/scala/components/SRamTop.scala:9:16
  input  [31:0] io_req_bits_addrRequest,	// src/main/scala/components/SRamTop.scala:9:16
  output        io_rsp_valid,	// src/main/scala/components/SRamTop.scala:9:16
  output [31:0] io_rsp_bits_dataResponse	// src/main/scala/components/SRamTop.scala:9:16
);

  reg validReg;	// src/main/scala/components/SRamTop.scala:14:27
  always @(posedge clock) begin	// src/main/scala/components/SRamTop.scala:8:7
    if (reset)	// src/main/scala/components/SRamTop.scala:8:7
      validReg <= 1'h0;	// src/main/scala/components/SRamTop.scala:8:7, :14:27
    else	// src/main/scala/components/SRamTop.scala:8:7
      validReg <= io_req_valid;	// src/main/scala/components/SRamTop.scala:14:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/components/SRamTop.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/components/SRamTop.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/components/SRamTop.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/components/SRamTop.scala:8:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/components/SRamTop.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/components/SRamTop.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/components/SRamTop.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/components/SRamTop.scala:8:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/components/SRamTop.scala:8:7
        validReg = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/components/SRamTop.scala:8:7, :14:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/components/SRamTop.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/components/SRamTop.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  sram_top #(
    .IFILE_IN("asm.txt")
  ) sram (	// src/main/scala/components/SRamTop.scala:21:22
    .clk_i   (clock),
    .rst_i   (reset),
    .csb_i   (~io_req_valid),	// src/main/scala/components/SRamTop.scala:9:16, :14:27, :16:18, :29:19, :40:{30,52}, :44:27, :49:{34,58}, :54:27
    .we_i    (io_req_valid),
    .wmask_i (4'hF),	// src/main/scala/components/SRamTop.scala:9:16, :21:22
    .addr_i  (io_req_bits_addrRequest[12:0]),	// src/main/scala/components/SRamTop.scala:46:28
    .wdata_i (32'h0),	// src/main/scala/components/SRamTop.scala:9:16, :21:22
    .rdata_o (io_rsp_bits_dataResponse)
  );
  assign io_rsp_valid = validReg;	// src/main/scala/components/SRamTop.scala:8:7, :14:27
endmodule

module Tracer(	// src/main/scala/tracer/Tracer.scala:15:7
  input        clock,	// src/main/scala/tracer/Tracer.scala:15:7
               reset,	// src/main/scala/tracer/Tracer.scala:15:7
  input [31:0] io_rvfiUInt_0,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiUInt_1,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiUInt_2,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiUInt_3,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiSInt_0,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiSInt_1,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiSInt_2,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiSInt_3,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiSInt_4,	// src/main/scala/tracer/Tracer.scala:16:24
  input        io_rvfiBool_0,	// src/main/scala/tracer/Tracer.scala:16:24
  input [4:0]  io_rvfiRegAddr_0,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiRegAddr_1,	// src/main/scala/tracer/Tracer.scala:16:24
               io_rvfiRegAddr_2	// src/main/scala/tracer/Tracer.scala:16:24
);

  reg [31:0] clkCycle;	// src/main/scala/tracer/Tracer.scala:18:31
  `ifndef SYNTHESIS	// src/main/scala/tracer/Tracer.scala:45:11
    always @(posedge clock) begin	// src/main/scala/tracer/Tracer.scala:45:11
      if ((`PRINTF_COND_) & io_rvfiBool_0 & (|io_rvfiUInt_2) & ~reset)	// src/main/scala/tracer/Tracer.scala:44:50, :45:11
        $fwrite(32'h80000002,
                "ClkCycle: %d, pc_rdata: %x, pc_wdata: %x, insn: %x, mode: %d, rs1_addr: %d, rs1_rdata: %x, rs2_addr: %d, rs2_rdata: %x, rd_addr: %d, rd_wdata: %x, mem_addr: %x, mem_rdata: %x, mem_wdata: %x\n",
                clkCycle, io_rvfiUInt_0, io_rvfiUInt_1, io_rvfiUInt_2, 2'h3,
                io_rvfiRegAddr_1, io_rvfiSInt_1, io_rvfiRegAddr_2, io_rvfiSInt_2,
                io_rvfiRegAddr_0, io_rvfiSInt_0, io_rvfiUInt_3, io_rvfiSInt_3,
                io_rvfiSInt_4);	// src/main/scala/tracer/Tracer.scala:16:24, :18:31, :45:11
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/tracer/Tracer.scala:15:7
    if (reset)	// src/main/scala/tracer/Tracer.scala:15:7
      clkCycle <= 32'h0;	// src/main/scala/tracer/Tracer.scala:18:31
    else	// src/main/scala/tracer/Tracer.scala:15:7
      clkCycle <= clkCycle + 32'h1;	// src/main/scala/tracer/Tracer.scala:18:31, :19:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/tracer/Tracer.scala:15:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/tracer/Tracer.scala:15:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/tracer/Tracer.scala:15:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/tracer/Tracer.scala:15:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/tracer/Tracer.scala:15:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/tracer/Tracer.scala:15:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/tracer/Tracer.scala:15:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/tracer/Tracer.scala:15:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/tracer/Tracer.scala:15:7
        clkCycle = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/tracer/Tracer.scala:15:7, :18:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/tracer/Tracer.scala:15:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/tracer/Tracer.scala:15:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
endmodule

module Top(	// src/main/scala/components/Top.scala:9:7
  input         clock,	// src/main/scala/components/Top.scala:9:7
                reset,	// src/main/scala/components/Top.scala:9:7
  output [31:0] io_pin,	// src/main/scala/components/Top.scala:11:14
                io_fcsr	// src/main/scala/components/Top.scala:11:14
);

  wire        _imem_io_rsp_valid;	// src/main/scala/components/Top.scala:22:20
  wire [31:0] _imem_io_rsp_bits_dataResponse;	// src/main/scala/components/Top.scala:22:20
  wire        _dmem_io_rsp_valid;	// src/main/scala/components/Top.scala:21:20
  wire [31:0] _dmem_io_rsp_bits_dataResponse;	// src/main/scala/components/Top.scala:21:20
  wire        _core_io_dmemReq_valid;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_dmemReq_bits_addrRequest;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_dmemReq_bits_dataRequest;	// src/main/scala/components/Top.scala:18:26
  wire [3:0]  _core_io_dmemReq_bits_activeByteLane;	// src/main/scala/components/Top.scala:18:26
  wire        _core_io_dmemReq_bits_isWrite;	// src/main/scala/components/Top.scala:18:26
  wire        _core_io_imemReq_valid;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_imemReq_bits_addrRequest;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiUInt_0;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiUInt_1;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiUInt_2;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiUInt_3;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiSInt_0;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiSInt_1;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiSInt_2;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiSInt_3;	// src/main/scala/components/Top.scala:18:26
  wire [31:0] _core_io_rvfiSInt_4;	// src/main/scala/components/Top.scala:18:26
  wire        _core_io_rvfiBool_0;	// src/main/scala/components/Top.scala:18:26
  wire [4:0]  _core_io_rvfiRegAddr_0;	// src/main/scala/components/Top.scala:18:26
  wire [4:0]  _core_io_rvfiRegAddr_1;	// src/main/scala/components/Top.scala:18:26
  wire [4:0]  _core_io_rvfiRegAddr_2;	// src/main/scala/components/Top.scala:18:26
  Core core (	// src/main/scala/components/Top.scala:18:26
    .clock                          (clock),
    .reset                          (reset),
    .io_pin                         (io_pin),
    .io_dmemReq_valid               (_core_io_dmemReq_valid),
    .io_dmemReq_bits_addrRequest    (_core_io_dmemReq_bits_addrRequest),
    .io_dmemReq_bits_dataRequest    (_core_io_dmemReq_bits_dataRequest),
    .io_dmemReq_bits_activeByteLane (_core_io_dmemReq_bits_activeByteLane),
    .io_dmemReq_bits_isWrite        (_core_io_dmemReq_bits_isWrite),
    .io_dmemRsp_valid               (_dmem_io_rsp_valid),	// src/main/scala/components/Top.scala:21:20
    .io_dmemRsp_bits_dataResponse   (_dmem_io_rsp_bits_dataResponse),	// src/main/scala/components/Top.scala:21:20
    .io_imemReq_valid               (_core_io_imemReq_valid),
    .io_imemReq_bits_addrRequest    (_core_io_imemReq_bits_addrRequest),
    .io_imemRsp_valid               (_imem_io_rsp_valid),	// src/main/scala/components/Top.scala:22:20
    .io_imemRsp_bits_dataResponse   (_imem_io_rsp_bits_dataResponse),	// src/main/scala/components/Top.scala:22:20
    .io_rvfiUInt_0                  (_core_io_rvfiUInt_0),
    .io_rvfiUInt_1                  (_core_io_rvfiUInt_1),
    .io_rvfiUInt_2                  (_core_io_rvfiUInt_2),
    .io_rvfiUInt_3                  (_core_io_rvfiUInt_3),
    .io_rvfiSInt_0                  (_core_io_rvfiSInt_0),
    .io_rvfiSInt_1                  (_core_io_rvfiSInt_1),
    .io_rvfiSInt_2                  (_core_io_rvfiSInt_2),
    .io_rvfiSInt_3                  (_core_io_rvfiSInt_3),
    .io_rvfiSInt_4                  (_core_io_rvfiSInt_4),
    .io_rvfiBool_0                  (_core_io_rvfiBool_0),
    .io_rvfiRegAddr_0               (_core_io_rvfiRegAddr_0),
    .io_rvfiRegAddr_1               (_core_io_rvfiRegAddr_1),
    .io_rvfiRegAddr_2               (_core_io_rvfiRegAddr_2),
    .io_fcsr_o_data                 (io_fcsr)
  );
  SRamTop dmem (	// src/main/scala/components/Top.scala:21:20
    .clock                      (clock),
    .reset                      (reset),
    .io_req_valid               (_core_io_dmemReq_valid),	// src/main/scala/components/Top.scala:18:26
    .io_req_bits_addrRequest    (_core_io_dmemReq_bits_addrRequest),	// src/main/scala/components/Top.scala:18:26
    .io_req_bits_dataRequest    (_core_io_dmemReq_bits_dataRequest),	// src/main/scala/components/Top.scala:18:26
    .io_req_bits_activeByteLane (_core_io_dmemReq_bits_activeByteLane),	// src/main/scala/components/Top.scala:18:26
    .io_req_bits_isWrite        (_core_io_dmemReq_bits_isWrite),	// src/main/scala/components/Top.scala:18:26
    .io_rsp_valid               (_dmem_io_rsp_valid),
    .io_rsp_bits_dataResponse   (_dmem_io_rsp_bits_dataResponse)
  );
  SRamTop_1 imem (	// src/main/scala/components/Top.scala:22:20
    .clock                    (clock),
    .reset                    (reset),
    .io_req_valid             (_core_io_imemReq_valid),	// src/main/scala/components/Top.scala:18:26
    .io_req_bits_addrRequest  (_core_io_imemReq_bits_addrRequest),	// src/main/scala/components/Top.scala:18:26
    .io_rsp_valid             (_imem_io_rsp_valid),
    .io_rsp_bits_dataResponse (_imem_io_rsp_bits_dataResponse)
  );
  Tracer tracer (	// src/main/scala/components/Top.scala:37:24
    .clock            (clock),
    .reset            (reset),
    .io_rvfiUInt_0    (_core_io_rvfiUInt_0),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiUInt_1    (_core_io_rvfiUInt_1),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiUInt_2    (_core_io_rvfiUInt_2),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiUInt_3    (_core_io_rvfiUInt_3),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiSInt_0    (_core_io_rvfiSInt_0),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiSInt_1    (_core_io_rvfiSInt_1),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiSInt_2    (_core_io_rvfiSInt_2),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiSInt_3    (_core_io_rvfiSInt_3),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiSInt_4    (_core_io_rvfiSInt_4),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiBool_0    (_core_io_rvfiBool_0),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiRegAddr_0 (_core_io_rvfiRegAddr_0),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiRegAddr_1 (_core_io_rvfiRegAddr_1),	// src/main/scala/components/Top.scala:18:26
    .io_rvfiRegAddr_2 (_core_io_rvfiRegAddr_2)	// src/main/scala/components/Top.scala:18:26
  );
endmodule


// ----- 8< ----- FILE "./sram_top.v" ----- 8< -----

/* verilator lint_off ASSIGNDLY */
/* verilator lint_off PINCONNECTEMPTY */
/* verilator lint_off WIDTH */
/* verilator lint_off UNUSED */
/* verilator lint_off EOFNEWLINE */
module sram_top #(
    parameter IFILE_IN = ""
)
(
  input logic clk_i,
  input logic rst_i,

// sram interface in
  input   logic        csb_i,
  input   logic [11:0] addr_i,
  input   logic [31:0] wdata_i,
  input   logic [3:0]  wmask_i,
  input   logic        we_i,
  output  logic [31:0] rdata_o

);

logic        csb;
logic [11:0] addr_o;
logic [31:0] wdata_o;
logic [3:0]  wmask_o;
logic        we_o;
logic [31:0] rdata_i;

logic rvalid;

always_ff @(negedge clk_i) begin
  if(rst_i) begin
    csb <= '1;
    addr_o <= '0;
    wdata_o <= '0;
    wmask_o <= '0;
    we_o <= '1;
  end else begin
    csb <= csb_i;
    addr_o <= addr_i;
    wdata_o <= wdata_i;
    wmask_o <= wmask_i;
    we_o <= we_i;
  end
end

sram #(
  .NUM_WMASKS (4),
  .DATA_WIDTH (32),
  .ADDR_WIDTH (13),
  .RAM_DEPTH (1 << 13),
  // FIXME: This delay is arbitrary.
  .DELAY (3),
  .IZERO (0) , // binary / Initial RAM with zeros (has priority over INITFILE)
  .IFILE (IFILE_IN)
 ) memory (
/*`ifdef USE_POWER_PINS
	.vdd,
	.gnd,
`endif */
    .clk0(clk_i),
    .csb0(csb_i),
    .web0(we_i),
    .wmask0(wmask_i),
    .addr0(addr_i),
    .din0(wdata_i),
    .dout0(rdata_o),
    .clk1('0),
    .csb1('1),
    .addr1('0),
    .dout1()
 );

always_ff @(posedge clk_i or posedge rst_i) begin
    if (rst_i) begin
     rvalid <= 1'b0;
    end else if (!we_i) begin
     rvalid <= 1'b0;
    end else if(!csb_i && we_i) begin
     rvalid <= 1'b1;
    end
end

endmodule

// ----- 8< ----- FILE "./sram.v" ----- 8< -----

// SPDX-FileCopyrightText: 2020 fabless Corporation
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
// SPDX-License-Identifier: Apache-2.0

//`default_nettype none
// OpenRAM SRAM model
// Words: 256
// Word size: 32
// Write size: 8

/* verilator lint_off ASSIGNDLY */
/* verilator lint_off UNUSED */
/* verilator lint_off BLKSEQ */

module sram #(
  parameter NUM_WMASKS = 4,
  parameter DATA_WIDTH = 32,
  parameter ADDR_WIDTH = 13,
  parameter RAM_DEPTH = 1 << ADDR_WIDTH,
  // FIXME: This delay is arbitrary.
  parameter DELAY = 3,
  parameter IZERO   = 0 , // binary / Initial RAM with zeros (has priority over INITFILE)
  parameter IFILE   = ""
)
(
/*`ifdef USE_POWER_PINS
	vdd,
	gnd,
`endif */
// Port 0: RW
    clk0,csb0,web0,wmask0,addr0,din0,dout0,
// Port 1: R
    clk1,csb1,addr1,dout1
  );


/*`ifdef USE_POWER_PINS
  inout vdd;
  inout gnd;
`endif
  */
  input  clk0; // clock
  input   csb0; // active low chip select
  input  web0; // active low write control
  input [NUM_WMASKS-1:0]   wmask0; // write mask
  input [ADDR_WIDTH-1:0]  addr0;
  input [DATA_WIDTH-1:0]  din0;
  output [DATA_WIDTH-1:0] dout0;
  input  clk1; // clock
  input   csb1; // active low chip select
  input [ADDR_WIDTH-1:0]  addr1;
  output [DATA_WIDTH-1:0] dout1;

  reg  csb0_reg;
  reg  web0_reg;
  reg [NUM_WMASKS-1:0]   wmask0_reg;
  reg [ADDR_WIDTH-1:0]  addr0_reg;
  reg [DATA_WIDTH-1:0]  din0_reg;
  reg [DATA_WIDTH-1:0]  dout0;

  // All inputs are registers
  always @(posedge clk0)
  begin
    csb0_reg = csb0;
    web0_reg = web0;
    wmask0_reg = wmask0;
    addr0_reg = addr0;
    din0_reg = din0;
    //dout0 = 32'bx0;
/*`ifdef DBG
    if ( !csb0_reg && web0_reg )
      $display($time," Reading %m addr0=%b dout0=%b",addr0_reg,mem[addr0_reg]);
    if ( !csb0_reg && !web0_reg )
      $display($time," Writing %m addr0=%b din0=%b wmask0=%b",addr0_reg,din0_reg,wmask0_reg);
`endif
*/   end

  reg  csb1_reg;
  reg [ADDR_WIDTH-1:0]  addr1_reg;
  reg [DATA_WIDTH-1:0]  dout1;

  // All inputs are registers
  always @(posedge clk1)
  begin
    csb1_reg = csb1;
    addr1_reg = addr1;
//`ifdef DBG
//    if (!csb0 && !web0 && !csb1 && (addr0 == addr1))
//         $display($time," WARNING: Writing and reading addr0=%b and addr1=%b simultaneously!",addr0,addr1);
//    dout1 = 32'bx;
//    if ( !csb1_reg )
//      $display($time," Reading %m addr1=%b dout1=%b",addr1_reg,mem[addr1_reg]);
//`endif
   end
integer i;
reg [DATA_WIDTH-1:0]    mem [0:RAM_DEPTH-1];
initial
    if (IZERO)
      for (i=0; i<RAM_DEPTH; i=i+1) mem[i] = {DATA_WIDTH{1'b0}};
    else
      if (IFILE != "") $readmemh(IFILE, mem);

  // Memory Write Block Port 0
  // Write Operation : When web0 = 0, csb0 = 0
  always @ (negedge clk0)
  begin : MEM_WRITE0
    if ( !csb0_reg && !web0_reg ) begin
        if (wmask0_reg[0])
                mem[addr0_reg][7:0] = din0_reg[7:0];
        if (wmask0_reg[1])
                mem[addr0_reg][15:8] = din0_reg[15:8];
        if (wmask0_reg[2])
                mem[addr0_reg][23:16] = din0_reg[23:16];
        if (wmask0_reg[3])
                mem[addr0_reg][31:24] = din0_reg[31:24];
    end
  end

  // Memory Read Block Port 0
  // Read Operation : When web0 = 1, csb0 = 0
  always @ (negedge clk0)
  begin : MEM_READ0
    if (!csb0_reg && web0_reg)
       dout0 <= #(DELAY) mem[addr0_reg];
  end

  // Memory Read Block Port 1
  // Read Operation : When web1 = 1, csb1 = 0/
 always @ (negedge clk1)
  begin : MEM_READ1
   if (!csb1_reg)
       dout1 <= #(DELAY) mem[addr1_reg];
  end

endmodule
//`default_nettype wire

// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

sram.v
sram_top.v
