{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362378456819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362378456820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 22:27:36 2013 " "Processing started: Sun Mar 03 22:27:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362378456820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362378456820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362378456820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362378457178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/write_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/write_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_control_logic " "Found entity 1: write_control_logic" {  } { { "../src/write_control_logic.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/write_control_logic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../src/sync_fifo.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/sync_fifo.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/read_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/read_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_control_logic " "Found entity 1: read_control_logic" {  } { { "../src/read_control_logic.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/read_control_logic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/mem_array.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/mem_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_array " "Found entity 1: mem_array" {  } { { "../src/mem_array.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/mem_array.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_570_AP_M4_Top.v(342) " "Verilog HDL information at EPT_570_AP_M4_Top.v(342): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 342 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1362378457277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/ept_570_ap_m4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/ept_570_ap_m4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_570_AP_M4_Top " "Found entity 1: EPT_570_AP_M4_Top" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_trigger.vqm" 21 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/active_transfer_library.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/active_transfer_library.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 21 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer.vqm" 21 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_active_transfer/ept_570_ap_active_transfer/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 21 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362378457307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362378457307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_570_AP_M4_Top " "Elaborating entity \"EPT_570_AP_M4_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1362378457351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_block_transfer_reg EPT_570_AP_M4_Top.v(148) " "Verilog HDL or VHDL warning at EPT_570_AP_M4_Top.v(148): object \"start_block_transfer_reg\" assigned a value but never read" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1362378457353 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EPT_570_AP_M4_Top.v(240) " "Verilog HDL Case Statement information at EPT_570_AP_M4_Top.v(240): all case item expressions in this case statement are onehot" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 240 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1362378457355 "|EPT_570_AP_M4_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED EPT_570_AP_M4_Top.v(232) " "Verilog HDL Always Construct warning at EPT_570_AP_M4_Top.v(232): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1362378457356 "|EPT_570_AP_M4_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_block_transfer EPT_570_AP_M4_Top.v(390) " "Verilog HDL Always Construct warning at EPT_570_AP_M4_Top.v(390): inferring latch(es) for variable \"start_block_transfer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 390 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1362378457358 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_block_transfer EPT_570_AP_M4_Top.v(394) " "Inferred latch for \"start_block_transfer\" at EPT_570_AP_M4_Top.v(394)" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362378457367 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] EPT_570_AP_M4_Top.v(236) " "Inferred latch for \"LED\[0\]\" at EPT_570_AP_M4_Top.v(236)" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362378457369 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] EPT_570_AP_M4_Top.v(236) " "Inferred latch for \"LED\[1\]\" at EPT_570_AP_M4_Top.v(236)" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362378457369 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] EPT_570_AP_M4_Top.v(236) " "Inferred latch for \"LED\[2\]\" at EPT_570_AP_M4_Top.v(236)" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362378457370 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] EPT_570_AP_M4_Top.v(236) " "Inferred latch for \"LED\[3\]\" at EPT_570_AP_M4_Top.v(236)" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362378457370 "|EPT_570_AP_M4_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo sync_fifo:BLOCK_IN_FIFO " "Elaborating entity \"sync_fifo\" for hierarchy \"sync_fifo:BLOCK_IN_FIFO\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "BLOCK_IN_FIFO" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_control_logic sync_fifo:BLOCK_IN_FIFO\|write_control_logic:U_WRITE_CTRL " "Elaborating entity \"write_control_logic\" for hierarchy \"sync_fifo:BLOCK_IN_FIFO\|write_control_logic:U_WRITE_CTRL\"" {  } { { "../src/sync_fifo.v" "U_WRITE_CTRL" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/sync_fifo.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_control_logic sync_fifo:BLOCK_IN_FIFO\|read_control_logic:U_READ_CTRL " "Elaborating entity \"read_control_logic\" for hierarchy \"sync_fifo:BLOCK_IN_FIFO\|read_control_logic:U_READ_CTRL\"" {  } { { "../src/sync_fifo.v" "U_READ_CTRL" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/sync_fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_array sync_fifo:BLOCK_IN_FIFO\|mem_array:U_MEM_ARRAY " "Elaborating entity \"mem_array\" for hierarchy \"sync_fifo:BLOCK_IN_FIFO\|mem_array:U_MEM_ARRAY\"" {  } { { "../src/sync_fifo.v" "U_MEM_ARRAY" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/sync_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "wireOR" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "ACTIVE_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block active_block:BLOCK_TRANSFER_INST " "Elaborating entity \"active_block\" for hierarchy \"active_block:BLOCK_TRANSFER_INST\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "BLOCK_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362378457441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[0\] GND " "Pin \"LB_BYTE_A\[0\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[1\] GND " "Pin \"LB_BYTE_A\[1\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[2\] GND " "Pin \"LB_BYTE_A\[2\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[3\] GND " "Pin \"LB_BYTE_A\[3\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[4\] GND " "Pin \"LB_BYTE_A\[4\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[5\] GND " "Pin \"LB_BYTE_A\[5\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[6\] GND " "Pin \"LB_BYTE_A\[6\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[7\] GND " "Pin \"LB_BYTE_A\[7\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_B\[0\] GND " "Pin \"LB_BYTE_B\[0\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_B\[1\] GND " "Pin \"LB_BYTE_B\[1\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_B\[2\] GND " "Pin \"LB_BYTE_B\[2\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_B\[3\] GND " "Pin \"LB_BYTE_B\[3\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_B\[4\] GND " "Pin \"LB_BYTE_B\[4\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_B\[5\] GND " "Pin \"LB_BYTE_B\[5\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_B\[6\] GND " "Pin \"LB_BYTE_B\[6\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_B\[7\] GND " "Pin \"LB_BYTE_B\[7\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_C\[0\] GND " "Pin \"LB_BYTE_C\[0\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_C\[1\] GND " "Pin \"LB_BYTE_C\[1\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_C\[2\] GND " "Pin \"LB_BYTE_C\[2\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_C\[3\] GND " "Pin \"LB_BYTE_C\[3\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_C\[4\] GND " "Pin \"LB_BYTE_C\[4\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_C[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_C\[5\] GND " "Pin \"LB_BYTE_C\[5\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_C[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_C\[6\] GND " "Pin \"LB_BYTE_C\[6\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_C[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_C\[7\] GND " "Pin \"LB_BYTE_C\[7\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_C[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_D\[0\] GND " "Pin \"LB_BYTE_D\[0\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_D\[1\] GND " "Pin \"LB_BYTE_D\[1\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_D\[2\] GND " "Pin \"LB_BYTE_D\[2\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_D\[3\] GND " "Pin \"LB_BYTE_D\[3\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_D\[4\] GND " "Pin \"LB_BYTE_D\[4\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_D\[5\] GND " "Pin \"LB_BYTE_D\[5\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_D\[6\] GND " "Pin \"LB_BYTE_D\[6\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_D\[7\] GND " "Pin \"LB_BYTE_D\[7\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|LB_BYTE_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_1 GND " "Pin \"TR_DIR_1\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|TR_DIR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 VCC " "Pin \"TR_OE_1\" is stuck at VCC" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_2 GND " "Pin \"TR_DIR_2\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|TR_DIR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 VCC " "Pin \"TR_OE_2\" is stuck at VCC" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_3 GND " "Pin \"TR_DIR_3\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|TR_DIR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 VCC " "Pin \"TR_OE_3\" is stuck at VCC" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|TR_OE_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_4 GND " "Pin \"TR_DIR_4\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|TR_DIR_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_4 VCC " "Pin \"TR_OE_4\" is stuck at VCC" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362378459006 "|EPT_570_AP_M4_Top|TR_OE_4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1362378459006 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1362378459237 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST\|uc_out~9 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST\|uc_out~9\"" {  } { { "../src/active_transfer.vqm" "uc_out~9_I" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer.vqm" 316 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1362378459256 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST\|Equal0~1 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST\|Equal0~1\"" {  } { { "../src/active_transfer.vqm" "Equal0~1_I" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer.vqm" 350 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1362378459256 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST\|Equal0~0 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST\|Equal0~0\"" {  } { { "../src/active_transfer.vqm" "Equal0~0_I" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer.vqm" 374 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1362378459256 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1362378459256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "789 " "Implemented 789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1362378459265 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1362378459265 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1362378459265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "728 " "Implemented 728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1362378459265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1362378459265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/output_files/EPT_570_AP_M4_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/output_files/EPT_570_AP_M4_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1362378459378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362378459425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 22:27:39 2013 " "Processing ended: Sun Mar 03 22:27:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362378459425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362378459425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362378459425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362378459425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362378460570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362378460571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 22:27:40 2013 " "Processing started: Sun Mar 03 22:27:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362378460571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362378460571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362378460571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362378460704 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_570_AP_M4_Top EPM570T100C5 " "Selected device EPM570T100C5 for design \"EPT_570_AP_M4_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1362378460708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362378460807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362378460807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1362378460960 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1362378460975 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362378461109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362378461109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362378461109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362378461109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362378461109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1362378461109 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 61 " "No exact pin location assignment(s) for 61 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bc_out\[0\] " "Pin bc_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bc_out[0] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 47 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bc_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2998 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bc_out\[1\] " "Pin bc_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bc_out[1] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 47 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bc_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2999 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bc_out\[2\] " "Pin bc_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bc_out[2] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 47 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bc_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3000 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_A\[0\] " "Pin LB_BYTE_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_A[0] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3009 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_A\[1\] " "Pin LB_BYTE_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_A[1] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3010 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_A\[2\] " "Pin LB_BYTE_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_A[2] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3011 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_A\[3\] " "Pin LB_BYTE_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_A[3] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3012 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_A\[4\] " "Pin LB_BYTE_A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_A[4] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3013 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_A\[5\] " "Pin LB_BYTE_A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_A[5] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3014 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_A\[6\] " "Pin LB_BYTE_A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_A[6] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3015 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_A\[7\] " "Pin LB_BYTE_A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_A[7] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3016 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_B\[0\] " "Pin LB_BYTE_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_B[0] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3017 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_B\[1\] " "Pin LB_BYTE_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_B[1] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3018 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_B\[2\] " "Pin LB_BYTE_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_B[2] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3019 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_B\[3\] " "Pin LB_BYTE_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_B[3] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3020 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_B\[4\] " "Pin LB_BYTE_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_B[4] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3021 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_B\[5\] " "Pin LB_BYTE_B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_B[5] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3022 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_B\[6\] " "Pin LB_BYTE_B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_B[6] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3023 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_B\[7\] " "Pin LB_BYTE_B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_B[7] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 51 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3024 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_C\[0\] " "Pin LB_BYTE_C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_C[0] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3025 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_C\[1\] " "Pin LB_BYTE_C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_C[1] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3026 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_C\[2\] " "Pin LB_BYTE_C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_C[2] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3027 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_C\[3\] " "Pin LB_BYTE_C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_C[3] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3028 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_C\[4\] " "Pin LB_BYTE_C\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_C[4] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_C[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3029 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_C\[5\] " "Pin LB_BYTE_C\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_C[5] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_C[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3030 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_C\[6\] " "Pin LB_BYTE_C\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_C[6] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3031 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_C\[7\] " "Pin LB_BYTE_C\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_C[7] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_C[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3032 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_D\[0\] " "Pin LB_BYTE_D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_D[0] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3033 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_D\[1\] " "Pin LB_BYTE_D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_D[1] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3034 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_D\[2\] " "Pin LB_BYTE_D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_D[2] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3035 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_D\[3\] " "Pin LB_BYTE_D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_D[3] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3036 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_D\[4\] " "Pin LB_BYTE_D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_D[4] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3037 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_D\[5\] " "Pin LB_BYTE_D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_D[5] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3038 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_D\[6\] " "Pin LB_BYTE_D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_D[6] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3039 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LB_BYTE_D\[7\] " "Pin LB_BYTE_D\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LB_BYTE_D[7] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LB_BYTE_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3040 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR_DIR_1 " "Pin TR_DIR_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { TR_DIR_1 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 57 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TR_DIR_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3238 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR_OE_1 " "Pin TR_OE_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { TR_OE_1 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 58 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TR_OE_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3239 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR_DIR_2 " "Pin TR_DIR_2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { TR_DIR_2 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 60 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TR_DIR_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3240 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR_OE_2 " "Pin TR_OE_2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { TR_OE_2 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 61 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TR_OE_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3241 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR_DIR_3 " "Pin TR_DIR_3 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { TR_DIR_3 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 63 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TR_DIR_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3242 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR_OE_3 " "Pin TR_OE_3 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { TR_OE_3 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TR_OE_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3243 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR_DIR_4 " "Pin TR_DIR_4 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { TR_DIR_4 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TR_DIR_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3244 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR_OE_4 " "Pin TR_OE_4 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { TR_OE_4 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 67 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TR_OE_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3245 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2989 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2960 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2959 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2957 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[1\] " "Pin aa\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { aa[1] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 45 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2995 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[0\] " "Pin aa\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 45 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2994 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bd_inout\[0\] " "Pin bd_inout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bd_inout[0] } } } { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 401 23 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bd_inout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3001 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bd_inout\[1\] " "Pin bd_inout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bd_inout[1] } } } { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 408 23 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bd_inout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3002 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bd_inout\[2\] " "Pin bd_inout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bd_inout[2] } } } { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 415 23 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bd_inout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3003 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bd_inout\[3\] " "Pin bd_inout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bd_inout[3] } } } { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 422 23 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bd_inout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3004 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bd_inout\[4\] " "Pin bd_inout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bd_inout[4] } } } { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 429 23 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bd_inout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3005 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bd_inout\[5\] " "Pin bd_inout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bd_inout[5] } } } { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 436 23 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bd_inout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3006 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bd_inout\[6\] " "Pin bd_inout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bd_inout[6] } } } { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 443 23 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bd_inout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3007 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bd_inout\[7\] " "Pin bd_inout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bd_inout[7] } } } { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 450 23 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bd_inout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3008 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bc_in\[0\] " "Pin bc_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bc_in[0] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 46 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bc_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2996 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bc_in\[1\] " "Pin bc_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { bc_in[1] } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 46 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bc_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 2997 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_USER_1 " "Pin SW_USER_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SW_USER_1 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 69 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_USER_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3246 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_USER_2 " "Pin SW_USER_2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SW_USER_2 } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 70 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_USER_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 0 { 0 ""} 0 3247 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1362378461151 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1362378461151 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1362378461257 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_570_AP_M4_Top.sdc " "Reading SDC File: 'EPT_570_AP_M4_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1362378461259 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|datab " "Node \"ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1362378461281 ""} { "Warning" "WSTA_SCC_NODE" "ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|combout " "Node \"ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1362378461281 ""}  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 297 66 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1362378461281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1362378461283 "|EPT_570_AP_M4_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1362378461291 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1362378461291 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1362378461291 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151        aa\[1\] " "  15.151        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1362378461291 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1362378461291 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1362378461303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1362378461303 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1362378461318 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "aa\[1\] Global clock in PIN 12 " "Automatically promoted signal \"aa\[1\]\" to use Global clock in PIN 12" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 45 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1362378461346 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "aa\[0\] Global clock in PIN 14 " "Automatically promoted some destinations of signal \"aa\[0\]\" to use Global clock in PIN 14" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[0\]~0_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[0\]~0_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 131 73 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""}  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 45 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1362378461346 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_signal_reg Global clock " "Automatically promoted some destinations of signal \"reset_signal_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED\[3\]~4 " "Destination \"LED\[3\]~4\" may be non-global or may not use global clock" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 236 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~5_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~5_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 97 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~6_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~6_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 98 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~7_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~7_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 99 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~4_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~4_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 96 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~8_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~8_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 100 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~13_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~13_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 105 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~9_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~9_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 101 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~10_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~10_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 102 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~14_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~14_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_block.vqm" 106 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362378461346 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1 1362378461346 ""}  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/EPT_570_AP_M4_Top.v" 216 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1362378461346 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1362378461348 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1362378461355 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1362378461423 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1362378461424 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1362378461551 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1362378461552 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1362378461552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1362378461552 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.3V 4 47 8 " "Number of I/O pins in group: 59 (unused VREF, 3.3V VCCIO, 4 input, 47 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1362378461554 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1362378461554 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1362378461554 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 34 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1362378461554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1362378461554 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1362378461554 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1362378461554 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378461596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1362378461747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378461810 ""}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 170216 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1 1362378461835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1362378461838 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1362378461857 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1362378461982 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1362378461984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1362378461984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1362378461984 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378461987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1362378462105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378462301 ""}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 170216 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1 1362378462325 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1362378462328 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area with Chains " "Fitter is using Minimize Area with Chains packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1362378462345 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1362378462359 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1362378462360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1362378462360 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1362378462360 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378462363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1362378462475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378463544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1362378463553 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1362378465659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378465659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1362378465762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Router estimated average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1362378466410 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1362378466410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378467759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1362378467760 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1362378467760 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362378467787 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1362378467868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/output_files/EPT_570_AP_M4_Top.fit.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/Altera_EPM570_M4/output_files/EPT_570_AP_M4_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1362378468003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362378468093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 22:27:48 2013 " "Processing ended: Sun Mar 03 22:27:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362378468093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362378468093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362378468093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362378468093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362378469272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362378469273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 22:27:49 2013 " "Processing started: Sun Mar 03 22:27:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362378469273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362378469273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362378469273 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1362378469704 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1362378469711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362378469945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 22:27:49 2013 " "Processing ended: Sun Mar 03 22:27:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362378469945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362378469945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362378469945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362378469945 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1362378470564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362378471267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362378471268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 22:27:50 2013 " "Processing started: Sun Mar 03 22:27:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362378471268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362378471268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top " "Command: quartus_sta EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362378471268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1362378471362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362378471558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362378471655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362378471655 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1362378471743 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1362378473038 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1362378473145 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_570_AP_M4_Top.sdc " "Reading SDC File: 'EPT_570_AP_M4_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1362378473168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "switch_reset\|datab " "Node \"switch_reset\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1362378473179 ""} { "Warning" "WSTA_SCC_NODE" "switch_reset\|combout " "Node \"switch_reset\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1362378473179 ""}  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Active_Transfer/EPT_570_AP_Active_Transfer/src/active_transfer_library.vqm" 297 66 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1362378473179 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1362378473181 "|EPT_570_AP_M4_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1362378473190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.788 " "Worst-case setup slack is 1.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.788         0.000 aa\[1\]  " "    1.788         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362378473229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.380 " "Worst-case hold slack is 1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380         0.000 aa\[1\]  " "    1.380         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362378473239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.161 " "Worst-case recovery slack is 7.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.161         0.000 aa\[1\]  " "    7.161         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362378473244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.497 " "Worst-case removal slack is 6.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.497         0.000 aa\[1\]  " "    6.497         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362378473249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.309 " "Worst-case minimum pulse width slack is 7.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.309         0.000 aa\[1\]  " "    7.309         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362378473254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362378473254 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1362378473359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1362378473436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1362378473437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362378473519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 22:27:53 2013 " "Processing ended: Sun Mar 03 22:27:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362378473519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362378473519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362378473519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362378473519 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362378474172 ""}
