{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 02:47:03 2008 " "Info: Processing started: Tue Jan 01 02:47:03 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU1BIT4CN -c ALU1BIT4CN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU1BIT4CN -c ALU1BIT4CN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "E:/KIEN TRUC MAY TINH/CHAY THU/FA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX411BIT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUX411BIT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX411BIT " "Info: Found entity 1: MUX411BIT" {  } { { "MUX411BIT.bdf" "" { Schematic "E:/KIEN TRUC MAY TINH/CHAY THU/MUX411BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1BIT4CN.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU1BIT4CN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1BIT4CN " "Info: Found entity 1: ALU1BIT4CN" {  } { { "ALU1BIT4CN.bdf" "" { Schematic "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\";  expecting \".\", or an identifier, or \"\[\" ALU1BIT4CN.V(24) " "Error (10170): Verilog HDL syntax error at ALU1BIT4CN.V(24) near text \"\{\";  expecting \".\", or an identifier, or \"\[\"" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ALU1BIT4CN.V(24) " "Error (10839): Verilog HDL error at ALU1BIT4CN.V(24): declaring global objects is a SystemVerilog feature" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 24 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ALU1BIT4CN.V(26) " "Error (10839): Verilog HDL error at ALU1BIT4CN.V(26): declaring global objects is a SystemVerilog feature" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 26 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ALU1BIT4CN.V(27) " "Error (10839): Verilog HDL error at ALU1BIT4CN.V(27): declaring global objects is a SystemVerilog feature" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 27 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ALU1BIT4CN.V(28) " "Error (10839): Verilog HDL error at ALU1BIT4CN.V(28): declaring global objects is a SystemVerilog feature" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 28 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ALU1BIT4CN.V(29) " "Error (10839): Verilog HDL error at ALU1BIT4CN.V(29): declaring global objects is a SystemVerilog feature" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 29 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ALU1BIT4CN.V(30) " "Error (10839): Verilog HDL error at ALU1BIT4CN.V(30): declaring global objects is a SystemVerilog feature" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 30 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ALU1BIT4CN.V(31) " "Error (10839): Verilog HDL error at ALU1BIT4CN.V(31): declaring global objects is a SystemVerilog feature" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 31 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ALU1BIT4CN.V(32) " "Error (10839): Verilog HDL error at ALU1BIT4CN.V(32): declaring global objects is a SystemVerilog feature" {  } { { "ALU1BIT4CN.V" "" { Text "E:/KIEN TRUC MAY TINH/CHAY THU/ALU1BIT4CN.V" 32 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1BIT4CN.V 0 0 " "Info: Found 0 design units, including 0 entities, in source file ALU1BIT4CN.V" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Error: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 01 02:47:05 2008 " "Error: Processing ended: Tue Jan 01 02:47:05 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
