`timescale 1ns / 1ps


module ram_dual_port1 (
    output reg [7:0] q,
    input      [7:0] data,
    input      [5:0] read_addr,
    input      [5:0] write_addr,
    input            we,
    input            read_clk,
    input            write_clk
);

    // Internal memory: 64 x 8-bit RAM
    reg [7:0] ram [63:0];

    // Write operation on rising edge of write_clk
    always @(posedge write_clk) begin
        if (we)
            ram[write_addr] <= data;
    end

    // Read operation on rising edge of read_clk
    always @(posedge read_clk) begin
        q <= ram[read_addr];
    end

endmodule
